{\rtf1 \ansi \ansicpg1252 \deff1 
{\fonttbl 
{\f1 \froman \fcharset0 Times New Roman;}
{\f2 \froman \fcharset204 Times New Roman Cyr;}
{\f3 \froman \fcharset238 Times New Roman CE;}
{\f4 \froman \fcharset161 Times New Roman Greek;}
{\f5 \froman \fcharset162 Times New Roman Tur;}
{\f6 \fswiss \fcharset204 Arial Cyr;}
{\f7 \fswiss \fcharset238 Arial CE;}
{\f8 \fswiss \fcharset161 Arial Greek;}
{\f9 \fswiss \fcharset162 Arial Tur;}
{\f10 \fmodern \fcharset204 Courier New Cyr;}
{\f11 \fmodern \fcharset238 Courier New CE;}
{\f12 \fmodern \fcharset161 Courier New Greek;}
{\f13 \fmodern \fcharset162 Courier New Tur;}
{\f14 \fnil \fcharset0 Myriad Pro;}
{\f15 \fnil \fcharset0 Consolas;}
{\f16 \fnil \fcharset0 Minion Pro;}
{\f17 \fdecor \fcharset2 ITC Zapf Dingbats;}
{\f18 \fmodern \fcharset0 Courier Std;}
{\f19 \fnil \fcharset0 Rockwell MT;}
{\f20 \ftech \fcharset2 Symbol;}
{\f21 \fswiss \fcharset0 Arial;}}
{\colortbl ;
\red0 \green0 \blue0 ;
\red0 \green0 \blue255 ;
\red0 \green255 \blue255 ;
\red0 \green255 \blue0 ;
\red255 \green0 \blue255 ;
\red255 \green0 \blue0 ;
\red255 \green255 \blue0 ;
\red255 \green255 \blue255 ;
\red102 \green102 \blue102 ;
\red189 \green255 \blue102 ;
\red34 \green138 \blue34 ;
\red18 \green138 \blue255 ;
\red153 \green102 \blue255 ;
\red255 \green153 \blue102 ;
\red102 \green102 \blue0 ;
\red255 \green110 \blue62 ;
\red217 \green217 \blue217 ;
\red0 \green184 \blue255 ;}
{\stylesheet 
{\sl240 \f1 \fs22 \snext0 Normal;}
{\s1 \qj \sl-60 \f14 \fs4 \snext1 AN Anchor;}
{\s2 \sl-240 \sb200 \li567 \f15 \fs20 \tx360 \tx1701 \tx3969 \snext2 CD Begin Code Line;}

{\s3 \sl-240 \li567 \f15 \fs20 \tx360 \tx1701 \tx3969 \snext3 CD Continue Code Line;}

{\s4 \keepn \qj \sl200 \sb200 \sa200 \li850 \fi-850 \ri283 \f14 \fs20 \b 
\tx850 \snext4 CTD Definition Title Caption;}
{\s5 \keepn \qj \sl200 \sb200 \sa200 \li850 \fi-850 \ri283 \f14 \fs20 \b 
\tx850 \snext5 CTE Example Title Caption;}
{\s6 \keepn \qj \sl200 \sb200 \sa200 \li850 \fi-850 \ri283 \f14 \fs20 \b 
\tx850 \snext6 CTT Table Title Caption;}
{\s7 \qj \sl-260 \li283 \ri283 \f14 \fs22 \snext7 MP Paragraph;}
{\s8 \qj \sl-340 \sb300 \sa140 \f14 \fs28 \b \scaps \snext8 MS Section Header;}

{\s9 \keepn \qj \sl-440 \sa280 \f14 \fs36 \b \snext9 MT Title;}
{\s10 \keepn \qj \sl-280 \sa280 \li283 \ri283 \f14 \fs24 \b \snext10 MTS Sub Title;}

{\s11 \sl-240 \li57 \f15 \fs20 \tx360 \tx1701 \tx3969 \snext11 TL Table Code Line;}

{\s12 \qj \sl-240 \li57 \ri57 \f14 \fs20 \snext12 TP Table Paragraph;}
{\s13 \sl280 \f16 \fs24 \snext13 Body;}
{\s14 \qj \sl-240 \li57 \f14 \fs20 \snext14 Table_Para;}
{\s15 \qc \sl280 \f16 \fs24 \b \snext15 TableTitle;}
{\s16 \sl320 \sb40 \sa40 \f16 \fs28 \snext16 Mapping Table Title;}
{\s17 \sl280 \f16 \fs24 \snext17 CellBody;}
{\s18 \sl-280 \f16 \fs24 \snext18 Mapping Table Cell;}
{\s19 \qj \sl-240 \li57 \f14 \fs20 \b \snext19 Para;}
{\s20 \sl-240 \li57 \f15 \fs20 \tx360 \tx1701 \tx3969 \snext20 Line1;}
{\s21 \qj \sl-260 \li283 \ri283 \f14 \fs22 \i \snext21 Content_Para;}
{\*\cs22 \f14 \fs48 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive Abstract_Heading;}

{\*\cs23 \f14 \fs24 \cf1 \chshdng0 \chcbpat8 \cb8 \additive Default Font;}

{\*\cs24 \f17 \cf1 \chshdng0 \chcbpat8 \cb8 \additive Dingbats;}
{\*\cs25 \f17 \cf1 \chshdng0 \chcbpat8 \cb8 \additive DingbatsBlue;}
{\*\cs26 \i \cf1 \chshdng0 \chcbpat8 \cb8 \additive Emphasis;}
{\*\cs27 \f18 \i \chshdng0 \chcbpat8 \cb8 \additive Emphasis1;}
{\*\cs28 \f19 \fs20 \i \cf1 \chshdng0 \chcbpat8 \cb8 \additive EmphasisI;}

{\*\cs29 \f14 \fs20 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive Equation;}

{\*\cs30 \i \cf1 \chshdng0 \chcbpat8 \cb8 \additive EquationVariables;}

{\*\cs31 \f17 \cf1 \chshdng0 \chcbpat8 \cb8 \additive FmDingbats;}
{\*\cs32 \f20 \cf1 \chshdng0 \chcbpat8 \cb8 \additive FmSymbol;}
{\*\cs33 \cf1 \chshdng0 \chcbpat8 \cb8 \additive Header1;}
{\*\cs34 \f14 \fs36 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive Heading1;}

{\*\cs35 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive Highlight;}
{\*\cs36 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive HighlightBlue;}
{\*\cs37 \f19 \fs20 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive HighlightI;}

{\*\cs38 \f18 \chshdng0 \chcbpat8 \cb8 \additive Line;}
{\*\cs39 \f18 \fs16 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive LineNumber;}

{\*\cs40 \f19 \fs20 \b \cf1 \chshdng0 \chcbpat8 \cb8 \additive Name;}
{\*\cs41 \f19 \fs20 \b \ul \cf1 \chshdng0 \chcbpat8 \cb8 \additive NonTerminal;}

{\*\cs42 \f20 \fs24 \cf1 \chshdng0 \chcbpat8 \cb8 \additive Symbol;}
{\*\cs43 \f1 \fs24 \chshdng0 \chcbpat8 \cb8 \additive TABLE;}
{\*\cs44 \f15 \chshdng0 \chcbpat8 \cb8 \additive Terminal;}
{\*\cs45 \f15 \fs20 \chshdng0 \chcbpat8 \cb8 \additive Terminal1;}
{\*\cs46 \f16 \fs16 \i \scaps \cf1 \chshdng0 \chcbpat8 \cb8 \additive TOC;}
}
{\info {\doccomm DCL filter dwrtf, Ver 4.1 m210 r299}}
\paperw12586 \paperh17858 \margl939 \margr940 \margt899 \margb898 \facingp 
\uc0 
\ftnbj \ftnstart1 \pgnstart1 \widowctrl \deftab0 \deflang1033 \sprsspbf 
\notabind 
\sectd \noline 

{\pard \plain \s9 \keepn \qj \sb0 \sa280 \sl440 \f14 \b \fs36 ConPro Programmi
ng Language
\f14 \b \fs36 \par 
}
{\pard \plain \s10 \keepn \qj \sb0 \sa280 \sl280 \li283 \fi0 \ri283 \f14 
\b \fs24 ConPro Programming Language for the Design of Concurrent Data Process
ing Systems
\f14 \b \fs24 \par 
}
{\pard \plain \s8 \qj \sb20 \sa140 \sl340 \f14 \b \scaps \fs28 Synopsys
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Introduct
ion to and overview of the Programming Language ConPro implementing the Concur
rent Communi\-
cating Sequential Processes Model
\f14 \fs22 \par 
}
{\pard \plain \s21 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \i \fs22 Autho
r: Dr. Stefan Bosse, 2006-2014
\f14 \i \fs22 \par 
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Description
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 The ConPr
o programming language provides generic imperative statements like branches an
d loops with addi\-
tional true parallel programming features. The main execution object is a proc
ess.  Processes support data pro\-
cessing with strict sequential instruction behaviour. Concurrency is provided 
by (creation of) multiple processes 
executing in parallel on control path level and by bounded instruction blocks 
inside a process on data path level. 
Access of global shared resources is implemented with atomic guarded actions (
mutual exclusion).
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 The progr
amming language maps the communicating sequential processes model with atomic 
guarded actions 
to multiple finite-state machines with data and control path specifications on
 Register-Transfer level, providing 
input for hardware synthesis.
\f14 \fs22 \par 
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Data Types
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Predefine
d ordinal data types \f15 \fs20 DT\f14 \fs22   are summarized in Table 
\b 1\b0 . 
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 1. \tab Data types DT
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3342 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5780 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Type DT
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5780 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int[\f18 \i N\f15 \i0 ]
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Signed integer with data with of N bits
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5780 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 logic
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f15 
\fs20 logic[\i N\i0 ]
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 LOGIC 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Unsigned integer and logic vector (value set 
\{\f15 0, 1, Z, H, L\f14 \}) with data width of N bits.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5780 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 char
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 CHAR\f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Character
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5780 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 bool 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 BOOL 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Boolean type (value set \{\f15 true\f14 , \f15 false\f14 \}.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5780 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 value
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 VALUE 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Untyped value (integer, logic, char, bool) with 
data type and width assigned at compile time 
(only used in constants)
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Values
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Values us
ed in expressions with data content of registers, variables, and signals are a
ssociated with different or\-
dinal data types \i DT\i0  depending on the value format, summarized in Table 
\b 2\b0 .  
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 2. \tab Values and data types DT
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3342 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Value
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Type
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 -2, -1, 0, 1 ,2 ,3 ,4, ... 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Signed integer (decimal format)
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 0,1,2,3,4,... 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Unsigned integer (decimal format)
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 0x1,0x2,...\f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Unsigned integer or logic (hexadecimal for\-
mat: \f15 0-9, A-F, a-f\f14 )
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 0b110,0b0101,...\f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Unsigned integer or unsigned logic value (bi\-
nary format: \f15 0,1\f14 )
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 0l111,0lZZZ\f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 LOGIC
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Logic value (logic multi-value format; 
\f15 0,1,L,H,Z\f14 )
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 \'92a\'92,\'92A\'92,...
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 CHAR\f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Character
\f14 \fs20 \par 

\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 "abc"
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 STRING\f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 String (character array)
\f14 \fs20 \par 

\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 true, false 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 BOOL 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Boolean value
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 nanosec, microsec, mil\-
lisec, sec 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 UNIT 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Time unit (used with integer values)
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx5895 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 hz, kilohz, megahz, gigahz 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 UNIT 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Frequency unit (used with integer values)
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Expressions an
d Assignments
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Expressio
ns are used in assignments, branches, function applications, and loops. There 
are arithmetic, relational, 
and boolean/logical operations. 
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 3. \tab Arithmetic, relational, and boolean/logical (bitwis
e) operators with applicable data types
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3342 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Operator
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Type
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 +,-,*,/ \f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC, CHAR
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Addition,Subtraction (Negation), Multipli\-
cation, Division. (CHAR: ASCII code)
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 < <= > >= = <>
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC, CHAR\f14  
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Lower than, lower equal than, greater than, 
greate equal than, equal, not equal.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 and, or , xor, not 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 BOOL 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Boolean operators
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 land, lor , lxor, lnot 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC, CHAR 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Bitwise logical operators
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 @ 
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f15 a @  b @ c ..
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 LOGIC
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Bitvector concatenation operator
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 ~ 
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f15 V~B 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 logB(V) \f14 (only in constant definitions al\-
lowed)
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 lsl, lsr 
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \i obj\i0  \f15 lsx\f14  \i n\i0   
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Static and dynamic (non-constant shift pa\-
rameter \i n\i0 )  shift operations. Left hand oper\-
ator must be an object (register, variable, 
signal).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6121 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9948 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 to_logic 
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 \fs20 
\f15 to_int 
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 \fs20 
\f15 to_char 
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f15 to_bool 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, BOOL, LOGIC, CHAR 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Type conversion (only applicable to single 
objects)
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 All opera
nds of an expression must be of the same type. Explicit type conversion can be
 used only  to convert the 
data type of native objects (register, variable, signal).
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Assignmen
ts of expression values to data objects are shown in Def. \b 1\b0 .
\f14 \fs22 \par 
}
{\pard \plain \s4 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Def. 1. \tab Assignment of a value (calculated from an expressio
n) to a data object (register, variable, signal, queue, chan\-
nel).
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s2 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 \i LHS\i0  <- RHS;
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 x <- \i expr\i0 ;
\f15 \fs20 \par 

}
{\pard \plain \s11 \sb0 \sa0 \sl240 \li57 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 \f15 \fs20 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Function 
application (only not recursive) is provided by the function name and an argum
ent list, which can be 
empty (Def. \b 2\b0 ). Arguments containing expressions are evaluated before f
unction application. Function applica\-
tions can be embedded in expressions.
\f14 \fs22 \par 
}
{\pard \plain \s4 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Def. 2. \tab Function application (f) and procedure execution (p
) with arguments, w/o arguments
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s2 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 \i dst\i0  <- \i f\i0 (\i arg1\i0 ,\i arg2\i0 ,...);
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 \i dst\i0  <- \i f\i0 ();
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 \i   in expression f\i0 (...)
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 \i p\i0 (\i arg1\i0 ,\i arg2\i0 ,...);
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 \i p\i0 ();
\f15 \fs20 \par 
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Data Objects
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Sequentia
l data processing requires storage objects (memory). There are registers and v
ariables for data storage. 
A register is a single memory object mappable to CREW access behaviour, wherea
s a variable is bounded to a 
memory block (RAM) with EREW access behaviour. Additional there is a signal ob
ject without any storage re\-
quired for inter-connect of hardware components. Data objects are assigned to 
a specific data type. 
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 There are
 data objects with local and global visibility (scope). Local objects can only
 be accessed by one process, 
whereas global objects can be accessed by multiple processes concurrently. Con
current access of those global 
objects are resolved and serialized with a atomic guarded actions and a schedu
ler for each object.
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Storage o
bjects of structure type (concerning only registers and signals) are splitted 
in an independent set of 
storage objects with each object associated with a structure element.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 4. \tab Data object definitions (TYPE: structure type)
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Data Type DT
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 reg R: DT;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 reg R: DT[N];
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 reg R,S,...:DT; 
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC, CHAR, 
BOOL, TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a register storage object R of data 
type DT and optional data width N (bits).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1520 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 block B; 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 var V: DT in B;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 var V: DT[N] ...
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC, CHAR, 
BOOL, TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a variable storage object V of data 
type DT and optional data width N (bits). 
Variables are bound in a RAM block, which 
must be specified explicitly. RAM data cell 
width and number of cells are determined 
at compile time.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 sig S: DT;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 sig S: DT[N];
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 sig S,T,...:DT; 
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC, CHAR, 
BOOL, TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a inter-connect signal object S of 
data type DT and optional data width N 
(bits).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 const C: DT := V;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 const C: DT[N] := V;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 const NC: value := V;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 INT, LOGIC, CHAR, 
BOOL, VALUE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a constant  object C with value V of 
data type DT (or generic VALUE) and op\-
tional data width N (bits). 
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 IPC Data Objec
ts
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 There are
 predefined data objects offering synchronized inter-process communication: qu
eue and channels. 
Though queues and channels are abstract objects they can be used directly in e
xpressions (RHS) and assignment 
statements (LHS). Queues have a buffer storage depth (size) which can be speci
fied with the parameter \f15 \fs20 depth\f14 \fs22 . 
Channels have always a depth of one and can be buffered or unbuffered only imp
lementing a handshake.
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Queues or
 channels of structure type are splitted in a set of coupled queues or channel
s with each object associ\-
ated with one structure element.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 5. \tab IPC data object definitions (TYPE: structure type)
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6235 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Data Type DT
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6235 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 queue Q: DT;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 queue Q: DT[N];
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 queue Q,R,..: DT
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   with P=V
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   and ..; 
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int, logic, char, bool, 
TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a queue  object Q of data type DT 
with optional parameter settings.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6235 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 channel Q: DT;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 channel Q: DT[N];
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 channel Q,R,..: DT 
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20     with P=V
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20     and ..; 
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int, logic, char, bool, 
TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a channel  object Q of data type 
DT with optional parameter settings.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 6. \tab IPC data object parameters
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Parameter
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Value 
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9892 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 depth
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 1..256
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Size of queue buffer. Channel depth is al\-
ways 1.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Abstract Objec
ts
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Abstract 
objects are modified only by a set of defined methods. There are builtin objec
ts (queue, channel) and 
user  abstract objects,  with behavioural implementation and method interfaces
 defined by the EMI ADTO pro\-
gramming language.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 7. \tab Abstract object definitions
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9868 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Type 
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9868 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 object O: AT;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 object O: AT 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   with P=V
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   and P=V ...; 
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 AT: mutex, semaphore, 
event, timer, ...
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates an abstract  object O of type AO 
with  optional parameter list (parameter P 
and value V). 
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Arrays
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Arrays ca
n be created  with registers, variables,  and signals with a specific array el
ement data type.  A register 
array has still CREW access behaviour for each cell, though dynamic element se
lectors require adressable array 
selectors (one for each accessing process).
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Additiona
lly arrays can be created with structure and abstract object types.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 8. \tab Array definitions (TYPE: structure type)
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9891 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Data Type DT
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9891 
\pard \intbl \plain \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 array A: reg[I] of DT;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 array A: reg[I,J,K] of DT;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int, logic, char, 
bool, TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a register storage array A with I el\-
ements of data type DT and optional data 
width N (bits). Multi-dimensional arrays 
can be created by extending the size pa\-
rameter list I,J,K.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9891 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 array A: var[I] of DT;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 block B;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 array A: var[I] of DT in B;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int, logic, char, 
bool, TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a variable storage array A with I el\-
ements of data type DT and optional data 
width N (bits) bounded to a RAM block. The 
assignment of a specific block is optional.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9891 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 array A: sig[I] of DT;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int, logic, char, 
bool, TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates a signal array A with I elements of 
data type DT and optional data width N 
(bits).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9891 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 array A: object AT[I];
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 array A: object AT[I] 
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   with P=V
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   and P=V ...;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 AT: queue, channel, 
...
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Creates an abstract object array A with I el\-
ements of object type AT and optional pa\-
rameter list (parameter P with value V).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6120 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9891 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 A.[i] <- A.[j];
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 A.[i,j,k] <- A.[x,y,z];
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 AT
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Access of array elements on left-hand 
(write) and right-hand (read) side of an as\-
signment and in expressions by using the 
dot bracket selector.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Structures
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 There are
 data and component structure types (records). Data structures are used to bin
d single data elements 
semantically coupled to a named type. Component structures define a hardware c
omponent interface (port sig\-
nals). Data structure types can be applied to all data object definitions incl
uding queues and channels. 
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 9. \tab Stucture type definitions and definition of objects
 of structure type.
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9898 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Data Type DT
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9898 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 type \i Ts\i0 : \{
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e1\i0  : \i DT\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e2\i0  : \i DT\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   .. \};
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int, logic, char, bool
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Defines a data structure type T with ele\-
ments \f15 e1\f14 , \f15 e2\f14 , .. of specified data types. 
Registers, variables, and signal objects of 
this type can be instantiated.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1520 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9898 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 type \i Tb\i0 : \{
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e1\i0  : \i N1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e2\i0  : \i N2\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e3\i0  : \i N3\i0  to \i N4\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e4\i0  : \i N5\i0  downto \i N6\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   .. \};
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 logic
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Defines a bit-field data structure type T 
with elements \f15 e1\f14 , \f15 e2\f14 , .. of specified data 
width (data type logic) \f15 N1\f14 , \f15 N2\f14  ,.... Registers, 
variables, and signal objects of this type 
can be instantiated.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9898 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 type \i Tc\i0 : \{
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e1\i0  : \i DIR\i0  \i DT\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i e2\i0  : \i DIR\i0  \i DT\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   .. \};
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i DIR\i0  = \{input, output, inout\}
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 int, logic, char, bool
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Defines a component structure interface 
type \f15 Tc\f14  with elements \f15 e1\f14 , \f15 e2\f14 , .. of specified 
data types and data/signal flow directions.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9898 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 reg \i R\i0 : \i T\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 var \i V\i0 : \i T\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 ...
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Defines a data object (register \f15 R\f14 , variable \f15 V
\f14 , 
signal \f15 S\f14 ) of the user defined structure type 
T.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh560 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9898 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 component \i C\i0 : \i Tc\i0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 TYPEc
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Instantiates a component  object with an 
interface structure type \f15 Tc.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6150 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9898 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 reg \i R\i0 : \i T\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 R.e1 <- ..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 X <- R.e2 ..
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 TYPE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Access of structure elements and bit fields 
by using the dot selector.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Enumeration
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s6 \keepn \qj \sb60 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 10. \tab  Enumeration type definitions
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3342 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6312 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10060 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Object Type
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2480 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3342 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6312 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10060 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b type\b0  \i e\i0  : \{
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i S1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i S2\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \};
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 type \i e\i0  : \{..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \} with code=\i C\i0 ;
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i C\i0 =\{one,bin,gray,NAME\}
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 \f15 REGISTER, SIGNAL, VARI\-
ABLE
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Definition of symbolic enumeration list de\-
fining named constants.
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 The value of an enumeration element is 
calculated at compile time. The first enu\-
meration element has index 1, the sec\-
onde 2, and so forth. The final coding style 
can be set with parameter \f15 code\f14 .
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Processes
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 A process
 is the main execution unit. Entire processes are operating independently and 
concurrently, but process 
statements are executed sequentially. A process has a local process space cons
isting of data and some abstract 
objects. Inter-process communication and synchronization is performed by using
 global objects with guarded 
atomic access. Concurrent access is serialized by a scheduler.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 11. \tab Process definition and process control.
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx4845 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1760 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 process P:
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 begin
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i definitions
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statements
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 process P: begin ...
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end with \i P\i0 =\i V\i0  and ..;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Definition of a process with object definitions (option\-
al) and a sequence of statements. Processes can be pa\-
rameterized by appling a parameter list (paramter P 
and value V).
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 Except the main process each process must be started 
explicitly.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1520 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 array P: process[N] of
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 begin
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i definitions
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statements
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 # = \i process number
\f15 \i0 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Definition of a process array with object definitions 
(optional) and a sequence of statements. Processes can 
be parameterized by appling a parameter list 
(paramter P and value V).
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 N is the size of array (number of processes to be creat\-
ed).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1760 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 P.call();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 P.start();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 P.stop();
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Process control statements (process methods).
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 \fs20 Pr
ocess calling is a synchronous operation. If a process 
P1 calls a process P2, the process P1 is blocked untill 
process P2 has finished his work (by reaching the end 
state).
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 Process starting and stopping does not block the exe\-
cuting process. It is an asynchronous operation.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Functions
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Functions
 are implemented by using processes with additional parameters (global registe
rs)  intialized with a val\-
ue at function application time. The application of a function within an expre
ssion or the procedure execution 
passes (optional) arguments to the parameters and starts the process associate
d with the function. The calling 
process is blocked untill the function process finishes (by reaching the end s
tate). A return value is passed back 
to the calling process (in case of a function).
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 12. \tab Function definition and function application
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx4845 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2240 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b function\b0  f(p1:DT,..) return (pn:DT):
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i definitions
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statements
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 ..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end with \i P\i0 =\i V\i0  and .. ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 ..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end with inline;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Definition of a function with (optional) formal parame\-
ters \f15 p1\f14 , \f15 p2\f14 ,.. and a return parameter \f15 pn\f14 . There 
is no re\-
turn statement. The value of teh return parameter must 
be modfied within the function body.
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 \fs20 Fu
nction and procedures can be parameterized. The in\-
line parameter replaces each function application or 
procedure execution with the respective statement se\-
quence. Local data objects are shared.
\f14 \fs20 \par 

\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b function\b0  p(p1:DT,..):
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i definitions
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statements
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Definition of a procedure with (optional) formal param\-
eters \f15 p1\f14 , \f15 p2\f14 ,..  but without a return parameter. There is 
no return statement.
\f14 \fs20 \par 

\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 P(\i v1\i0 ,\i v2\i0 ,...);
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 P();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 X <- f(\i v1\i0 ,\i v2\i0 ,..);
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 X <- f();
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Function and procedure application with and w/o  ar\-
guments.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Blocks
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Process o
r function statements can be grouped with a block statement. A block can be pa
rameterized, for exam\-
ple with different scheduling, allocation, or optimization behaviour.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 13. \tab Statement blocks
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx4845 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt2\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Sequetntial statement composition.
\f14 \fs20 \par 

\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt2\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0  \b with\b0  \i P\i0 =\i V\i0  \b and
\b0  ..;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Sequetntial statement composition with additional be\-
haviour or synthesis parameterization (paremeter \i P\i0   
with value \i V\i0 ).
\f14 \fs20 \par 

\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 \f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2000 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4845 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9607 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt2\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ..
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0  \b with\b0  bind[=true];
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f20 \fs24 \u219 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt1\i0 ,
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmt2\i0 ,...;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Parallel data statement composition. Equal to comma 
separated list of (data assignment only) statements. 
Only one data statement may perform a guarded ac\-
cess of a global object (read of global registers is not 
guarded).
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Branches 
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 There are
 different branch statements available. They pass the program flow to an alter
native statement or a 
block of statements depending on values. Branches can appear on module top-lev
el and within block state\-
ments (processes, functions...).
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 14. \tab Branch statements
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Kind
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1760 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b if\b0  \i expr\i0  \b then
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i statement1\i0 ;
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b if\b0  \i expr\i0  \b then
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i statement1
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b else\b0  \i statement0\i0 ;
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Boolean Branch
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Depending on the result of the boolean 
expression \i expr\i0  a branch occurs either to 
\i statment1\i0  (\i expr\i0 =true) or optional to the 
\i statement0\i0  (expr=false). If there is more 
then one statement, a block is required.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2240 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b match\b0  \i expr\i0  \b with
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  \i v1\i0 : \i stmt1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  v1,v2,..: \i stmt123\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  v1 to v2: \i stmtv1tov2\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  v1 downto v2:
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i stmtv2tov1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b others\b0 : \i stmte\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Multi-value Matching 
Branch
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Different constant values are matched 
with the result of the expression \i expr\i0  and 
the respective statements are selected on 
successfull matching. The default \f15 others\f14  
case (matching all other values) is optional.
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 A list of values \f15 v1,v2,..\f14  specifies differ\-
ent alternatives matching the same case.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2240 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b exception\b0  \i e1\i0 ,..;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b try\b0  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statement\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b with
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  \i e1\i0 : \i stmt1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  e1,e2,..: \i stmt123\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b others\b0 : \i stmte\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Exception Handler Branch
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Execptions raised in \i statements\i0  are 
matched and the respective statements 
are selected on successfull matching. The 
default handler \f15 else\f14  (matching all other 
exceptions) is optional.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Loops
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 There are
 different loop statements available. Each loop repeats the execution of the l
oop body as long as a bool\-
ean condition is satified. A counting loop iterates a list of values,  specifi
ed by a range.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 15. \tab Loop statements
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3600 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6185 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9933 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Kind
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2240 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3600 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6185 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9933 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b for\b0  \i i\i0  \b =\b0  \i a\i0  to|dow
nto \i b
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b do begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i  statements
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end with unroll;
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end with \i P\i0 =\i V\i0  ..;
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Counting Loop
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 The for-loop executes the loop body \i state\-
ments\i0  for each element in the iterator list,  
a range of values including boundaries. 
The loop iterator variable \i i\i0  holds the cur\-
rent ieration value.
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 Loops can be parameterized. The unroll 
parameters replicates the loop body (b-
a)+1 times and replaces the loop iterator 
with the current iteration value.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3600 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6185 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9933 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b while\b0  \i expr\i0  \b do
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statements
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Conditional Loop
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 The while-loop executes the loop body as 
long as the boolean expression \i expr\i0  is true. 
The test of the boolean expression is per\-
formed before each loop iteration.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1040 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3600 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6185 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9933 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b always do 
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statements
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Unconditional Loop
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 This loop never terminates (except by rais\-
ing an exception).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2000 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3600 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6185 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9933 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b wait for\b0  \i cycles\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b wait for\b0  \i time\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b wait for\b0  \i cond\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b wait for\b0  \i cond
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b with\b0  \i statement\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b wait for\b0  \i cond
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b with\b0  \i stmt1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b else\b0  \i stmt0\i0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Delay/Blocking Loop
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 The wait for statement blocks the execu\-
tion until a time interval is passed or a con\-
dition is true. Optionally a signal 
assignement can be applied (stmt1) as 
long as the condition is false. An optional 
default statement (stmt0) is applied at the 
remaining time.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Exceptions 
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Exception
s are used to leave a control environment, for example a function, loop, or br
anch. Exceptions are prop\-
agated beyond control environments untill an exception handler catches the exc
eption. Otherwise an uncaught 
exception fault appears.
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 An except
ion raised within a nested control environment (nested branches/loops or funct
ion calls) is passed to 
the next higher environment level untill a handler environment is reached. Exc
ption handler envionments can 
be nested, too. Exception not caught by a particular handler (without default-
branch) are re-raised.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 16. \tab Exception handler statements
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Kind
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b exception\b0  \i ex\i0 ,..;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Type 
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Defintion of a named exception signal.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2000 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b try\b0  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i statement\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b with
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b begin
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  \i e1\i0 : \i stmt1\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s20 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b when\b0  \i e1\i0 ,\i e2\i0 ,..: \i stmt123
\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  \b others\b0 : \i stmte\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b end\b0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Exception Handler Branch
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Execptions raised in \i statements\i0  are 
matched and the respective statements 
are selected on successfull matching. The 
default handler \f15 else\f14  (matching all other 
exceptions) is optional.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh320 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6082 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9830 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b raise\b0  \i ex\i0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Raising   
\f14 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Raises an exception signal.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 IPC Objects
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Inter-pro
cess communication takes place by using global objects. Though global data sto
rage objects are guard\-
ed by a mutex scheduler, they are nou suitbale for process synchronization. Th
ere abstract IPC objects available 
providing synchronization of different kind,  summarized in Table \b 17
\b0 .
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 17. \tab Synchronization objects and their methods (A)
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 \f1 \fs24 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3429 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10126 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Object
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Methods
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2000 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3429 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10126 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b queue
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b open\b0  Core; 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b queue\b0  \i q\i0 : \i DT\i0  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  ?with depth=\i N
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  and scheduler="fifo";
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 q.write == q <- \i expr\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 q.read == x <- q;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 q.unlock(); 
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 A queue is a buffer holding up to N elements 
with synchronized access in FIFO order. The 
\f15 read\f14  operation blocks until at least one data 
element is available. The \f15 write\f14  operation 
blocks if the queue is full. The \f15 unlock\f14  opera\-
tion unblocks all blocked processes. The data 
type can either be a core type or record struc\-
ture type
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2240 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3429 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10126 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b channel
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b open\b0  Core;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b channel\b0  \i c\i0 : \i DT
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ?with 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   model=\i M\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f18  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i M\i0 =\{"buffered",
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20    "unbuffered"\}
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 c.write == c <- \i expr\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 c.read == x <- c;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 c.unlock();
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 A channel is a buffer holding one (buffered) 
or no element with synchronized access. The 
\f15 read\f14  operation blocks until at least one data 
element is available or one write operation is 
pending. The \f15 write\f14  operation is blocked un\-
til the buffer is empty or a read operation oc\-
curs. The \f15 unlock\f14  operation unblocks all 
blocked processes.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 18. \tab Synchronization objects and their methods (B)
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx3497 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10096 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Object
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Methods
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2000 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10096 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b mutex
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b open\b0  Mutex;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b object\b0  \i o\i0 : mutex
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ?with 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20    schedule=\i S\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i S\i0 =\{"fifo"\}
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \cell 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 o.lock();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.unlock();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.init();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 A mutex implementes mutual exclusion ac\-
cess to shared resources. A mutex is eithe rl\-
coked or unlocked. Only one process can 
own the lock by using the \f15 lock\f14  operation. 
The \f15 unlock\f14  operation releases the lock. 
Locking an already locked mutex blocks the 
proecss. Initialization is required by using the 
\f15 init\f14  operation.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2240 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10096 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b semaphore
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b open\b0  Semaphore;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b object\b0  \i o\i0 : semaphore
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  ?with 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  scheduler=\i S\i0  and
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  depth=\i N\i0  and
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  init=\i V\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i S\i0 =\{"fifo"\}
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 o.down();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.up();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.unlock();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.init(\f18 \i V\f15 \i0 );
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 A semaphpore implements asynchronized 
counter with a value range [0..depth-1] used 
in producer-consumer applications. The 
counter value never becoms negative. The 
\f15 down\f14  opration decrements the counter. If the 
counter is already zero, the process is 
blocked. The \f15 up\f14  operation increments the 
counter. Initialization is required by using the 
\f15 init\f14  operation.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2480 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10096 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b event
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b open\b0  Event;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b object\b0  \f18 \i o\f15 \i0 : event
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ?with 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   latch=\i B\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 o.await();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.wakeup();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.init();
\f15 \fs20 \par 

\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 An event implements simple signal-based 
process synchronization. Multiple processes 
can wait for an event by using the \f15 await\f14  op\-
eration. Another process can wakeup those 
blocked processes at the same time by using 
the \f15 wakeup\f14  operation. A latched event pre\-
vent race conditions if the waiting request ar\-
rives after the wakeup operation. 
Initialization is required by using the \f15 init\f14  
operation.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2240 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10096 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b barrier
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b open\b0  barrier;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b object\b0  \i o\i0 : barrier;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 o.await();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.init();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 A barrier  implements simple signal-based 
process synchronization of group of N pro\-
cesses. A group of  processes can wait for a 
barrier event (enter the barrier)  by using the 
\f15 await\f14  operation.  If the N-th process enters 
the barrier all processes are unblocked im\-
mediately at the same time. The group size N 
is determined at compile time. Initialization is 
required by using the \f15 init\f14  operation.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2960 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx3497 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx6146 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx10096 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b timer
\f15 \b0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b open\b0  Timer;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b object\b0  \f18 \i o\f15 \i0 : timer
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ?with 
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20    mode=\i M\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i M\i0 =\{0,1\}
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 o.await();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.time(\f18 \i T\f15 \i0 );
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.start();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.stop();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.init();
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 o.sig_action(\i S\i0 ,\i L1\i0 ,\i L0\i0 );
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20  
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 A timer is a self synchronizing event object. 
Processes can wait for the timer event by us\-
ing the \f15 await\f14  operation. After the time inter\-
val has elapsed, which must be set by the 
time operation, the waiting processes are 
woken up. The timer must be started and can 
be stopped by the \f15 start\f14  and \f15 stop\f14  opera\-
tions. In  \f15 mode\f14 =0 the timer operates conti\-
nously, in \f15 mode\f14 =1 only one time. The 
\f15 sig_action\f14  operation attaches a signal S to 
the timer returning the actual state (L0: inac\-
tive, L1: active).
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 System Configu
ration
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 The Syste
m module and an instantiated system object can be used to specify overall syst
em design constraints, 
i.e., clock frequency or reset level, and target device(s).
\f14 \fs22 \par 
}
{\pard \plain \s2 \sb200 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 
\f15 \fs20 open System;
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 object sys: system;
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 sys.clock  (18500 kilohz);
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 sys.target ("xc3s1000-ft256-5");  
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 sys.target ("xcf04s");
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 sys.target ("xc18v04");
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 sys.reset_level (0);
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 sys.reset_internal (1);
\f15 \fs20 \par 
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Modules
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Commonly 
there is one main module defined by the main entry source file. A module consi
sts explicitly of a mod\-
ule behavioural description including processes, object definitions, and top-l
evel statements and implicitly of a 
module interface defining the component port interface, at least the clock and
 reset port signals. Additional port 
components can be added by exporting objects (register, signals) and hardware 
component interfaces.
\f14 \fs22 \par 
}
{\pard \plain \s7 \qj \sb0 \sa0 \sl260 \li283 \fi0 \ri283 \f14 \fs22 Additiona
l compound modules can be defined on structural component level. Each compound
 module conists 
of an implementation definition (a main module which must be imported), behavi
oural components instantiat\-
ed  from this main module, and an inter-connect component connecting all insta
ntiated module components.
\f14 \fs22 \par 
}
{\pard \plain \s6 \keepn \qj \sb200 \sl200 \li850 \fi-850 \ri283 \tx850 
\f14 \b \fs20 Tab. 19. \tab User defined modules
\f14 \b \fs20 \par 
\pard \plain \sl133 \sa200 {\pict \wmetafile8 \picw9360 \pich133 \picwgoal9360 
\pichgoal133 
0100 0900 0003 A1000000 0300 1C000000 0000 
03000000 1E00 
05000000 0B02 0000 0000 
05000000 0C02 8500 9024 
05000000 0902 00000000 
05000000 0102 FFFFFF00 
04000000 0601 0100 
04000000 0201 0100 
04000000 0401 0D00 
04000000 0701 0300 
08000000 FA02 0000 0000 0000 00000000 
04000000 2D01 0000 
07000000 FC02 0000 00000000 0000 
04000000 2D01 0100 
1C000000 FB02 4CFF 0000 0000 0000 0000 0000000000000100
 417269616C000000000000000000000000000000000000000000000000000000
04000000 2D01 0200 
04000000 F001 0000 
08000000 FA02 0200 0100 0100 00000000 
04000000 2D01 0000 
04000000 F001 0100 
07000000 FC02 0100 00000000 0000 
04000000 2D01 0100 
08000000 2503 0200 0000 4000 9024 4000 
04000000 F001 0000 
04000000 F001 0100 
04000000 F001 0200 
04000000 2701 FFFF 
03000000 0000 }
\par }
{\pard \plain \s1 \qj \sb0 \sa0 \sl60 \f14 \fs4 
\f14 \fs4 \par 
{\trowd \trhdr \trleft283 \trrh320 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrl \brdrs \brdrw10 \clbrdrt \brdrs 
\brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx4037 
\clvertalt \clshdng10000 \clcfpat8 \clbrdrt \brdrs \brdrw10 \clbrdrb \brdrs 
\brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Statement
\f14 \b \fs20 \cell 
\pard \intbl \plain \plain \s19 \qj \sb10 \sa10 \sl240 \li237 \fi0 \ri180 
\f14 \b \fs20 Description
\f14 \b \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1280 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4037 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 File m.cp:
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \i \fs20   definitions
\f15 \i \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i   declarations
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i   processes
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \i   top-level stmts
\f15 \i0 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Declares and creates a top-level behavioural module \i M\i0  (from 
source 
file \i m\i0 .cp).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh1760 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4037 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b module\b0  \i MC
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 begin
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i import
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i component
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i connect
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   \i mapping
\f15 \i0 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 end;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Declares and creates a new compound module \i MC\i0  from a behav
\-
ioural module with import, component instantiaition, inter-connect 
and mapping parts.
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh800 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4037 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b import\b0  \i M\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b component\b0  \i C1\i0 , \i C2\i0 ,..: \i M
\i0 ;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Import of  a behavioural module \i M\i0  (top-level main module) an
d 
module component instantiations (replicated module compo\-
nents).
\f14 \fs20 \cell 
\pard \plain \intbl \row 
\trowd \trleft283 \trrh2000 
\clvertalt \clbrdrl \brdrs \brdrw10 \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs 
\brdrw10 \cellx4037 
\clvertalt \clbrdrb \brdrs \brdrw10 \clbrdrr \brdrs \brdrw10 \cellx9862 
\pard \intbl \plain \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 
\tx420 \tx1761 \tx4029 \f15 \fs20 \b type\b0  \i ic\i0 : \{
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   port \i S\i0 : \i dir\i0  \i typ\i0 ;
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   ...
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \};
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \b component\b0  \i IC\i0  : \i ic\i0  := \{
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20   C1.S1, ...
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 \};
\f15 \fs20 \par 
\pard \intbl \plain \s11 \sb10 \sa10 \sl240 \li117 \fi0 \ri60 \tx0 \tx420 
\tx1761 \tx4029 \f15 \fs20 IC.S1 << IC.S2;
\f15 \fs20 \cell 
\pard \intbl \plain \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 
\f14 \fs20 Definition of an inter-connect component type and instantiation of 
an inter-connect component with default signal mapping of mod\-
ule component port signals.
\f14 \fs20 \par 
\pard \intbl \plain \s12 \qj \sb10 \sa10 \sl240 \li117 \fi0 \ri117 \f14 
\fs20 Finally inter-connect component signals can be connected with ad\-
ditional mapping statements.
\f14 \fs20 \cell 
\pard \plain \intbl \row 

\pard \plain \sl-200 \~\par 
}
}
{\pard \plain \s8 \qj \sb300 \sa140 \sl340 \f14 \b \scaps \fs28 Version
\f14 \b \scaps \fs28 \par 
}
{\pard \plain \s2 \sb60 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 
\f15 \fs20 V. 1.1.2 (2014)
\f15 \fs20 \par 
}
{\pard \plain \s3 \sb0 \sa0 \sl240 \li567 \fi0 \tx360 \tx1701 \tx3969 \f15 
\fs20 Author: Stefan Bosse
\f15 \fs20 \par 
}
}
