###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:37:40 2014
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.439
+ Phase Shift                 100.000
= Required Time                98.561
- Arrival Time                  3.554
= Slack Time                   95.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.007 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   95.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.136 |   3.554 |   98.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.554 |   98.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.007 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                 100.000
= Required Time                98.570
- Arrival Time                  3.552
= Slack Time                   95.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   95.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.134 |   3.552 |   98.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.552 |   98.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.018 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.430
+ Phase Shift                 100.000
= Required Time                98.570
- Arrival Time                  3.552
= Slack Time                   95.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   95.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.133 |   3.551 |   98.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.552 |   98.570 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.018 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.546
= Slack Time                   95.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   95.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.128 |   3.546 |   98.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.546 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.413
+ Phase Shift                 100.000
= Required Time                98.587
- Arrival Time                  3.546
= Slack Time                   95.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   95.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.128 |   3.546 |   98.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.546 |   98.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.398
+ Phase Shift                 100.000
= Required Time                98.602
- Arrival Time                  3.550
= Slack Time                   95.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.052 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B ^ -> Y v     | MUX2X1   | 0.360 | 0.132 |   3.550 |   98.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.550 |   98.602 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.052 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.401
+ Phase Shift                 100.000
= Required Time                98.599
- Arrival Time                  3.543
= Slack Time                   95.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.057 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.125 |   3.543 |   98.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.543 |   98.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.056 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.056 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.400
+ Phase Shift                 100.000
= Required Time                98.600
- Arrival Time                  3.534
= Slack Time                   95.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.066 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.135 |   3.534 |   98.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.534 |   98.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.066 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.392
+ Phase Shift                 100.000
= Required Time                98.608
- Arrival Time                  3.539
= Slack Time                   95.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.070 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.354 | 0.190 |   2.400 |   97.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.238 | 0.209 |   2.609 |   97.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.104 |   2.713 |   97.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 0.996 | 0.705 |   3.418 |   98.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.121 |   3.539 |   98.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.539 |   98.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.070 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.394
+ Phase Shift                 100.000
= Required Time                98.606
- Arrival Time                  3.534
= Slack Time                   95.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.134 |   3.533 |   98.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.534 |   98.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.072 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.378
+ Phase Shift                 100.000
= Required Time                98.622
- Arrival Time                  3.532
= Slack Time                   95.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.090 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.356 | 0.133 |   3.532 |   98.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.356 | 0.000 |   3.532 |   98.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.090 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.370
+ Phase Shift                 100.000
= Required Time                98.630
- Arrival Time                  3.529
= Slack Time                   95.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.101 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241               | A ^ -> Y v     | MUX2X1   | 0.355 | 0.130 |   3.529 |   98.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.355 | 0.000 |   3.529 |   98.630 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.101 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.101 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.432
+ Phase Shift                 100.000
= Required Time                98.568
- Arrival Time                  3.450
= Slack Time                   95.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.119 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.366 | 0.156 |   3.449 |   98.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.450 |   98.568 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.119 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.119 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.353
+ Phase Shift                 100.000
= Required Time                98.647
- Arrival Time                  3.526
= Slack Time                   95.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.121 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.352 | 0.127 |   3.526 |   98.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.526 |   98.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.121 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.121 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.352
+ Phase Shift                 100.000
= Required Time                98.648
- Arrival Time                  3.525
= Slack Time                   95.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.122 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.352 | 0.126 |   3.525 |   98.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.525 |   98.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.122 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.122 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.354
+ Phase Shift                 100.000
= Required Time                98.646
- Arrival Time                  3.522
= Slack Time                   95.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.124 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.352 | 0.122 |   3.521 |   98.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.522 |   98.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.124 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.124 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.426
+ Phase Shift                 100.000
= Required Time                98.574
- Arrival Time                  3.441
= Slack Time                   95.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.132 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.148 |   3.441 |   98.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.365 | 0.000 |   3.441 |   98.574 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.132 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.132 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.422
+ Phase Shift                 100.000
= Required Time                98.578
- Arrival Time                  3.441
= Slack Time                   95.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.137 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.364 | 0.147 |   3.440 |   98.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.364 | 0.001 |   3.441 |   98.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.137 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.137 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.379
+ Phase Shift                 100.000
= Required Time                98.621
- Arrival Time                  3.482
= Slack Time                   95.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.139 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.598 |   97.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | A ^ -> Y v     | MUX2X1   | 0.356 | 0.150 |   3.481 |   98.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.356 | 0.001 |   3.482 |   98.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.139 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.139 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.333
+ Phase Shift                 100.000
= Required Time                98.667
- Arrival Time                  3.526
= Slack Time                   95.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.141 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.363 | 0.224 |   2.434 |   97.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.211 | 0.183 |   2.617 |   97.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.097 |   2.715 |   97.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 0.965 | 0.684 |   3.399 |   98.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U9                 | B ^ -> Y v     | MUX2X1   | 0.348 | 0.127 |   3.526 |   98.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.526 |   98.667 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.141 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.141 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.531
+ Phase Shift                 100.000
= Required Time                98.469
- Arrival Time                  3.325
= Slack Time                   95.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.144 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.383 | 0.151 |   3.324 |   98.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.383 | 0.000 |   3.325 |   98.469 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.144 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.144 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.389
+ Phase Shift                 100.000
= Required Time                98.611
- Arrival Time                  3.439
= Slack Time                   95.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.172 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.358 | 0.145 |   3.438 |   98.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.358 | 0.000 |   3.439 |   98.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.172 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.172 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.372
+ Phase Shift                 100.000
= Required Time                98.628
- Arrival Time                  3.428
= Slack Time                   95.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.200 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.355 | 0.135 |   3.428 |   98.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.355 | 0.000 |   3.428 |   98.628 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.200 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.200 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.313
+ Phase Shift                 100.000
= Required Time                98.687
- Arrival Time                  3.477
= Slack Time                   95.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.210 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.364 | 0.217 |   2.427 |   97.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.199 | 0.169 |   2.596 |   97.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.095 |   2.691 |   97.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.912 | 0.649 |   3.341 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A ^ -> Y v     | MUX2X1   | 0.345 | 0.136 |   3.477 |   98.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.477 |   98.687 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.210 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.210 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.474
+ Phase Shift                 100.000
= Required Time                98.526
- Arrival Time                  3.312
= Slack Time                   95.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.214 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.373 | 0.138 |   3.311 |   98.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.373 | 0.000 |   3.312 |   98.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.215 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.309
+ Phase Shift                 100.000
= Required Time                98.691
- Arrival Time                  3.473
= Slack Time                   95.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.365 | 0.212 |   2.422 |   97.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.193 | 0.162 |   2.584 |   97.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.162 | 0.108 |   2.691 |   97.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.898 | 0.642 |   3.333 |   98.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.344 | 0.139 |   3.472 |   98.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.473 |   98.691 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.218 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.307
+ Phase Shift                 100.000
= Required Time                98.693
- Arrival Time                  3.467
= Slack Time                   95.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.226 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.599 |   97.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264               | A ^ -> Y v     | MUX2X1   | 0.344 | 0.136 |   3.467 |   98.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.467 |   98.693 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.226 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.226 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.459
+ Phase Shift                 100.000
= Required Time                98.541
- Arrival Time                  3.314
= Slack Time                   95.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.227 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.370 | 0.141 |   3.314 |   98.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.370 | 0.000 |   3.314 |   98.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.227 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.227 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.301
+ Phase Shift                 100.000
= Required Time                98.699
- Arrival Time                  3.472
= Slack Time                   95.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.227 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.599 |   97.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                 | B ^ -> Y v     | MUX2X1   | 0.343 | 0.141 |   3.472 |   98.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.472 |   98.699 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.227 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.227 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.299
+ Phase Shift                 100.000
= Required Time                98.701
- Arrival Time                  3.474
= Slack Time                   95.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.228 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.364 | 0.217 |   2.427 |   97.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.199 | 0.169 |   2.596 |   97.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.095 |   2.691 |   97.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.912 | 0.649 |   3.341 |   98.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | MUX2X1   | 0.342 | 0.132 |   3.473 |   98.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.474 |   98.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.228 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.460
+ Phase Shift                 100.000
= Required Time                98.540
- Arrival Time                  3.310
= Slack Time                   95.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.230 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.371 | 0.137 |   3.310 |   98.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.371 | 0.000 |   3.310 |   98.540 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.230 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.230 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.348
+ Phase Shift                 100.000
= Required Time                98.652
- Arrival Time                  3.421
= Slack Time                   95.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.231 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.351 | 0.128 |   3.420 |   98.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.421 |   98.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.231 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.231 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.303
+ Phase Shift                 100.000
= Required Time                98.697
- Arrival Time                  3.466
= Slack Time                   95.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.231 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.599 |   97.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | A ^ -> Y v     | MUX2X1   | 0.343 | 0.134 |   3.465 |   98.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.466 |   98.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.231 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.231 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.291
+ Phase Shift                 100.000
= Required Time                98.709
- Arrival Time                  3.473
= Slack Time                   95.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.236 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.364 | 0.217 |   2.427 |   97.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.199 | 0.169 |   2.596 |   97.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.095 |   2.691 |   97.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.912 | 0.649 |   3.341 |   98.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.341 | 0.132 |   3.472 |   98.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.341 | 0.000 |   3.473 |   98.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.236 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.236 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.301
+ Phase Shift                 100.000
= Required Time                98.699
- Arrival Time                  3.460
= Slack Time                   95.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.599 |   97.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | A ^ -> Y v     | MUX2X1   | 0.343 | 0.128 |   3.459 |   98.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.460 |   98.699 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.240 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.294
+ Phase Shift                 100.000
= Required Time                98.706
- Arrival Time                  3.464
= Slack Time                   95.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.242 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.599 |   97.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | A ^ -> Y v     | MUX2X1   | 0.342 | 0.133 |   3.464 |   98.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.464 |   98.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.242 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.242 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.337
+ Phase Shift                 100.000
= Required Time                98.663
- Arrival Time                  3.418
= Slack Time                   95.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.245 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.349 | 0.125 |   3.418 |   98.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.349 | 0.000 |   3.418 |   98.663 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.245 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.297
+ Phase Shift                 100.000
= Required Time                98.703
- Arrival Time                  3.458
= Slack Time                   95.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.245 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.599 |   97.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | A ^ -> Y v     | MUX2X1   | 0.342 | 0.126 |   3.457 |   98.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.458 |   98.703 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.245 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.288
+ Phase Shift                 100.000
= Required Time                98.712
- Arrival Time                  3.466
= Slack Time                   95.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.361 | 0.217 |   2.427 |   97.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.201 | 0.171 |   2.599 |   97.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.150 | 0.087 |   2.686 |   97.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 0.924 | 0.645 |   3.331 |   98.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U13                | B ^ -> Y v     | MUX2X1   | 0.340 | 0.135 |   3.466 |   98.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.466 |   98.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.246 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.327
+ Phase Shift                 100.000
= Required Time                98.673
- Arrival Time                  3.423
= Slack Time                   95.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.250 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.294 | 0.145 |   2.355 |   97.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.187 | 0.163 |   2.518 |   97.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.161 | 0.097 |   2.615 |   97.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 0.954 | 0.678 |   3.293 |   98.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.347 | 0.130 |   3.423 |   98.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.423 |   98.673 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.250 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.279
+ Phase Shift                 100.000
= Required Time                98.721
- Arrival Time                  3.468
= Slack Time                   95.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.253 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.364 | 0.217 |   2.427 |   97.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.199 | 0.169 |   2.596 |   97.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.095 |   2.691 |   97.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.912 | 0.649 |   3.341 |   98.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A ^ -> Y v     | MUX2X1   | 0.339 | 0.127 |   3.468 |   98.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.468 |   98.721 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.253 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.253 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.445
+ Phase Shift                 100.000
= Required Time                98.555
- Arrival Time                  3.298
= Slack Time                   95.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.257 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.368 | 0.125 |   3.298 |   98.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.298 |   98.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.257 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.257 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.277
+ Phase Shift                 100.000
= Required Time                98.723
- Arrival Time                  3.465
= Slack Time                   95.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.257 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.365 | 0.212 |   2.422 |   97.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.193 | 0.162 |   2.584 |   97.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.162 | 0.108 |   2.691 |   97.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.898 | 0.642 |   3.333 |   98.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A ^ -> Y v     | MUX2X1   | 0.339 | 0.132 |   3.465 |   98.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.465 |   98.723 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.257 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.257 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.438
+ Phase Shift                 100.000
= Required Time                98.562
- Arrival Time                  3.300
= Slack Time                   95.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.262 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.127 |   3.300 |   98.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.367 | 0.000 |   3.300 |   98.562 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.262 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.276
+ Phase Shift                 100.000
= Required Time                98.724
- Arrival Time                  3.462
= Slack Time                   95.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.262 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.365 | 0.212 |   2.422 |   97.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.193 | 0.162 |   2.584 |   97.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.162 | 0.108 |   2.691 |   97.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.898 | 0.642 |   3.333 |   98.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.338 | 0.128 |   3.462 |   98.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.462 |   98.724 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.262 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.262 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.432
+ Phase Shift                 100.000
= Required Time                98.568
- Arrival Time                  3.303
= Slack Time                   95.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.265 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.366 | 0.130 |   3.303 |   98.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.303 |   98.568 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.265 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.265 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.434
+ Phase Shift                 100.000
= Required Time                98.566
- Arrival Time                  3.297
= Slack Time                   95.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.268 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.440 | 0.688 |   0.688 |   95.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.436 | 0.425 |   1.113 |   96.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.217 | 0.290 |   1.403 |   96.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.675 | 0.582 |   1.985 |   97.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.306 | 0.192 |   2.177 |   97.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.230 | 0.179 |   2.357 |   97.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.157 | 0.100 |   2.457 |   97.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.015 | 0.716 |   3.173 |   98.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.366 | 0.124 |   3.297 |   98.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.297 |   98.566 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.268 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.268 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.265
+ Phase Shift                 100.000
= Required Time                98.735
- Arrival Time                  3.466
= Slack Time                   95.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.270 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.364 | 0.217 |   2.427 |   97.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.199 | 0.169 |   2.596 |   97.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.095 |   2.691 |   97.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.912 | 0.649 |   3.341 |   98.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | MUX2X1   | 0.336 | 0.125 |   3.465 |   98.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.466 |   98.735 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.270 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.264
+ Phase Shift                 100.000
= Required Time                98.736
- Arrival Time                  3.465
= Slack Time                   95.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.271 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.721 |   95.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.364 | 0.217 |   2.427 |   97.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.199 | 0.169 |   2.596 |   97.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.095 |   2.691 |   97.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.912 | 0.649 |   3.341 |   98.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | MUX2X1   | 0.336 | 0.124 |   3.465 |   98.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.465 |   98.736 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.271 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.271 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         1.261
+ Phase Shift                 100.000
= Required Time                98.739
- Arrival Time                  3.465
= Slack Time                   95.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   95.274 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   95.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.489 | 0.721 |   0.722 |   95.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.255 | 0.235 |   0.957 |   96.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.656 | 0.489 |   1.445 |   96.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.889 | 0.765 |   2.210 |   97.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.364 | 0.217 |   2.427 |   97.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.199 | 0.169 |   2.596 |   97.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.156 | 0.095 |   2.691 |   97.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.912 | 0.649 |   3.341 |   98.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A ^ -> Y v     | MUX2X1   | 0.336 | 0.124 |   3.465 |   98.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.336 | 0.000 |   3.465 |   98.739 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |  -95.274 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |  -95.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |  -95.274 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

