
---------- Begin Simulation Statistics ----------
final_tick                                57835116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199755                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652524                       # Number of bytes of host memory used
host_op_rate                                   218594                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   500.61                       # Real time elapsed on the host
host_tick_rate                              115528265                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057835                       # Number of seconds simulated
sim_ticks                                 57835116500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431274                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.156702                       # CPI: cycles per instruction
system.cpu.discardedOps                        377963                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5674898                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.864527                       # IPC: instructions per cycle
system.cpu.numCycles                        115670233                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954993     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645996     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534329     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431274                       # Class of committed instruction
system.cpu.tickCycles                       109995335                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84280                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2084                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        89906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       180839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            675                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361241                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298414                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53716                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737691                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736287                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983932                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050577                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563286                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566531                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122830                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122830                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122946                       # number of overall misses
system.cpu.dcache.overall_misses::total        122946                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5798307500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5798307500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5798307500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5798307500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689477                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003442                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47205.955385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47205.955385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47161.416394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47161.416394                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72141                       # number of writebacks
system.cpu.dcache.writebacks::total             72141                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90381                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4441747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4441747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4444339500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4444339500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49205.129057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49205.129057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49173.382680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49173.382680                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1292454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1292454000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431863                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24738.802542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24738.802542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42792                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42792                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1102420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1102420500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25762.303702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25762.303702                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4505853500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4505853500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63834.946023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63834.946023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3339326500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3339326500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70334.186360                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70334.186360                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2592500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2592500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23355.855856                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23355.855856                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       801000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       801000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000325                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000325                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 27620.689655                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27620.689655                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000325                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 26620.689655                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26620.689655                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.951902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.362106                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.951902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958073                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49240043                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106794                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764238                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367891                       # number of overall hits
system.cpu.icache.overall_hits::total        28367891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          527                       # number of overall misses
system.cpu.icache.overall_misses::total           527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41130500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41130500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41130500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41130500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368418                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78046.489564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78046.489564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78046.489564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78046.489564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.icache.writebacks::total                 4                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          527                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40603500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40603500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40603500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40603500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77046.489564                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77046.489564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77046.489564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77046.489564                       # average overall mshr miss latency
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41130500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41130500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78046.489564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78046.489564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40603500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40603500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77046.489564                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77046.489564                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           521.890789                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368418                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53830.015180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   521.890789                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.509659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.509659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          523                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          523                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.510742                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         113474199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        113474199                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57835116500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431274                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44423                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44428                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data               44423                       # number of overall hits
system.l2.overall_hits::total                   44428                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45987                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46509                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             45987                       # number of overall misses
system.l2.overall_misses::total                 46509                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39755000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3805005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3844760000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39755000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3805005000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3844760000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90937                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90937                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.990512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.508649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.511442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.990512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.508649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.511442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76159.003831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82740.883293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82667.010686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76159.003831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82740.883293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82667.010686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37647                       # number of writebacks
system.l2.writebacks::total                     37647                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34480500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3344859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3379340000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34480500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3344859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3379340000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.508594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.511376                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.508594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.511376                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66181.381958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72742.801531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72669.290153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66181.381958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72742.801531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72669.290153                       # average overall mshr miss latency
system.l2.replacements                          38431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72141                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72141                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72141                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8668                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3161053000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3161053000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81449.446019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81449.446019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2772953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2772953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71449.446019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71449.446019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39755000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39755000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.990512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76159.003831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76159.003831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34480500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34480500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66181.381958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66181.381958                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    643952000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    643952000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.167171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.167171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89724.397381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89724.397381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7172                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    571906500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    571906500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.167055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.167055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79741.564417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79741.564417                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7995.016609                       # Cycle average of tags in use
system.l2.tags.total_refs                      178728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46623                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.833473                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.598225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.093068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7956.325316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975954                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    404133                       # Number of tag accesses
system.l2.tags.data_accesses                   404133                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003108271750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2109                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2109                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144832                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37647                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46503                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37647                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37647                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.033665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.058615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.985195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2108     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2109                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.835467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.819278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              258     12.23%     12.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.47%     12.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1662     78.81%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      8.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2109                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2976192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2409408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57832803000                       # Total gap between requests
system.mem_ctrls.avgGap                     687258.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2941760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2407360                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 576535.537885533646                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 50864598.846273615956                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41624537.922388382256                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          521                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45982                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37647                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13155500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1455390750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1300355728750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25250.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31651.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34540753.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2942848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2976192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2409408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2409408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45982                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46503                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       576536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     50883411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51459946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       576536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       576536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41659949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41659949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41659949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       576536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     50883411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        93119895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46486                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37615                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2331                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               596933750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232430000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1468546250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12841.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31591.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28655                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27334                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        28111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   191.467255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.079163                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.355674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14070     50.05%     50.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8847     31.47%     81.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1485      5.28%     86.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          881      3.13%     89.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          746      2.65%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          580      2.06%     94.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          422      1.50%     96.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          434      1.54%     97.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          646      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        28111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2975104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2407360                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.441134                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.624538                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       102666060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        54564510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      166154940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98412660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4564931280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15480493770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9172479840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29639703060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.486269                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23700682750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1931020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  32203413750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        98053620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        52116735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165755100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97937640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4564931280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15845852370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8864809440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29689456185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.346527                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22896325500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1931020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33007771000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7693                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37647                       # Transaction distribution
system.membus.trans_dist::CleanEvict              130                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7693                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130783                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130783                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5385600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5385600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46503                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           246128500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          248781750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42932                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1058                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270718                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                271776                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10403264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10437248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38431                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2409408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021474                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145755                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126605     97.86%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2748      2.12%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129368                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57835116500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          162564500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            790999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135617495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
