$date
	Fri Mar 24 23:53:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff $end
$var wire 1 ! clk_i $end
$var wire 1 " d_i $end
$var wire 1 # q_o $end
$var wire 1 $ reset_i $end
$var reg 1 % q_r $end
$upscope $end
$scope module inv $end
$var wire 1 & a_i $end
$var wire 1 ' b_o $end
$upscope $end
$scope module testbench $end
$var wire 1 ( valid_i $end
$var wire 1 ) reset_i $end
$var wire 1 * enable_i $end
$var wire 8 + data_i [7:0] $end
$var wire 1 , clk_i $end
$scope module Clock $end
$var reg 1 , clk_o $end
$upscope $end
$scope module lcd_ctrl $end
$var wire 1 - button_next_i $end
$var wire 1 . button_ok_i $end
$var wire 1 / button_prev_i $end
$var wire 1 , fpga_clk_i $end
$var wire 1 0 fpga_reset_i $end
$var wire 8 1 lcd_data_o [7:0] $end
$var wire 1 * lcd_enable_o $end
$var wire 1 ) lcd_reset_o $end
$var wire 1 ( valid_o $end
$var reg 8 2 lcd_data [7:0] $end
$var reg 1 3 lcd_enable $end
$var reg 1 4 lcd_reset $end
$var integer 32 5 step [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
x4
x3
bx 2
bx 1
10
0/
0.
0-
0,
bx +
x*
x)
z(
z'
z&
x%
z$
x#
z"
z!
$end
#5000
b1 5
1*
13
0)
04
b110000 +
b110000 1
b110000 2
1,
#10000
0,
#15000
b10 5
1,
#20000
0,
#25000
b11 5
1,
#30000
0,
#35000
b100 5
1,
#40000
0,
#45000
b101 5
b11100 +
b11100 1
b11100 2
1,
#50000
0,
#55000
b110 5
1,
#60000
0,
#65000
b111 5
b11100000 +
b11100000 1
b11100000 2
1,
#70000
0,
#75000
b1000 5
1,
#80000
0,
#85000
b1001 5
b10000000 +
b10000000 1
b10000000 2
1,
#90000
0,
#95000
b1010 5
1,
#100000
0,
#105000
b1011 5
b1 +
b1 1
b1 2
1,
#110000
0,
#115000
b1100 5
1,
#120000
0,
#125000
b1101 5
1,
#130000
0,
#135000
b1110 5
1,
#140000
0,
#145000
b1111 5
1,
#150000
0,
#155000
b10000 5
1,
#160000
0,
#165000
b10001 5
1,
#170000
0,
#175000
b10010 5
1,
#180000
0,
#185000
b10011 5
1,
#190000
0,
#195000
b10100 5
1,
#200000
0,
#205000
b10101 5
1)
14
b1001000 +
b1001000 1
b1001000 2
1,
#210000
0,
#215000
b10110 5
1,
#220000
0,
#225000
b10111 5
b1100101 +
b1100101 1
b1100101 2
1,
#230000
0,
#235000
b11000 5
1,
#240000
0,
#245000
b11001 5
b1101100 +
b1101100 1
b1101100 2
1,
#250000
0,
#255000
b11010 5
1,
#260000
0,
#265000
b11011 5
1,
#270000
0,
#275000
b11100 5
1,
#280000
0,
#285000
b11101 5
b1101111 +
b1101111 1
b1101111 2
1,
#290000
0,
#295000
b11110 5
1,
#300000
0,
#305000
b11111 5
b101100 +
b101100 1
b101100 2
1,
#310000
0,
#315000
b100000 5
1,
#320000
0,
#325000
b100001 5
b100000 +
b100000 1
b100000 2
1,
#330000
0,
#335000
b100010 5
1,
#340000
0,
#345000
b100011 5
b1110111 +
b1110111 1
b1110111 2
1,
#350000
0,
#355000
b100100 5
1,
#360000
0,
#365000
b100101 5
b1101111 +
b1101111 1
b1101111 2
1,
#370000
0,
#375000
b100110 5
1,
#380000
0,
#385000
b100111 5
b1110010 +
b1110010 1
b1110010 2
1,
#390000
0,
#395000
b101000 5
1,
#400000
0,
#405000
b101001 5
b1101100 +
b1101100 1
b1101100 2
1,
#410000
0,
#415000
b101010 5
1,
#420000
0,
#425000
b101011 5
b1100100 +
b1100100 1
b1100100 2
1,
#430000
0,
#435000
b101100 5
1,
#440000
0,
#445000
b101101 5
1,
#450000
0,
#455000
b101110 5
1,
#460000
0,
#465000
b101111 5
1,
#470000
0,
#475000
b110000 5
1,
#480000
0,
#485000
b110001 5
1,
#490000
0,
#495000
b110010 5
1,
#500000
0,
#505000
b110011 5
0*
03
0)
04
b0 +
b0 1
b0 2
1,
#510000
0,
#515000
1)
14
b110100 5
1,
#520000
0,
