# RV32-I-CPU-MonoCycle
Verilog implementation of a risc v monocycle cpu

This has all the modules that the CPU has, each one with a testbench and separated by folders.
Top entity has the junction of all of them.
