verilog xil_defaultlib --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../project_7.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../project_7.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/85a3" --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../project_7.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" \
"../../../../project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter.v" \
"../../../../project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/first_counter_increment.v" \
"../../../../project_7.srcs/sources_1/bd/design_1/ipshared/1153/hdl/verilog/custom2.v" \
"../../../bd/design_1/ip/design_1_custom2_0_0/sim/design_1_custom2_0_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_3/bd_0/ip/ip_0/sim/bd_371d_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_3/bd_0/sim/bd_371d.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_3/sim/design_1_system_ila_1_3.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
