{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575554218466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575554218466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 10:56:58 2019 " "Processing started: Thu Dec 05 10:56:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575554218466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575554218466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575554218466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575554218698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/ri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/ri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RI-hardware " "Found design unit 1: RI-hardware" {  } { { "../Elementos/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/RI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219150 ""} { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "../Elementos/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/RI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-projeto " "Found design unit 1: regfile-projeto" {  } { { "../Elementos/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219154 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Elementos/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-hardware " "Found design unit 1: PC-hardware" {  } { { "../Elementos/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219156 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Elementos/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-hardware " "Found design unit 1: mux3-hardware" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219159 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Elementos/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-hardware " "Found design unit 1: mux2-hardware" {  } { { "../Elementos/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219161 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Elementos/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-hardware " "Found design unit 1: mux1-hardware" {  } { { "../Elementos/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219164 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "../Elementos/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-hardware " "Found design unit 1: mux0-hardware" {  } { { "../Elementos/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219167 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Found entity 1: mux0" {  } { { "../Elementos/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/mux0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-hardware " "Found design unit 1: memoria-hardware" {  } { { "../Elementos/memoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/memoria.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219171 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "../Elementos/memoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/memoria.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219174 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-hardware " "Found design unit 1: branch-hardware" {  } { { "../Elementos/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/branch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219177 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../Elementos/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/alu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-hardware " "Found design unit 1: alu1-hardware" {  } { { "../Elementos/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/alu1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219180 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "../Elementos/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/alu1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575554219180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575554219180 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "selPC datapath.vhd(133) " "VHDL Association List error at datapath.vhd(133): formal \"selPC\" does not exist" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 133 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1575554219197 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "enablePC datapath.vhd(132) " "VHDL error at datapath.vhd(132): formal port or parameter \"enablePC\" must have actual or default value" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 132 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1575554219198 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "enablePC datapath.vhd(56) " "HDL error at datapath.vhd(56): see declaration for object \"enablePC\"" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 56 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575554219198 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk datapath.vhd(132) " "VHDL error at datapath.vhd(132): formal port or parameter \"clk\" must have actual or default value" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 132 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1575554219198 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk datapath.vhd(56) " "HDL error at datapath.vhd(56): see declaration for object \"clk\"" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 56 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575554219198 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "pcIN datapath.vhd(132) " "VHDL error at datapath.vhd(132): formal port or parameter \"pcIN\" must have actual or default value" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 132 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1575554219198 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pcIN datapath.vhd(57) " "HDL error at datapath.vhd(57): see declaration for object \"pcIN\"" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 57 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575554219198 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575554219328 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 05 10:56:59 2019 " "Processing ended: Thu Dec 05 10:56:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575554219328 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575554219328 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575554219328 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575554219328 ""}
