# Multiplier

## Design
The given code will be synthesized to a 32-bits multiplier. And a testbench is to simulate a 9*9  multiplication table.
The goal of this lab is to install the required application such as vivado and vitis_hls given by Xilinx and get familiar with their manipulation. The other objective is to learn how to use remote FPGA board in this lab.

## Screen dump
### Performance 
![image](https://github.com/Hao-1014/hao_soclab/assets/137171680/b915bc45-47d7-4601-a4dc-e3a32dc95fb8)
### Utization
![image](https://github.com/Hao-1014/hao_soclab/assets/137171680/74598197-dde3-4173-a237-1160193f9393)
### Interface
![image](https://github.com/Hao-1014/hao_soclab/assets/137171680/004094e3-d620-4e8b-bd10-0f386812a0bf)
### Co-simulation waveform
![image](https://github.com/Hao-1014/hao_soclab/assets/137171680/4d43577f-5222-4cb1-ab73-fdc884c0e2ab)
![image](https://github.com/Hao-1014/hao_soclab/assets/137171680/f43412de-835d-4232-ba44-f5c1acf8e1cc)
![image](https://github.com/Hao-1014/hao_soclab/assets/137171680/25df898a-c149-4367-bd58-52bb944ea1ab)
### Jupyter Notebook execution results
![image](https://github.com/Hao-1014/hao_soclab/assets/137171680/43d7a79a-c917-4971-94e9-d1167c6fc59c)



