<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:01.925735</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x2fd4850: i16 = rotl 0x2fd2218, 0x2fd2420
  0x2fd2218: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x205e7b8, 0x2fd46b0, undef:i64
    0x2fd46b0: i64 = add 0x2fd2760, 0x2fd4648
      0x2fd2760: i64 = bitcast 0x2fd2558
        0x2fd2558: v2i32 = BUILD_VECTOR 0x2fd2350, 0x2fd24f0
          0x2fd2350: i32 = extract_vector_elt 0x2fd4988, Constant:i32&lt;2&gt;
            0x2fd4988: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x205e7b8, 0x2fd26f8, undef:i64
              0x2fd26f8: i64 = AssertAlign 0x2fd2aa0
                0x2fd2aa0: i64,ch = CopyFromReg 0x205e7b8, Register:i64 %3
                  0x2fd4168: i64 = Register %3
              0x2fd2148: i64 = undef
            0x2fd2968: i32 = Constant&lt;2&gt;
          0x2fd24f0: i32 = extract_vector_elt 0x2fd4988, Constant:i32&lt;3&gt;
            0x2fd4988: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x205e7b8, 0x2fd26f8, undef:i64
              0x2fd26f8: i64 = AssertAlign 0x2fd2aa0
                0x2fd2aa0: i64,ch = CopyFromReg 0x205e7b8, Register:i64 %3
                  0x2fd4168: i64 = Register %3
              0x2fd2148: i64 = undef
            0x2fd2488: i32 = Constant&lt;3&gt;
      0x2fd4648: i64 = shl 0x2fd20e0, Constant:i32&lt;1&gt;
        0x2fd20e0: i64,i1 = MAD_U64_U32 0x2fd2de0, 0x2fd25c0, 0x2fd4510
          0x2fd2de0: i32 = and 0x2fd2d10, Constant:i32&lt;65535&gt;
            0x2fd2d10: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x205e7b8, 0x2fd2ca8, undef:i64
              0x2fd2ca8: i64 = add nuw 0x2fd2bd8, Constant:i64&lt;4&gt;
                0x2fd2bd8: i64 = AssertAlign 0x2fd4b28
                  0x2fd4b28: i64,ch = CopyFromReg 0x205e7b8, Register:i64 %2

                0x2fd2c40: i64 = Constant&lt;4&gt;
              0x2fd2148: i64 = undef
            0x2fd2d78: i32 = Constant&lt;65535&gt;
          0x2fd25c0: i32,ch = CopyFromReg 0x205e7b8, Register:i32 %4
            0x2fd42a0: i32 = Register %4
          0x2fd4510: i64 = add nuw nsw 0x2fd22e8, 0x2fd44a8
            0x2fd22e8: i64 = zero_extend 0x2fd47e8
              0x2fd47e8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x205e7b8, 0x2fd2f18, undef:i64
                0x2fd2f18: i64 = add 0x2fd4030, Constant:i64&lt;28&gt;
                  0x2fd4030: i64 = AssertAlign 0x2fd2aa0

                  0x2fd4ac0: i64 = Constant&lt;28&gt;
                0x2fd2148: i64 = undef
            0x2fd44a8: i64 = zero_extend 0x2fd4238
              0x2fd4238: i32 = AssertZext 0x2fd2a38, ValueType:ch:i10
                0x2fd2a38: i32,ch = CopyFromReg 0x205e7b8, Register:i32 %0
                  0x2fd4370: i32 = Register %0
        0x2fd2898: i32 = Constant&lt;1&gt;
    0x2fd2148: i64 = undef
  0x2fd2420: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x205e7b8, 0x2fd4780, undef:i64
    0x2fd4780: i64 = add 0x2fd2280, 0x2fd4648
      0x2fd2280: i64 = bitcast 0x2fd29d0
        0x2fd29d0: v2i32 = BUILD_VECTOR 0x2fd4098, 0x2fd2900
          0x2fd4098: i32 = extract_vector_elt 0x2fd21b0, Constant:i32&lt;0&gt;
            0x2fd21b0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x205e7b8, 0x2fd2078, undef:i64
              0x2fd2078: i64 = add nuw 0x2fd26f8, Constant:i64&lt;16&gt;
                0x2fd26f8: i64 = AssertAlign 0x2fd2aa0
                  0x2fd2aa0: i64,ch = CopyFromReg 0x205e7b8, Register:i64 %3

                0x2fd2010: i64 = Constant&lt;16&gt;
              0x2fd2148: i64 = undef
            0x2fd27c8: i32 = Constant&lt;0&gt;
          0x2fd2900: i32 = extract_vector_elt 0x2fd21b0, Constant:i32&lt;1&gt;
            0x2fd21b0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x205e7b8, 0x2fd2078, undef:i64
              0x2fd2078: i64 = add nuw 0x2fd26f8, Constant:i64&lt;16&gt;
                0x2fd26f8: i64 = AssertAlign 0x2fd2aa0
                  0x2fd2aa0: i64,ch = CopyFromReg 0x205e7b8, Register:i64 %3

                0x2fd2010: i64 = Constant&lt;16&gt;
              0x2fd2148: i64 = undef
            0x2fd2898: i32 = Constant&lt;1&gt;
      0x2fd4648: i64 = shl 0x2fd20e0, Constant:i32&lt;1&gt;
        0x2fd20e0: i64,i1 = MAD_U64_U32 0x2fd2de0, 0x2fd25c0, 0x2fd4510
          0x2fd2de0: i32 = and 0x2fd2d10, Constant:i32&lt;65535&gt;
            0x2fd2d10: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x205e7b8, 0x2fd2ca8, undef:i64
              0x2fd2ca8: i64 = add nuw 0x2fd2bd8, Constant:i64&lt;4&gt;
                0x2fd2bd8: i64 = AssertAlign 0x2fd4b28
                  0x2fd4b28: i64,ch = CopyFromReg 0x205e7b8, Register:i64 %2

                0x2fd2c40: i64 = Constant&lt;4&gt;
              0x2fd2148: i64 = undef
            0x2fd2d78: i32 = Constant&lt;65535&gt;
          0x2fd25c0: i32,ch = CopyFromReg 0x205e7b8, Register:i32 %4
            0x2fd42a0: i32 = Register %4
          0x2fd4510: i64 = add nuw nsw 0x2fd22e8, 0x2fd44a8
            0x2fd22e8: i64 = zero_extend 0x2fd47e8
              0x2fd47e8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x205e7b8, 0x2fd2f18, undef:i64
                0x2fd2f18: i64 = add 0x2fd4030, Constant:i64&lt;28&gt;
                  0x2fd4030: i64 = AssertAlign 0x2fd2aa0

                  0x2fd4ac0: i64 = Constant&lt;28&gt;
                0x2fd2148: i64 = undef
            0x2fd44a8: i64 = zero_extend 0x2fd4238
              0x2fd4238: i32 = AssertZext 0x2fd2a38, ValueType:ch:i10
                0x2fd2a38: i32,ch = CopyFromReg 0x205e7b8, Register:i32 %0
                  0x2fd4370: i32 = Register %0
        0x2fd2898: i32 = Constant&lt;1&gt;
    0x2fd2148: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
