/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire [30:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [30:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [18:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_7z & celloutsig_0_12z);
  assign celloutsig_1_4z = !(celloutsig_1_2z[2] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_10z);
  assign celloutsig_0_10z = ~celloutsig_0_1z[8];
  assign celloutsig_1_1z = ~((in_data[180] | celloutsig_1_0z) & celloutsig_1_0z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_21z[16:10], celloutsig_0_15z };
  assign celloutsig_1_2z = { in_data[157:154], celloutsig_1_1z } / { 1'h1, in_data[118:117], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_19z = { in_data[155:139], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_14z } == { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[16:8], celloutsig_1_5z } === { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_14z } >= { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_29z = { celloutsig_0_13z[5:0], celloutsig_0_23z } >= { celloutsig_0_14z[5:3], celloutsig_0_8z, _00_ };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } && { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z } && { in_data[171:164], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_12z = celloutsig_0_3z[12:6] && { celloutsig_0_6z[11:6], celloutsig_0_11z };
  assign celloutsig_1_9z = ! { in_data[188:176], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_5z = ! in_data[91:83];
  assign celloutsig_0_30z = ! { in_data[81], celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_6z = in_data[42:31] % { 1'h1, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[55:44] % { 1'h1, in_data[54:45], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_0z ? in_data[35:27] : in_data[63:55];
  assign celloutsig_0_14z = celloutsig_0_8z ? { in_data[23:19], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z } : { celloutsig_0_9z[10:4], celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_1z[11] ? in_data[57:27] : { in_data[45:29], celloutsig_0_0z, 1'h0, celloutsig_0_1z[10:0], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[191:187], celloutsig_1_1z, celloutsig_1_0z } != in_data[136:130];
  assign celloutsig_1_13z = { celloutsig_1_2z[3:0], celloutsig_1_10z } != { in_data[154:151], celloutsig_1_12z };
  assign celloutsig_0_7z = { celloutsig_0_2z[17:14], celloutsig_0_0z } != celloutsig_0_1z[8:4];
  assign celloutsig_0_8z = celloutsig_0_1z[10:7] !== celloutsig_0_2z[26:23];
  assign celloutsig_1_14z = celloutsig_1_3z[5:2] | { in_data[155:154], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_13z = celloutsig_0_3z[18:11] | celloutsig_0_4z[8:1];
  assign celloutsig_1_7z = ^ { celloutsig_1_3z[22:14], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_15z = ^ { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_16z = ^ { celloutsig_1_3z[19:8], celloutsig_1_5z };
  assign celloutsig_0_24z = ^ { celloutsig_0_17z[8:2], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[187:164], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[142:118], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_2z[20:8], celloutsig_0_11z } >> { celloutsig_0_9z[9:5], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_23z = celloutsig_0_21z[19:14] >> { celloutsig_0_9z[11:7], celloutsig_0_7z };
  assign celloutsig_0_3z = { in_data[92:76], celloutsig_0_0z, celloutsig_0_0z } << in_data[53:35];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_8z } << in_data[89:77];
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_13z } << { celloutsig_0_3z[13:6], celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_9z[5], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_18z } - celloutsig_0_2z;
  assign celloutsig_0_0z = ~((in_data[61] & in_data[94]) | in_data[8]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_0z) | celloutsig_1_4z);
  assign celloutsig_1_0z = ~((in_data[189] & in_data[146]) | in_data[119]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
