#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018ff8961a80 .scope module, "activation_lrelu_batch" "activation_lrelu_batch" 2 82;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 64 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_0000018ff87f42c0 .param/l "ALPHA" 0 2 86, C4<00011010>;
P_0000018ff87f42f8 .param/l "ALPHA_BITS" 0 2 85, +C4<00000000000000000000000000001000>;
P_0000018ff87f4330 .param/l "BATCH_SIZE" 0 2 84, +C4<00000000000000000000000000000100>;
P_0000018ff87f4368 .param/l "DATA_WIDTH" 0 2 83, +C4<00000000000000000000000000010000>;
o0000018ff8a2f3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8983fe0_0 .net "clk", 0 0, o0000018ff8a2f3d8;  0 drivers
o0000018ff8a30068 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018ff8984bc0_0 .net/s "data_in", 63 0, o0000018ff8a30068;  0 drivers
v0000018ff89841c0_0 .net/s "data_out", 63 0, L_0000018ff8a92810;  1 drivers
o0000018ff8a2f4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff89852a0_0 .net "rst_n", 0 0, o0000018ff8a2f4f8;  0 drivers
o0000018ff8a2f558 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8984d00_0 .net "valid_in", 0 0, o0000018ff8a2f558;  0 drivers
v0000018ff8985480_0 .net "valid_out", 0 0, L_0000018ff8a912d0;  1 drivers
v0000018ff8984da0_0 .net "valid_out_arr", 3 0, L_0000018ff8a91230;  1 drivers
L_0000018ff8a91c30 .part o0000018ff8a30068, 0, 16;
L_0000018ff8a91ff0 .part o0000018ff8a30068, 16, 16;
L_0000018ff8a924f0 .part o0000018ff8a30068, 32, 16;
L_0000018ff8a926d0 .part o0000018ff8a30068, 48, 16;
L_0000018ff8a92810 .concat8 [ 16 16 16 16], v0000018ff8a0dcc0_0, v0000018ff8a0e440_0, v0000018ff8a0d040_0, v0000018ff8983e00_0;
L_0000018ff8a91230 .concat8 [ 1 1 1 1], v0000018ff8a0ebc0_0, v0000018ff8a0eda0_0, v0000018ff8a0e1c0_0, v0000018ff89844e0_0;
L_0000018ff8a912d0 .part L_0000018ff8a91230, 0, 1;
S_0000018ff88c68b0 .scope generate, "gen_lrelu[0]" "gen_lrelu[0]" 2 100, 2 100 0, S_0000018ff8961a80;
 .timescale -9 -12;
P_0000018ff89bbbb0 .param/l "i" 0 2 100, +C4<00>;
S_0000018ff88c6a40 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_0000018ff88c68b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_0000018ff8a271e0 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_0000018ff8a27218 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_0000018ff8a27250 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0000018ff8a27288 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v0000018ff8a0db80_0 .net/s *"_ivl_2", 23 0, L_0000018ff8a91a50;  1 drivers
L_0000018ff8ad0088 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0000018ff8a0e120_0 .net/2s *"_ivl_4", 23 0, L_0000018ff8ad0088;  1 drivers
v0000018ff8a0e6c0_0 .net "clk", 0 0, o0000018ff8a2f3d8;  alias, 0 drivers
v0000018ff8a0e8a0_0 .net/s "data_in", 15 0, L_0000018ff8a91c30;  1 drivers
v0000018ff8a0dea0_0 .net/s "data_out", 15 0, v0000018ff8a0dcc0_0;  1 drivers
v0000018ff8a0dc20_0 .net "is_negative", 0 0, L_0000018ff8a91d70;  1 drivers
v0000018ff8a0eb20_0 .net/s "leaky_result", 15 0, L_0000018ff8a92450;  1 drivers
v0000018ff8a0d9a0_0 .net/s "result", 15 0, L_0000018ff8a91cd0;  1 drivers
v0000018ff8a0d0e0_0 .net "rst_n", 0 0, o0000018ff8a2f4f8;  alias, 0 drivers
v0000018ff8a0e940_0 .net/s "scaled", 23 0, L_0000018ff8a921d0;  1 drivers
v0000018ff8a0ec60_0 .net "valid_in", 0 0, o0000018ff8a2f558;  alias, 0 drivers
v0000018ff8a0df40_0 .net "valid_out", 0 0, v0000018ff8a0ebc0_0;  1 drivers
L_0000018ff8a91d70 .part L_0000018ff8a91c30, 15, 1;
L_0000018ff8a91a50 .extend/s 24, L_0000018ff8a91c30;
L_0000018ff8a921d0 .arith/mult 24, L_0000018ff8a91a50, L_0000018ff8ad0088;
L_0000018ff8a92450 .part L_0000018ff8a921d0, 8, 16;
L_0000018ff8a91cd0 .functor MUXZ 16, L_0000018ff8a91c30, L_0000018ff8a92450, L_0000018ff8a91d70, C4<>;
S_0000018ff889a370 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_0000018ff88c6a40;
 .timescale -9 -12;
v0000018ff8a0dcc0_0 .var/s "data_out_reg", 15 0;
v0000018ff8a0ebc0_0 .var "valid_out_reg", 0 0;
E_0000018ff89bbbf0/0 .event negedge, v0000018ff8a0d0e0_0;
E_0000018ff89bbbf0/1 .event posedge, v0000018ff8a0e6c0_0;
E_0000018ff89bbbf0 .event/or E_0000018ff89bbbf0/0, E_0000018ff89bbbf0/1;
S_0000018ff889a500 .scope generate, "gen_lrelu[1]" "gen_lrelu[1]" 2 100, 2 100 0, S_0000018ff8961a80;
 .timescale -9 -12;
P_0000018ff89bb9f0 .param/l "i" 0 2 100, +C4<01>;
S_0000018ff88d9520 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_0000018ff889a500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_0000018ff8a07910 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_0000018ff8a07948 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_0000018ff8a07980 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0000018ff8a079b8 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v0000018ff8a0cf00_0 .net/s *"_ivl_2", 23 0, L_0000018ff8a91eb0;  1 drivers
L_0000018ff8ad00d0 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0000018ff8a0d720_0 .net/2s *"_ivl_4", 23 0, L_0000018ff8ad00d0;  1 drivers
v0000018ff8a0dd60_0 .net "clk", 0 0, o0000018ff8a2f3d8;  alias, 0 drivers
v0000018ff8a0e9e0_0 .net/s "data_in", 15 0, L_0000018ff8a91ff0;  1 drivers
v0000018ff8a0e620_0 .net/s "data_out", 15 0, v0000018ff8a0e440_0;  1 drivers
v0000018ff8a0cfa0_0 .net "is_negative", 0 0, L_0000018ff8a92270;  1 drivers
v0000018ff8a0d4a0_0 .net/s "leaky_result", 15 0, L_0000018ff8a92770;  1 drivers
v0000018ff8a0e080_0 .net/s "result", 15 0, L_0000018ff8a92310;  1 drivers
v0000018ff8a0e760_0 .net "rst_n", 0 0, o0000018ff8a2f4f8;  alias, 0 drivers
v0000018ff8a0d2c0_0 .net/s "scaled", 23 0, L_0000018ff8a91f50;  1 drivers
v0000018ff8a0da40_0 .net "valid_in", 0 0, o0000018ff8a2f558;  alias, 0 drivers
v0000018ff8a0e800_0 .net "valid_out", 0 0, v0000018ff8a0eda0_0;  1 drivers
L_0000018ff8a92270 .part L_0000018ff8a91ff0, 15, 1;
L_0000018ff8a91eb0 .extend/s 24, L_0000018ff8a91ff0;
L_0000018ff8a91f50 .arith/mult 24, L_0000018ff8a91eb0, L_0000018ff8ad00d0;
L_0000018ff8a92770 .part L_0000018ff8a91f50, 8, 16;
L_0000018ff8a92310 .functor MUXZ 16, L_0000018ff8a91ff0, L_0000018ff8a92770, L_0000018ff8a92270, C4<>;
S_0000018ff88d96b0 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_0000018ff88d9520;
 .timescale -9 -12;
v0000018ff8a0e440_0 .var/s "data_out_reg", 15 0;
v0000018ff8a0eda0_0 .var "valid_out_reg", 0 0;
S_0000018ff8826050 .scope generate, "gen_lrelu[2]" "gen_lrelu[2]" 2 100, 2 100 0, S_0000018ff8961a80;
 .timescale -9 -12;
P_0000018ff89bbc70 .param/l "i" 0 2 100, +C4<010>;
S_0000018ff88261e0 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_0000018ff8826050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_0000018ff8a03650 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_0000018ff8a03688 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_0000018ff8a036c0 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0000018ff8a036f8 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v0000018ff8a0e300_0 .net/s *"_ivl_2", 23 0, L_0000018ff8a923b0;  1 drivers
L_0000018ff8ad0118 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0000018ff8a0d360_0 .net/2s *"_ivl_4", 23 0, L_0000018ff8ad0118;  1 drivers
v0000018ff8a0de00_0 .net "clk", 0 0, o0000018ff8a2f3d8;  alias, 0 drivers
v0000018ff8a0e260_0 .net/s "data_in", 15 0, L_0000018ff8a924f0;  1 drivers
v0000018ff8a0d860_0 .net/s "data_out", 15 0, v0000018ff8a0d040_0;  1 drivers
v0000018ff8a0e3a0_0 .net "is_negative", 0 0, L_0000018ff8a91370;  1 drivers
v0000018ff8a0d400_0 .net/s "leaky_result", 15 0, L_0000018ff8a92090;  1 drivers
v0000018ff8a0d540_0 .net/s "result", 15 0, L_0000018ff8a91190;  1 drivers
v0000018ff8a0d5e0_0 .net "rst_n", 0 0, o0000018ff8a2f4f8;  alias, 0 drivers
v0000018ff8a0d7c0_0 .net/s "scaled", 23 0, L_0000018ff8a91410;  1 drivers
v0000018ff8983cc0_0 .net "valid_in", 0 0, o0000018ff8a2f558;  alias, 0 drivers
v0000018ff8983d60_0 .net "valid_out", 0 0, v0000018ff8a0e1c0_0;  1 drivers
L_0000018ff8a91370 .part L_0000018ff8a924f0, 15, 1;
L_0000018ff8a923b0 .extend/s 24, L_0000018ff8a924f0;
L_0000018ff8a91410 .arith/mult 24, L_0000018ff8a923b0, L_0000018ff8ad0118;
L_0000018ff8a92090 .part L_0000018ff8a91410, 8, 16;
L_0000018ff8a91190 .functor MUXZ 16, L_0000018ff8a924f0, L_0000018ff8a92090, L_0000018ff8a91370, C4<>;
S_0000018ff8897550 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_0000018ff88261e0;
 .timescale -9 -12;
v0000018ff8a0d040_0 .var/s "data_out_reg", 15 0;
v0000018ff8a0e1c0_0 .var "valid_out_reg", 0 0;
S_0000018ff88976e0 .scope generate, "gen_lrelu[3]" "gen_lrelu[3]" 2 100, 2 100 0, S_0000018ff8961a80;
 .timescale -9 -12;
P_0000018ff88d1910 .param/l "i" 0 2 100, +C4<011>;
S_0000018ff8a83ba0 .scope module, "u_lrelu" "activation_lrelu" 2 106, 2 14 0, S_0000018ff88976e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_0000018ff8897870 .param/l "ALPHA" 0 2 17, C4<00011010>;
P_0000018ff88978a8 .param/l "ALPHA_BITS" 0 2 16, +C4<00000000000000000000000000001000>;
P_0000018ff88978e0 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0000018ff8897918 .param/l "PIPELINED" 0 2 18, +C4<00000000000000000000000000000001>;
v0000018ff89849e0_0 .net/s *"_ivl_2", 23 0, L_0000018ff8a92590;  1 drivers
L_0000018ff8ad0160 .functor BUFT 1, C4<000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0000018ff8984800_0 .net/2s *"_ivl_4", 23 0, L_0000018ff8ad0160;  1 drivers
v0000018ff8984b20_0 .net "clk", 0 0, o0000018ff8a2f3d8;  alias, 0 drivers
v0000018ff89853e0_0 .net/s "data_in", 15 0, L_0000018ff8a926d0;  1 drivers
v0000018ff8984580_0 .net/s "data_out", 15 0, v0000018ff8983e00_0;  1 drivers
v0000018ff89850c0_0 .net "is_negative", 0 0, L_0000018ff8a92130;  1 drivers
v0000018ff8984260_0 .net/s "leaky_result", 15 0, L_0000018ff8a915f0;  1 drivers
v0000018ff8985520_0 .net/s "result", 15 0, L_0000018ff8a92630;  1 drivers
v0000018ff8984620_0 .net "rst_n", 0 0, o0000018ff8a2f4f8;  alias, 0 drivers
v0000018ff8985340_0 .net/s "scaled", 23 0, L_0000018ff8a91870;  1 drivers
v0000018ff8983ea0_0 .net "valid_in", 0 0, o0000018ff8a2f558;  alias, 0 drivers
v0000018ff8983f40_0 .net "valid_out", 0 0, v0000018ff89844e0_0;  1 drivers
L_0000018ff8a92130 .part L_0000018ff8a926d0, 15, 1;
L_0000018ff8a92590 .extend/s 24, L_0000018ff8a926d0;
L_0000018ff8a91870 .arith/mult 24, L_0000018ff8a92590, L_0000018ff8ad0160;
L_0000018ff8a915f0 .part L_0000018ff8a91870, 8, 16;
L_0000018ff8a92630 .functor MUXZ 16, L_0000018ff8a926d0, L_0000018ff8a915f0, L_0000018ff8a92130, C4<>;
S_0000018ff8a84050 .scope generate, "gen_pipelined" "gen_pipelined" 2 51, 2 51 0, S_0000018ff8a83ba0;
 .timescale -9 -12;
v0000018ff8983e00_0 .var/s "data_out_reg", 15 0;
v0000018ff89844e0_0 .var "valid_out_reg", 0 0;
S_0000018ff895d5d0 .scope module, "activation_tanh" "activation_tanh" 3 18;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_0000018ff8a03b00 .param/l "DATA_WIDTH" 0 3 19, +C4<00000000000000000000000000010000>;
P_0000018ff8a03b38 .param/l "LUT_DEPTH" 0 3 21, +C4<00000000000000000000000100000000>;
P_0000018ff8a03b70 .param/l "PIPELINED" 0 3 22, +C4<00000000000000000000000000000001>;
P_0000018ff8a03ba8 .param/l "USE_LUT" 0 3 20, +C4<00000000000000000000000000000001>;
o0000018ff8a33608 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff894a6a0_0 .net "clk", 0 0, o0000018ff8a33608;  0 drivers
o0000018ff8a33638 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000018ff894ac40_0 .net/s "data_in", 15 0, o0000018ff8a33638;  0 drivers
v0000018ff894ae20_0 .net/s "data_out", 15 0, L_0000018ff8a0c700;  1 drivers
o0000018ff8a33698 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff894a060_0 .net "rst_n", 0 0, o0000018ff8a33698;  0 drivers
o0000018ff8a336c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff894a2e0_0 .net "valid_in", 0 0, o0000018ff8a336c8;  0 drivers
v0000018ff894a560_0 .net "valid_out", 0 0, L_0000018ff8a0c9a0;  1 drivers
L_0000018ff8a914b0 .part o0000018ff8a33638, 15, 1;
S_0000018ff8a841e0 .scope generate, "gen_lut" "gen_lut" 3 36, 3 36 0, S_0000018ff895d5d0;
 .timescale -9 -12;
L_0000018ff8a0c5b0 .functor NOT 16, o0000018ff8a33638, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000018ff8a0c380 .functor NOT 16, v0000018ff89a70c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000018ff8984c60_0 .net *"_ivl_1", 15 0, L_0000018ff8a0c5b0;  1 drivers
v0000018ff8984e40_0 .net *"_ivl_10", 3 0, L_0000018ff8aa4bc0;  1 drivers
v0000018ff8984f80_0 .net *"_ivl_11", 31 0, L_0000018ff8aa37c0;  1 drivers
L_0000018ff8ad01f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff89a6580_0 .net *"_ivl_14", 27 0, L_0000018ff8ad01f0;  1 drivers
L_0000018ff8ad0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff89a77a0_0 .net/2u *"_ivl_15", 31 0, L_0000018ff8ad0238;  1 drivers
L_0000018ff8ad0280 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000018ff89a72a0_0 .net/2u *"_ivl_19", 7 0, L_0000018ff8ad0280;  1 drivers
v0000018ff89a7200_0 .net *"_ivl_22", 7 0, L_0000018ff8aa3ae0;  1 drivers
v0000018ff89a6620_0 .net *"_ivl_25", 15 0, L_0000018ff8a0c380;  1 drivers
L_0000018ff8ad02c8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018ff89a7ac0_0 .net/2u *"_ivl_27", 15 0, L_0000018ff8ad02c8;  1 drivers
v0000018ff89a6da0_0 .net *"_ivl_29", 15 0, L_0000018ff8aa3cc0;  1 drivers
L_0000018ff8ad01a8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018ff89a6f80_0 .net/2s *"_ivl_3", 15 0, L_0000018ff8ad01a8;  1 drivers
v0000018ff89a7ca0_0 .net/s *"_ivl_5", 15 0, L_0000018ff8a91550;  1 drivers
v0000018ff89a6760_0 .net "abs_input", 15 0, L_0000018ff8a91690;  1 drivers
v0000018ff89a6a80_0 .net "is_negative", 0 0, L_0000018ff8a914b0;  1 drivers
v0000018ff89a7de0_0 .net "lut_addr", 7 0, L_0000018ff8aa2fa0;  1 drivers
v0000018ff89a70c0_0 .var "lut_value", 15 0;
v0000018ff89a7340_0 .net/s "result", 15 0, L_0000018ff8aa3400;  1 drivers
v0000018ff89a73e0_0 .net "saturated", 0 0, L_0000018ff8aa4ee0;  1 drivers
v0000018ff89a78e0 .array "tanh_lut", 255 0, 15 0;
v0000018ff89a78e0_0 .array/port v0000018ff89a78e0, 0;
v0000018ff89a78e0_1 .array/port v0000018ff89a78e0, 1;
v0000018ff89a78e0_2 .array/port v0000018ff89a78e0, 2;
E_0000018ff88d1190/0 .event anyedge, v0000018ff89a7de0_0, v0000018ff89a78e0_0, v0000018ff89a78e0_1, v0000018ff89a78e0_2;
v0000018ff89a78e0_3 .array/port v0000018ff89a78e0, 3;
v0000018ff89a78e0_4 .array/port v0000018ff89a78e0, 4;
v0000018ff89a78e0_5 .array/port v0000018ff89a78e0, 5;
v0000018ff89a78e0_6 .array/port v0000018ff89a78e0, 6;
E_0000018ff88d1190/1 .event anyedge, v0000018ff89a78e0_3, v0000018ff89a78e0_4, v0000018ff89a78e0_5, v0000018ff89a78e0_6;
v0000018ff89a78e0_7 .array/port v0000018ff89a78e0, 7;
v0000018ff89a78e0_8 .array/port v0000018ff89a78e0, 8;
v0000018ff89a78e0_9 .array/port v0000018ff89a78e0, 9;
v0000018ff89a78e0_10 .array/port v0000018ff89a78e0, 10;
E_0000018ff88d1190/2 .event anyedge, v0000018ff89a78e0_7, v0000018ff89a78e0_8, v0000018ff89a78e0_9, v0000018ff89a78e0_10;
v0000018ff89a78e0_11 .array/port v0000018ff89a78e0, 11;
v0000018ff89a78e0_12 .array/port v0000018ff89a78e0, 12;
v0000018ff89a78e0_13 .array/port v0000018ff89a78e0, 13;
v0000018ff89a78e0_14 .array/port v0000018ff89a78e0, 14;
E_0000018ff88d1190/3 .event anyedge, v0000018ff89a78e0_11, v0000018ff89a78e0_12, v0000018ff89a78e0_13, v0000018ff89a78e0_14;
v0000018ff89a78e0_15 .array/port v0000018ff89a78e0, 15;
v0000018ff89a78e0_16 .array/port v0000018ff89a78e0, 16;
v0000018ff89a78e0_17 .array/port v0000018ff89a78e0, 17;
v0000018ff89a78e0_18 .array/port v0000018ff89a78e0, 18;
E_0000018ff88d1190/4 .event anyedge, v0000018ff89a78e0_15, v0000018ff89a78e0_16, v0000018ff89a78e0_17, v0000018ff89a78e0_18;
v0000018ff89a78e0_19 .array/port v0000018ff89a78e0, 19;
v0000018ff89a78e0_20 .array/port v0000018ff89a78e0, 20;
v0000018ff89a78e0_21 .array/port v0000018ff89a78e0, 21;
v0000018ff89a78e0_22 .array/port v0000018ff89a78e0, 22;
E_0000018ff88d1190/5 .event anyedge, v0000018ff89a78e0_19, v0000018ff89a78e0_20, v0000018ff89a78e0_21, v0000018ff89a78e0_22;
v0000018ff89a78e0_23 .array/port v0000018ff89a78e0, 23;
v0000018ff89a78e0_24 .array/port v0000018ff89a78e0, 24;
v0000018ff89a78e0_25 .array/port v0000018ff89a78e0, 25;
v0000018ff89a78e0_26 .array/port v0000018ff89a78e0, 26;
E_0000018ff88d1190/6 .event anyedge, v0000018ff89a78e0_23, v0000018ff89a78e0_24, v0000018ff89a78e0_25, v0000018ff89a78e0_26;
v0000018ff89a78e0_27 .array/port v0000018ff89a78e0, 27;
v0000018ff89a78e0_28 .array/port v0000018ff89a78e0, 28;
v0000018ff89a78e0_29 .array/port v0000018ff89a78e0, 29;
v0000018ff89a78e0_30 .array/port v0000018ff89a78e0, 30;
E_0000018ff88d1190/7 .event anyedge, v0000018ff89a78e0_27, v0000018ff89a78e0_28, v0000018ff89a78e0_29, v0000018ff89a78e0_30;
v0000018ff89a78e0_31 .array/port v0000018ff89a78e0, 31;
v0000018ff89a78e0_32 .array/port v0000018ff89a78e0, 32;
v0000018ff89a78e0_33 .array/port v0000018ff89a78e0, 33;
v0000018ff89a78e0_34 .array/port v0000018ff89a78e0, 34;
E_0000018ff88d1190/8 .event anyedge, v0000018ff89a78e0_31, v0000018ff89a78e0_32, v0000018ff89a78e0_33, v0000018ff89a78e0_34;
v0000018ff89a78e0_35 .array/port v0000018ff89a78e0, 35;
v0000018ff89a78e0_36 .array/port v0000018ff89a78e0, 36;
v0000018ff89a78e0_37 .array/port v0000018ff89a78e0, 37;
v0000018ff89a78e0_38 .array/port v0000018ff89a78e0, 38;
E_0000018ff88d1190/9 .event anyedge, v0000018ff89a78e0_35, v0000018ff89a78e0_36, v0000018ff89a78e0_37, v0000018ff89a78e0_38;
v0000018ff89a78e0_39 .array/port v0000018ff89a78e0, 39;
v0000018ff89a78e0_40 .array/port v0000018ff89a78e0, 40;
v0000018ff89a78e0_41 .array/port v0000018ff89a78e0, 41;
v0000018ff89a78e0_42 .array/port v0000018ff89a78e0, 42;
E_0000018ff88d1190/10 .event anyedge, v0000018ff89a78e0_39, v0000018ff89a78e0_40, v0000018ff89a78e0_41, v0000018ff89a78e0_42;
v0000018ff89a78e0_43 .array/port v0000018ff89a78e0, 43;
v0000018ff89a78e0_44 .array/port v0000018ff89a78e0, 44;
v0000018ff89a78e0_45 .array/port v0000018ff89a78e0, 45;
v0000018ff89a78e0_46 .array/port v0000018ff89a78e0, 46;
E_0000018ff88d1190/11 .event anyedge, v0000018ff89a78e0_43, v0000018ff89a78e0_44, v0000018ff89a78e0_45, v0000018ff89a78e0_46;
v0000018ff89a78e0_47 .array/port v0000018ff89a78e0, 47;
v0000018ff89a78e0_48 .array/port v0000018ff89a78e0, 48;
v0000018ff89a78e0_49 .array/port v0000018ff89a78e0, 49;
v0000018ff89a78e0_50 .array/port v0000018ff89a78e0, 50;
E_0000018ff88d1190/12 .event anyedge, v0000018ff89a78e0_47, v0000018ff89a78e0_48, v0000018ff89a78e0_49, v0000018ff89a78e0_50;
v0000018ff89a78e0_51 .array/port v0000018ff89a78e0, 51;
v0000018ff89a78e0_52 .array/port v0000018ff89a78e0, 52;
v0000018ff89a78e0_53 .array/port v0000018ff89a78e0, 53;
v0000018ff89a78e0_54 .array/port v0000018ff89a78e0, 54;
E_0000018ff88d1190/13 .event anyedge, v0000018ff89a78e0_51, v0000018ff89a78e0_52, v0000018ff89a78e0_53, v0000018ff89a78e0_54;
v0000018ff89a78e0_55 .array/port v0000018ff89a78e0, 55;
v0000018ff89a78e0_56 .array/port v0000018ff89a78e0, 56;
v0000018ff89a78e0_57 .array/port v0000018ff89a78e0, 57;
v0000018ff89a78e0_58 .array/port v0000018ff89a78e0, 58;
E_0000018ff88d1190/14 .event anyedge, v0000018ff89a78e0_55, v0000018ff89a78e0_56, v0000018ff89a78e0_57, v0000018ff89a78e0_58;
v0000018ff89a78e0_59 .array/port v0000018ff89a78e0, 59;
v0000018ff89a78e0_60 .array/port v0000018ff89a78e0, 60;
v0000018ff89a78e0_61 .array/port v0000018ff89a78e0, 61;
v0000018ff89a78e0_62 .array/port v0000018ff89a78e0, 62;
E_0000018ff88d1190/15 .event anyedge, v0000018ff89a78e0_59, v0000018ff89a78e0_60, v0000018ff89a78e0_61, v0000018ff89a78e0_62;
v0000018ff89a78e0_63 .array/port v0000018ff89a78e0, 63;
v0000018ff89a78e0_64 .array/port v0000018ff89a78e0, 64;
v0000018ff89a78e0_65 .array/port v0000018ff89a78e0, 65;
v0000018ff89a78e0_66 .array/port v0000018ff89a78e0, 66;
E_0000018ff88d1190/16 .event anyedge, v0000018ff89a78e0_63, v0000018ff89a78e0_64, v0000018ff89a78e0_65, v0000018ff89a78e0_66;
v0000018ff89a78e0_67 .array/port v0000018ff89a78e0, 67;
v0000018ff89a78e0_68 .array/port v0000018ff89a78e0, 68;
v0000018ff89a78e0_69 .array/port v0000018ff89a78e0, 69;
v0000018ff89a78e0_70 .array/port v0000018ff89a78e0, 70;
E_0000018ff88d1190/17 .event anyedge, v0000018ff89a78e0_67, v0000018ff89a78e0_68, v0000018ff89a78e0_69, v0000018ff89a78e0_70;
v0000018ff89a78e0_71 .array/port v0000018ff89a78e0, 71;
v0000018ff89a78e0_72 .array/port v0000018ff89a78e0, 72;
v0000018ff89a78e0_73 .array/port v0000018ff89a78e0, 73;
v0000018ff89a78e0_74 .array/port v0000018ff89a78e0, 74;
E_0000018ff88d1190/18 .event anyedge, v0000018ff89a78e0_71, v0000018ff89a78e0_72, v0000018ff89a78e0_73, v0000018ff89a78e0_74;
v0000018ff89a78e0_75 .array/port v0000018ff89a78e0, 75;
v0000018ff89a78e0_76 .array/port v0000018ff89a78e0, 76;
v0000018ff89a78e0_77 .array/port v0000018ff89a78e0, 77;
v0000018ff89a78e0_78 .array/port v0000018ff89a78e0, 78;
E_0000018ff88d1190/19 .event anyedge, v0000018ff89a78e0_75, v0000018ff89a78e0_76, v0000018ff89a78e0_77, v0000018ff89a78e0_78;
v0000018ff89a78e0_79 .array/port v0000018ff89a78e0, 79;
v0000018ff89a78e0_80 .array/port v0000018ff89a78e0, 80;
v0000018ff89a78e0_81 .array/port v0000018ff89a78e0, 81;
v0000018ff89a78e0_82 .array/port v0000018ff89a78e0, 82;
E_0000018ff88d1190/20 .event anyedge, v0000018ff89a78e0_79, v0000018ff89a78e0_80, v0000018ff89a78e0_81, v0000018ff89a78e0_82;
v0000018ff89a78e0_83 .array/port v0000018ff89a78e0, 83;
v0000018ff89a78e0_84 .array/port v0000018ff89a78e0, 84;
v0000018ff89a78e0_85 .array/port v0000018ff89a78e0, 85;
v0000018ff89a78e0_86 .array/port v0000018ff89a78e0, 86;
E_0000018ff88d1190/21 .event anyedge, v0000018ff89a78e0_83, v0000018ff89a78e0_84, v0000018ff89a78e0_85, v0000018ff89a78e0_86;
v0000018ff89a78e0_87 .array/port v0000018ff89a78e0, 87;
v0000018ff89a78e0_88 .array/port v0000018ff89a78e0, 88;
v0000018ff89a78e0_89 .array/port v0000018ff89a78e0, 89;
v0000018ff89a78e0_90 .array/port v0000018ff89a78e0, 90;
E_0000018ff88d1190/22 .event anyedge, v0000018ff89a78e0_87, v0000018ff89a78e0_88, v0000018ff89a78e0_89, v0000018ff89a78e0_90;
v0000018ff89a78e0_91 .array/port v0000018ff89a78e0, 91;
v0000018ff89a78e0_92 .array/port v0000018ff89a78e0, 92;
v0000018ff89a78e0_93 .array/port v0000018ff89a78e0, 93;
v0000018ff89a78e0_94 .array/port v0000018ff89a78e0, 94;
E_0000018ff88d1190/23 .event anyedge, v0000018ff89a78e0_91, v0000018ff89a78e0_92, v0000018ff89a78e0_93, v0000018ff89a78e0_94;
v0000018ff89a78e0_95 .array/port v0000018ff89a78e0, 95;
v0000018ff89a78e0_96 .array/port v0000018ff89a78e0, 96;
v0000018ff89a78e0_97 .array/port v0000018ff89a78e0, 97;
v0000018ff89a78e0_98 .array/port v0000018ff89a78e0, 98;
E_0000018ff88d1190/24 .event anyedge, v0000018ff89a78e0_95, v0000018ff89a78e0_96, v0000018ff89a78e0_97, v0000018ff89a78e0_98;
v0000018ff89a78e0_99 .array/port v0000018ff89a78e0, 99;
v0000018ff89a78e0_100 .array/port v0000018ff89a78e0, 100;
v0000018ff89a78e0_101 .array/port v0000018ff89a78e0, 101;
v0000018ff89a78e0_102 .array/port v0000018ff89a78e0, 102;
E_0000018ff88d1190/25 .event anyedge, v0000018ff89a78e0_99, v0000018ff89a78e0_100, v0000018ff89a78e0_101, v0000018ff89a78e0_102;
v0000018ff89a78e0_103 .array/port v0000018ff89a78e0, 103;
v0000018ff89a78e0_104 .array/port v0000018ff89a78e0, 104;
v0000018ff89a78e0_105 .array/port v0000018ff89a78e0, 105;
v0000018ff89a78e0_106 .array/port v0000018ff89a78e0, 106;
E_0000018ff88d1190/26 .event anyedge, v0000018ff89a78e0_103, v0000018ff89a78e0_104, v0000018ff89a78e0_105, v0000018ff89a78e0_106;
v0000018ff89a78e0_107 .array/port v0000018ff89a78e0, 107;
v0000018ff89a78e0_108 .array/port v0000018ff89a78e0, 108;
v0000018ff89a78e0_109 .array/port v0000018ff89a78e0, 109;
v0000018ff89a78e0_110 .array/port v0000018ff89a78e0, 110;
E_0000018ff88d1190/27 .event anyedge, v0000018ff89a78e0_107, v0000018ff89a78e0_108, v0000018ff89a78e0_109, v0000018ff89a78e0_110;
v0000018ff89a78e0_111 .array/port v0000018ff89a78e0, 111;
v0000018ff89a78e0_112 .array/port v0000018ff89a78e0, 112;
v0000018ff89a78e0_113 .array/port v0000018ff89a78e0, 113;
v0000018ff89a78e0_114 .array/port v0000018ff89a78e0, 114;
E_0000018ff88d1190/28 .event anyedge, v0000018ff89a78e0_111, v0000018ff89a78e0_112, v0000018ff89a78e0_113, v0000018ff89a78e0_114;
v0000018ff89a78e0_115 .array/port v0000018ff89a78e0, 115;
v0000018ff89a78e0_116 .array/port v0000018ff89a78e0, 116;
v0000018ff89a78e0_117 .array/port v0000018ff89a78e0, 117;
v0000018ff89a78e0_118 .array/port v0000018ff89a78e0, 118;
E_0000018ff88d1190/29 .event anyedge, v0000018ff89a78e0_115, v0000018ff89a78e0_116, v0000018ff89a78e0_117, v0000018ff89a78e0_118;
v0000018ff89a78e0_119 .array/port v0000018ff89a78e0, 119;
v0000018ff89a78e0_120 .array/port v0000018ff89a78e0, 120;
v0000018ff89a78e0_121 .array/port v0000018ff89a78e0, 121;
v0000018ff89a78e0_122 .array/port v0000018ff89a78e0, 122;
E_0000018ff88d1190/30 .event anyedge, v0000018ff89a78e0_119, v0000018ff89a78e0_120, v0000018ff89a78e0_121, v0000018ff89a78e0_122;
v0000018ff89a78e0_123 .array/port v0000018ff89a78e0, 123;
v0000018ff89a78e0_124 .array/port v0000018ff89a78e0, 124;
v0000018ff89a78e0_125 .array/port v0000018ff89a78e0, 125;
v0000018ff89a78e0_126 .array/port v0000018ff89a78e0, 126;
E_0000018ff88d1190/31 .event anyedge, v0000018ff89a78e0_123, v0000018ff89a78e0_124, v0000018ff89a78e0_125, v0000018ff89a78e0_126;
v0000018ff89a78e0_127 .array/port v0000018ff89a78e0, 127;
v0000018ff89a78e0_128 .array/port v0000018ff89a78e0, 128;
v0000018ff89a78e0_129 .array/port v0000018ff89a78e0, 129;
v0000018ff89a78e0_130 .array/port v0000018ff89a78e0, 130;
E_0000018ff88d1190/32 .event anyedge, v0000018ff89a78e0_127, v0000018ff89a78e0_128, v0000018ff89a78e0_129, v0000018ff89a78e0_130;
v0000018ff89a78e0_131 .array/port v0000018ff89a78e0, 131;
v0000018ff89a78e0_132 .array/port v0000018ff89a78e0, 132;
v0000018ff89a78e0_133 .array/port v0000018ff89a78e0, 133;
v0000018ff89a78e0_134 .array/port v0000018ff89a78e0, 134;
E_0000018ff88d1190/33 .event anyedge, v0000018ff89a78e0_131, v0000018ff89a78e0_132, v0000018ff89a78e0_133, v0000018ff89a78e0_134;
v0000018ff89a78e0_135 .array/port v0000018ff89a78e0, 135;
v0000018ff89a78e0_136 .array/port v0000018ff89a78e0, 136;
v0000018ff89a78e0_137 .array/port v0000018ff89a78e0, 137;
v0000018ff89a78e0_138 .array/port v0000018ff89a78e0, 138;
E_0000018ff88d1190/34 .event anyedge, v0000018ff89a78e0_135, v0000018ff89a78e0_136, v0000018ff89a78e0_137, v0000018ff89a78e0_138;
v0000018ff89a78e0_139 .array/port v0000018ff89a78e0, 139;
v0000018ff89a78e0_140 .array/port v0000018ff89a78e0, 140;
v0000018ff89a78e0_141 .array/port v0000018ff89a78e0, 141;
v0000018ff89a78e0_142 .array/port v0000018ff89a78e0, 142;
E_0000018ff88d1190/35 .event anyedge, v0000018ff89a78e0_139, v0000018ff89a78e0_140, v0000018ff89a78e0_141, v0000018ff89a78e0_142;
v0000018ff89a78e0_143 .array/port v0000018ff89a78e0, 143;
v0000018ff89a78e0_144 .array/port v0000018ff89a78e0, 144;
v0000018ff89a78e0_145 .array/port v0000018ff89a78e0, 145;
v0000018ff89a78e0_146 .array/port v0000018ff89a78e0, 146;
E_0000018ff88d1190/36 .event anyedge, v0000018ff89a78e0_143, v0000018ff89a78e0_144, v0000018ff89a78e0_145, v0000018ff89a78e0_146;
v0000018ff89a78e0_147 .array/port v0000018ff89a78e0, 147;
v0000018ff89a78e0_148 .array/port v0000018ff89a78e0, 148;
v0000018ff89a78e0_149 .array/port v0000018ff89a78e0, 149;
v0000018ff89a78e0_150 .array/port v0000018ff89a78e0, 150;
E_0000018ff88d1190/37 .event anyedge, v0000018ff89a78e0_147, v0000018ff89a78e0_148, v0000018ff89a78e0_149, v0000018ff89a78e0_150;
v0000018ff89a78e0_151 .array/port v0000018ff89a78e0, 151;
v0000018ff89a78e0_152 .array/port v0000018ff89a78e0, 152;
v0000018ff89a78e0_153 .array/port v0000018ff89a78e0, 153;
v0000018ff89a78e0_154 .array/port v0000018ff89a78e0, 154;
E_0000018ff88d1190/38 .event anyedge, v0000018ff89a78e0_151, v0000018ff89a78e0_152, v0000018ff89a78e0_153, v0000018ff89a78e0_154;
v0000018ff89a78e0_155 .array/port v0000018ff89a78e0, 155;
v0000018ff89a78e0_156 .array/port v0000018ff89a78e0, 156;
v0000018ff89a78e0_157 .array/port v0000018ff89a78e0, 157;
v0000018ff89a78e0_158 .array/port v0000018ff89a78e0, 158;
E_0000018ff88d1190/39 .event anyedge, v0000018ff89a78e0_155, v0000018ff89a78e0_156, v0000018ff89a78e0_157, v0000018ff89a78e0_158;
v0000018ff89a78e0_159 .array/port v0000018ff89a78e0, 159;
v0000018ff89a78e0_160 .array/port v0000018ff89a78e0, 160;
v0000018ff89a78e0_161 .array/port v0000018ff89a78e0, 161;
v0000018ff89a78e0_162 .array/port v0000018ff89a78e0, 162;
E_0000018ff88d1190/40 .event anyedge, v0000018ff89a78e0_159, v0000018ff89a78e0_160, v0000018ff89a78e0_161, v0000018ff89a78e0_162;
v0000018ff89a78e0_163 .array/port v0000018ff89a78e0, 163;
v0000018ff89a78e0_164 .array/port v0000018ff89a78e0, 164;
v0000018ff89a78e0_165 .array/port v0000018ff89a78e0, 165;
v0000018ff89a78e0_166 .array/port v0000018ff89a78e0, 166;
E_0000018ff88d1190/41 .event anyedge, v0000018ff89a78e0_163, v0000018ff89a78e0_164, v0000018ff89a78e0_165, v0000018ff89a78e0_166;
v0000018ff89a78e0_167 .array/port v0000018ff89a78e0, 167;
v0000018ff89a78e0_168 .array/port v0000018ff89a78e0, 168;
v0000018ff89a78e0_169 .array/port v0000018ff89a78e0, 169;
v0000018ff89a78e0_170 .array/port v0000018ff89a78e0, 170;
E_0000018ff88d1190/42 .event anyedge, v0000018ff89a78e0_167, v0000018ff89a78e0_168, v0000018ff89a78e0_169, v0000018ff89a78e0_170;
v0000018ff89a78e0_171 .array/port v0000018ff89a78e0, 171;
v0000018ff89a78e0_172 .array/port v0000018ff89a78e0, 172;
v0000018ff89a78e0_173 .array/port v0000018ff89a78e0, 173;
v0000018ff89a78e0_174 .array/port v0000018ff89a78e0, 174;
E_0000018ff88d1190/43 .event anyedge, v0000018ff89a78e0_171, v0000018ff89a78e0_172, v0000018ff89a78e0_173, v0000018ff89a78e0_174;
v0000018ff89a78e0_175 .array/port v0000018ff89a78e0, 175;
v0000018ff89a78e0_176 .array/port v0000018ff89a78e0, 176;
v0000018ff89a78e0_177 .array/port v0000018ff89a78e0, 177;
v0000018ff89a78e0_178 .array/port v0000018ff89a78e0, 178;
E_0000018ff88d1190/44 .event anyedge, v0000018ff89a78e0_175, v0000018ff89a78e0_176, v0000018ff89a78e0_177, v0000018ff89a78e0_178;
v0000018ff89a78e0_179 .array/port v0000018ff89a78e0, 179;
v0000018ff89a78e0_180 .array/port v0000018ff89a78e0, 180;
v0000018ff89a78e0_181 .array/port v0000018ff89a78e0, 181;
v0000018ff89a78e0_182 .array/port v0000018ff89a78e0, 182;
E_0000018ff88d1190/45 .event anyedge, v0000018ff89a78e0_179, v0000018ff89a78e0_180, v0000018ff89a78e0_181, v0000018ff89a78e0_182;
v0000018ff89a78e0_183 .array/port v0000018ff89a78e0, 183;
v0000018ff89a78e0_184 .array/port v0000018ff89a78e0, 184;
v0000018ff89a78e0_185 .array/port v0000018ff89a78e0, 185;
v0000018ff89a78e0_186 .array/port v0000018ff89a78e0, 186;
E_0000018ff88d1190/46 .event anyedge, v0000018ff89a78e0_183, v0000018ff89a78e0_184, v0000018ff89a78e0_185, v0000018ff89a78e0_186;
v0000018ff89a78e0_187 .array/port v0000018ff89a78e0, 187;
v0000018ff89a78e0_188 .array/port v0000018ff89a78e0, 188;
v0000018ff89a78e0_189 .array/port v0000018ff89a78e0, 189;
v0000018ff89a78e0_190 .array/port v0000018ff89a78e0, 190;
E_0000018ff88d1190/47 .event anyedge, v0000018ff89a78e0_187, v0000018ff89a78e0_188, v0000018ff89a78e0_189, v0000018ff89a78e0_190;
v0000018ff89a78e0_191 .array/port v0000018ff89a78e0, 191;
v0000018ff89a78e0_192 .array/port v0000018ff89a78e0, 192;
v0000018ff89a78e0_193 .array/port v0000018ff89a78e0, 193;
v0000018ff89a78e0_194 .array/port v0000018ff89a78e0, 194;
E_0000018ff88d1190/48 .event anyedge, v0000018ff89a78e0_191, v0000018ff89a78e0_192, v0000018ff89a78e0_193, v0000018ff89a78e0_194;
v0000018ff89a78e0_195 .array/port v0000018ff89a78e0, 195;
v0000018ff89a78e0_196 .array/port v0000018ff89a78e0, 196;
v0000018ff89a78e0_197 .array/port v0000018ff89a78e0, 197;
v0000018ff89a78e0_198 .array/port v0000018ff89a78e0, 198;
E_0000018ff88d1190/49 .event anyedge, v0000018ff89a78e0_195, v0000018ff89a78e0_196, v0000018ff89a78e0_197, v0000018ff89a78e0_198;
v0000018ff89a78e0_199 .array/port v0000018ff89a78e0, 199;
v0000018ff89a78e0_200 .array/port v0000018ff89a78e0, 200;
v0000018ff89a78e0_201 .array/port v0000018ff89a78e0, 201;
v0000018ff89a78e0_202 .array/port v0000018ff89a78e0, 202;
E_0000018ff88d1190/50 .event anyedge, v0000018ff89a78e0_199, v0000018ff89a78e0_200, v0000018ff89a78e0_201, v0000018ff89a78e0_202;
v0000018ff89a78e0_203 .array/port v0000018ff89a78e0, 203;
v0000018ff89a78e0_204 .array/port v0000018ff89a78e0, 204;
v0000018ff89a78e0_205 .array/port v0000018ff89a78e0, 205;
v0000018ff89a78e0_206 .array/port v0000018ff89a78e0, 206;
E_0000018ff88d1190/51 .event anyedge, v0000018ff89a78e0_203, v0000018ff89a78e0_204, v0000018ff89a78e0_205, v0000018ff89a78e0_206;
v0000018ff89a78e0_207 .array/port v0000018ff89a78e0, 207;
v0000018ff89a78e0_208 .array/port v0000018ff89a78e0, 208;
v0000018ff89a78e0_209 .array/port v0000018ff89a78e0, 209;
v0000018ff89a78e0_210 .array/port v0000018ff89a78e0, 210;
E_0000018ff88d1190/52 .event anyedge, v0000018ff89a78e0_207, v0000018ff89a78e0_208, v0000018ff89a78e0_209, v0000018ff89a78e0_210;
v0000018ff89a78e0_211 .array/port v0000018ff89a78e0, 211;
v0000018ff89a78e0_212 .array/port v0000018ff89a78e0, 212;
v0000018ff89a78e0_213 .array/port v0000018ff89a78e0, 213;
v0000018ff89a78e0_214 .array/port v0000018ff89a78e0, 214;
E_0000018ff88d1190/53 .event anyedge, v0000018ff89a78e0_211, v0000018ff89a78e0_212, v0000018ff89a78e0_213, v0000018ff89a78e0_214;
v0000018ff89a78e0_215 .array/port v0000018ff89a78e0, 215;
v0000018ff89a78e0_216 .array/port v0000018ff89a78e0, 216;
v0000018ff89a78e0_217 .array/port v0000018ff89a78e0, 217;
v0000018ff89a78e0_218 .array/port v0000018ff89a78e0, 218;
E_0000018ff88d1190/54 .event anyedge, v0000018ff89a78e0_215, v0000018ff89a78e0_216, v0000018ff89a78e0_217, v0000018ff89a78e0_218;
v0000018ff89a78e0_219 .array/port v0000018ff89a78e0, 219;
v0000018ff89a78e0_220 .array/port v0000018ff89a78e0, 220;
v0000018ff89a78e0_221 .array/port v0000018ff89a78e0, 221;
v0000018ff89a78e0_222 .array/port v0000018ff89a78e0, 222;
E_0000018ff88d1190/55 .event anyedge, v0000018ff89a78e0_219, v0000018ff89a78e0_220, v0000018ff89a78e0_221, v0000018ff89a78e0_222;
v0000018ff89a78e0_223 .array/port v0000018ff89a78e0, 223;
v0000018ff89a78e0_224 .array/port v0000018ff89a78e0, 224;
v0000018ff89a78e0_225 .array/port v0000018ff89a78e0, 225;
v0000018ff89a78e0_226 .array/port v0000018ff89a78e0, 226;
E_0000018ff88d1190/56 .event anyedge, v0000018ff89a78e0_223, v0000018ff89a78e0_224, v0000018ff89a78e0_225, v0000018ff89a78e0_226;
v0000018ff89a78e0_227 .array/port v0000018ff89a78e0, 227;
v0000018ff89a78e0_228 .array/port v0000018ff89a78e0, 228;
v0000018ff89a78e0_229 .array/port v0000018ff89a78e0, 229;
v0000018ff89a78e0_230 .array/port v0000018ff89a78e0, 230;
E_0000018ff88d1190/57 .event anyedge, v0000018ff89a78e0_227, v0000018ff89a78e0_228, v0000018ff89a78e0_229, v0000018ff89a78e0_230;
v0000018ff89a78e0_231 .array/port v0000018ff89a78e0, 231;
v0000018ff89a78e0_232 .array/port v0000018ff89a78e0, 232;
v0000018ff89a78e0_233 .array/port v0000018ff89a78e0, 233;
v0000018ff89a78e0_234 .array/port v0000018ff89a78e0, 234;
E_0000018ff88d1190/58 .event anyedge, v0000018ff89a78e0_231, v0000018ff89a78e0_232, v0000018ff89a78e0_233, v0000018ff89a78e0_234;
v0000018ff89a78e0_235 .array/port v0000018ff89a78e0, 235;
v0000018ff89a78e0_236 .array/port v0000018ff89a78e0, 236;
v0000018ff89a78e0_237 .array/port v0000018ff89a78e0, 237;
v0000018ff89a78e0_238 .array/port v0000018ff89a78e0, 238;
E_0000018ff88d1190/59 .event anyedge, v0000018ff89a78e0_235, v0000018ff89a78e0_236, v0000018ff89a78e0_237, v0000018ff89a78e0_238;
v0000018ff89a78e0_239 .array/port v0000018ff89a78e0, 239;
v0000018ff89a78e0_240 .array/port v0000018ff89a78e0, 240;
v0000018ff89a78e0_241 .array/port v0000018ff89a78e0, 241;
v0000018ff89a78e0_242 .array/port v0000018ff89a78e0, 242;
E_0000018ff88d1190/60 .event anyedge, v0000018ff89a78e0_239, v0000018ff89a78e0_240, v0000018ff89a78e0_241, v0000018ff89a78e0_242;
v0000018ff89a78e0_243 .array/port v0000018ff89a78e0, 243;
v0000018ff89a78e0_244 .array/port v0000018ff89a78e0, 244;
v0000018ff89a78e0_245 .array/port v0000018ff89a78e0, 245;
v0000018ff89a78e0_246 .array/port v0000018ff89a78e0, 246;
E_0000018ff88d1190/61 .event anyedge, v0000018ff89a78e0_243, v0000018ff89a78e0_244, v0000018ff89a78e0_245, v0000018ff89a78e0_246;
v0000018ff89a78e0_247 .array/port v0000018ff89a78e0, 247;
v0000018ff89a78e0_248 .array/port v0000018ff89a78e0, 248;
v0000018ff89a78e0_249 .array/port v0000018ff89a78e0, 249;
v0000018ff89a78e0_250 .array/port v0000018ff89a78e0, 250;
E_0000018ff88d1190/62 .event anyedge, v0000018ff89a78e0_247, v0000018ff89a78e0_248, v0000018ff89a78e0_249, v0000018ff89a78e0_250;
v0000018ff89a78e0_251 .array/port v0000018ff89a78e0, 251;
v0000018ff89a78e0_252 .array/port v0000018ff89a78e0, 252;
v0000018ff89a78e0_253 .array/port v0000018ff89a78e0, 253;
v0000018ff89a78e0_254 .array/port v0000018ff89a78e0, 254;
E_0000018ff88d1190/63 .event anyedge, v0000018ff89a78e0_251, v0000018ff89a78e0_252, v0000018ff89a78e0_253, v0000018ff89a78e0_254;
v0000018ff89a78e0_255 .array/port v0000018ff89a78e0, 255;
E_0000018ff88d1190/64 .event anyedge, v0000018ff89a78e0_255;
E_0000018ff88d1190 .event/or E_0000018ff88d1190/0, E_0000018ff88d1190/1, E_0000018ff88d1190/2, E_0000018ff88d1190/3, E_0000018ff88d1190/4, E_0000018ff88d1190/5, E_0000018ff88d1190/6, E_0000018ff88d1190/7, E_0000018ff88d1190/8, E_0000018ff88d1190/9, E_0000018ff88d1190/10, E_0000018ff88d1190/11, E_0000018ff88d1190/12, E_0000018ff88d1190/13, E_0000018ff88d1190/14, E_0000018ff88d1190/15, E_0000018ff88d1190/16, E_0000018ff88d1190/17, E_0000018ff88d1190/18, E_0000018ff88d1190/19, E_0000018ff88d1190/20, E_0000018ff88d1190/21, E_0000018ff88d1190/22, E_0000018ff88d1190/23, E_0000018ff88d1190/24, E_0000018ff88d1190/25, E_0000018ff88d1190/26, E_0000018ff88d1190/27, E_0000018ff88d1190/28, E_0000018ff88d1190/29, E_0000018ff88d1190/30, E_0000018ff88d1190/31, E_0000018ff88d1190/32, E_0000018ff88d1190/33, E_0000018ff88d1190/34, E_0000018ff88d1190/35, E_0000018ff88d1190/36, E_0000018ff88d1190/37, E_0000018ff88d1190/38, E_0000018ff88d1190/39, E_0000018ff88d1190/40, E_0000018ff88d1190/41, E_0000018ff88d1190/42, E_0000018ff88d1190/43, E_0000018ff88d1190/44, E_0000018ff88d1190/45, E_0000018ff88d1190/46, E_0000018ff88d1190/47, E_0000018ff88d1190/48, E_0000018ff88d1190/49, E_0000018ff88d1190/50, E_0000018ff88d1190/51, E_0000018ff88d1190/52, E_0000018ff88d1190/53, E_0000018ff88d1190/54, E_0000018ff88d1190/55, E_0000018ff88d1190/56, E_0000018ff88d1190/57, E_0000018ff88d1190/58, E_0000018ff88d1190/59, E_0000018ff88d1190/60, E_0000018ff88d1190/61, E_0000018ff88d1190/62, E_0000018ff88d1190/63, E_0000018ff88d1190/64;
L_0000018ff8a91550 .arith/sum 16, L_0000018ff8a0c5b0, L_0000018ff8ad01a8;
L_0000018ff8a91690 .functor MUXZ 16, o0000018ff8a33638, L_0000018ff8a91550, L_0000018ff8a914b0, C4<>;
L_0000018ff8aa4bc0 .part L_0000018ff8a91690, 12, 4;
L_0000018ff8aa37c0 .concat [ 4 28 0 0], L_0000018ff8aa4bc0, L_0000018ff8ad01f0;
L_0000018ff8aa4ee0 .cmp/ne 32, L_0000018ff8aa37c0, L_0000018ff8ad0238;
L_0000018ff8aa3ae0 .part L_0000018ff8a91690, 4, 8;
L_0000018ff8aa2fa0 .functor MUXZ 8, L_0000018ff8aa3ae0, L_0000018ff8ad0280, L_0000018ff8aa4ee0, C4<>;
L_0000018ff8aa3cc0 .arith/sum 16, L_0000018ff8a0c380, L_0000018ff8ad02c8;
L_0000018ff8aa3400 .functor MUXZ 16, v0000018ff89a70c0_0, L_0000018ff8aa3cc0, L_0000018ff8a914b0, C4<>;
S_0000018ff8a83d30 .scope generate, "gen_pipe" "gen_pipe" 3 126, 3 126 0, S_0000018ff8a841e0;
 .timescale -9 -12;
L_0000018ff8a0c700 .functor BUFZ 16, v0000018ff8985660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000018ff8a0c9a0 .functor BUFZ 1, v0000018ff8984300_0, C4<0>, C4<0>, C4<0>;
v0000018ff8985660_0 .var/s "data_out_reg", 15 0;
v0000018ff8984300_0 .var "valid_out_reg", 0 0;
E_0000018ff88d11d0/0 .event negedge, v0000018ff894a060_0;
E_0000018ff88d11d0/1 .event posedge, v0000018ff894a6a0_0;
E_0000018ff88d11d0 .event/or E_0000018ff88d11d0/0, E_0000018ff88d11d0/1;
S_0000018ff8a075f0 .scope module, "avg_pool" "avg_pool" 4 185;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_in";
    .port_info 6 /OUTPUT 16 "data_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_out";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_0000018ff8986210 .param/l "ACC_WIDTH" 0 4 187, +C4<00000000000000000000000000100000>;
P_0000018ff8986248 .param/l "CHANNELS" 0 4 188, +C4<00000000000000000000000000010000>;
P_0000018ff8986280 .param/l "DATA_WIDTH" 0 4 186, +C4<00000000000000000000000000010000>;
P_0000018ff89862b8 .param/l "FRAME_LEN" 0 4 189, +C4<00000000000000000000000000000100>;
P_0000018ff89862f0 .param/l "SHIFT" 1 4 208, +C4<00000000000000000000000000000010>;
L_0000018ff8a0b0b0 .functor BUFZ 1, L_0000018ff8a0b5f0, C4<0>, C4<0>, C4<0>;
L_0000018ff8a0bc80 .functor BUFZ 1, L_0000018ff8aa4580, C4<0>, C4<0>, C4<0>;
v0000018ff8a84480_0 .net "busy", 0 0, L_0000018ff8a0b0b0;  1 drivers
o0000018ff8a33bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a845c0_0 .net "clk", 0 0, o0000018ff8a33bd8;  0 drivers
o0000018ff8a33c38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000018ff8a84f20_0 .net/s "data_in", 15 0, o0000018ff8a33c38;  0 drivers
v0000018ff8a85420_0 .var/s "data_out", 15 0;
v0000018ff8a84700_0 .net "done", 0 0, L_0000018ff8a0bc80;  1 drivers
v0000018ff8a84fc0_0 .net "ready_in", 0 0, L_0000018ff8aa52a0;  1 drivers
o0000018ff8a33db8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a847a0_0 .net "ready_out", 0 0, o0000018ff8a33db8;  0 drivers
o0000018ff8a33de8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a85a60_0 .net "rst_n", 0 0, o0000018ff8a33de8;  0 drivers
o0000018ff8a33e48 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a85740_0 .net "start", 0 0, o0000018ff8a33e48;  0 drivers
v0000018ff8a85880_0 .net "sum_busy", 0 0, L_0000018ff8a0b5f0;  1 drivers
v0000018ff8a84840_0 .net "sum_done", 0 0, L_0000018ff8aa4580;  1 drivers
v0000018ff8a848e0_0 .net/s "sum_out", 15 0, v0000018ff8a852e0_0;  1 drivers
v0000018ff8a84980_0 .net "sum_valid", 0 0, v0000018ff8a84de0_0;  1 drivers
o0000018ff8a33ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a851a0_0 .net "valid_in", 0 0, o0000018ff8a33ea8;  0 drivers
v0000018ff8a85240_0 .var "valid_out", 0 0;
E_0000018ff88d1690 .event anyedge, v0000018ff8a852e0_0, v0000018ff8a84de0_0;
S_0000018ff8a83a10 .scope module, "u_sum" "sum_pool" 4 220, 4 14 0, S_0000018ff8a075f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 1 "ready_in";
    .port_info 6 /OUTPUT 16 "data_out";
    .port_info 7 /OUTPUT 1 "valid_out";
    .port_info 8 /INPUT 1 "ready_out";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_0000018ff88d8090 .param/l "ACC_WIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
P_0000018ff88d80c8 .param/l "CHANNELS" 0 4 17, +C4<00000000000000000000000000010000>;
P_0000018ff88d8100 .param/l "DATA_WIDTH" 0 4 15, +C4<00000000000000000000000000010000>;
P_0000018ff88d8138 .param/l "FRAME_LEN" 0 4 18, +C4<00000000000000000000000000000100>;
P_0000018ff88d8170 .param/l "ST_ACC" 1 4 43, C4<01>;
P_0000018ff88d81a8 .param/l "ST_DONE" 1 4 45, C4<11>;
P_0000018ff88d81e0 .param/l "ST_IDLE" 1 4 42, C4<00>;
P_0000018ff88d8218 .param/l "ST_OUTPUT" 1 4 44, C4<10>;
L_0000018ff8a0bf90 .functor BUFZ 32, L_0000018ff8aa3f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ff8a0b5f0 .functor AND 1, L_0000018ff8aa5520, L_0000018ff8aa4f80, C4<1>, C4<1>;
v0000018ff8952850_0 .net *"_ivl_0", 31 0, L_0000018ff8aa3f40;  1 drivers
v0000018ff8951770_0 .net *"_ivl_10", 0 0, L_0000018ff8aa39a0;  1 drivers
L_0000018ff8ad03a0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0000018ff8952a30_0 .net/2u *"_ivl_12", 15 0, L_0000018ff8ad03a0;  1 drivers
L_0000018ff8ad03e8 .functor BUFT 1, C4<11111111111111111000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8951810_0 .net/2s *"_ivl_14", 31 0, L_0000018ff8ad03e8;  1 drivers
v0000018ff8a84520_0 .net *"_ivl_16", 0 0, L_0000018ff8aa50c0;  1 drivers
L_0000018ff8ad0430 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a859c0_0 .net/2u *"_ivl_18", 15 0, L_0000018ff8ad0430;  1 drivers
v0000018ff8a84e80_0 .net *"_ivl_2", 5 0, L_0000018ff8aa35e0;  1 drivers
v0000018ff8a854c0_0 .net *"_ivl_21", 15 0, L_0000018ff8aa3220;  1 drivers
v0000018ff8a84a20_0 .net *"_ivl_22", 15 0, L_0000018ff8aa3680;  1 drivers
L_0000018ff8ad0478 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86140_0 .net/2u *"_ivl_26", 1 0, L_0000018ff8ad0478;  1 drivers
L_0000018ff8ad04c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ff8a85060_0 .net/2u *"_ivl_30", 1 0, L_0000018ff8ad04c0;  1 drivers
v0000018ff8a84ac0_0 .net *"_ivl_32", 0 0, L_0000018ff8aa5520;  1 drivers
L_0000018ff8ad0508 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000018ff8a861e0_0 .net/2u *"_ivl_34", 1 0, L_0000018ff8ad0508;  1 drivers
v0000018ff8a84b60_0 .net *"_ivl_36", 0 0, L_0000018ff8aa4f80;  1 drivers
L_0000018ff8ad0550 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000018ff8a85560_0 .net/2u *"_ivl_40", 1 0, L_0000018ff8ad0550;  1 drivers
L_0000018ff8ad0310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ff8a85ba0_0 .net *"_ivl_5", 1 0, L_0000018ff8ad0310;  1 drivers
L_0000018ff8ad0358 .functor BUFT 1, C4<00000000000000000111111111111111>, C4<0>, C4<0>, C4<0>;
v0000018ff8a84d40_0 .net/2s *"_ivl_8", 31 0, L_0000018ff8ad0358;  1 drivers
v0000018ff8a85ce0 .array/s "accumulators", 15 0, 31 0;
v0000018ff8a84660_0 .net "busy", 0 0, L_0000018ff8a0b5f0;  alias, 1 drivers
v0000018ff8a85d80_0 .var "ch_cnt", 3 0;
v0000018ff8a85600_0 .net "clk", 0 0, o0000018ff8a33bd8;  alias, 0 drivers
v0000018ff8a857e0_0 .net/s "current_acc", 31 0, L_0000018ff8a0bf90;  1 drivers
v0000018ff8a84c00_0 .net/s "data_in", 15 0, o0000018ff8a33c38;  alias, 0 drivers
v0000018ff8a852e0_0 .var/s "data_out", 15 0;
v0000018ff8a860a0_0 .net "done", 0 0, L_0000018ff8aa4580;  alias, 1 drivers
v0000018ff8a85c40_0 .var/i "i", 31 0;
v0000018ff8a85100_0 .var "next_state", 1 0;
v0000018ff8a85380_0 .var "out_cnt", 3 0;
v0000018ff8a85f60_0 .var "pos_cnt", 1 0;
v0000018ff8a86280_0 .net "ready_in", 0 0, L_0000018ff8aa52a0;  alias, 1 drivers
v0000018ff8a856a0_0 .net "ready_out", 0 0, o0000018ff8a33db8;  alias, 0 drivers
v0000018ff8a84ca0_0 .net "rst_n", 0 0, o0000018ff8a33de8;  alias, 0 drivers
v0000018ff8a85e20_0 .net/s "saturated_out", 15 0, L_0000018ff8aa4800;  1 drivers
v0000018ff8a85ec0_0 .net "start", 0 0, o0000018ff8a33e48;  alias, 0 drivers
v0000018ff8a86000_0 .var "state", 1 0;
v0000018ff8a843e0_0 .net "valid_in", 0 0, o0000018ff8a33ea8;  alias, 0 drivers
v0000018ff8a84de0_0 .var "valid_out", 0 0;
E_0000018ff88d1410 .event anyedge, v0000018ff8a86000_0, v0000018ff8a85e20_0;
E_0000018ff88d1750/0 .event negedge, v0000018ff8a84ca0_0;
E_0000018ff88d1750/1 .event posedge, v0000018ff8a85600_0;
E_0000018ff88d1750 .event/or E_0000018ff88d1750/0, E_0000018ff88d1750/1;
E_0000018ff88d1a10/0 .event anyedge, v0000018ff8a86000_0, v0000018ff8a85ec0_0, v0000018ff8a843e0_0, v0000018ff8a85d80_0;
E_0000018ff88d1a10/1 .event anyedge, v0000018ff8a85f60_0, v0000018ff8a856a0_0, v0000018ff8a85380_0;
E_0000018ff88d1a10 .event/or E_0000018ff88d1a10/0, E_0000018ff88d1a10/1;
L_0000018ff8aa3f40 .array/port v0000018ff8a85ce0, L_0000018ff8aa35e0;
L_0000018ff8aa35e0 .concat [ 4 2 0 0], v0000018ff8a85380_0, L_0000018ff8ad0310;
L_0000018ff8aa39a0 .cmp/gt.s 32, L_0000018ff8a0bf90, L_0000018ff8ad0358;
L_0000018ff8aa50c0 .cmp/gt.s 32, L_0000018ff8ad03e8, L_0000018ff8a0bf90;
L_0000018ff8aa3220 .part L_0000018ff8a0bf90, 0, 16;
L_0000018ff8aa3680 .functor MUXZ 16, L_0000018ff8aa3220, L_0000018ff8ad0430, L_0000018ff8aa50c0, C4<>;
L_0000018ff8aa4800 .functor MUXZ 16, L_0000018ff8aa3680, L_0000018ff8ad03a0, L_0000018ff8aa39a0, C4<>;
L_0000018ff8aa52a0 .cmp/eq 2, v0000018ff8a86000_0, L_0000018ff8ad0478;
L_0000018ff8aa5520 .cmp/ne 2, v0000018ff8a86000_0, L_0000018ff8ad04c0;
L_0000018ff8aa4f80 .cmp/ne 2, v0000018ff8a86000_0, L_0000018ff8ad0508;
L_0000018ff8aa4580 .cmp/eq 2, v0000018ff8a86000_0, L_0000018ff8ad0550;
S_0000018ff8a07780 .scope module, "conv1d_pipelined" "conv1d_pipelined" 5 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "ready_in";
    .port_info 7 /OUTPUT 16 "weight_addr";
    .port_info 8 /INPUT 32 "weight_data";
    .port_info 9 /OUTPUT 8 "bias_addr";
    .port_info 10 /INPUT 16 "bias_data";
    .port_info 11 /OUTPUT 16 "data_out";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /INPUT 1 "ready_out";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0000018ff887f840 .param/l "ACC_WIDTH" 0 5 28, +C4<00000000000000000000000000100000>;
P_0000018ff887f878 .param/l "BUFFER_DEPTH" 0 5 35, +C4<00000000000000000000000000100000>;
P_0000018ff887f8b0 .param/l "DATA_WIDTH" 0 5 26, +C4<00000000000000000000000000010000>;
P_0000018ff887f8e8 .param/l "FRAME_LEN" 0 5 29, +C4<00000000000000000000000000010000>;
P_0000018ff887f920 .param/l "IN_CH" 0 5 30, +C4<00000000000000000000000000000010>;
P_0000018ff887f958 .param/l "KERNEL_SIZE" 0 5 32, +C4<00000000000000000000000000000011>;
P_0000018ff887f990 .param/l "MAC_TREE_DEPTH" 1 5 76, +C4<00000000000000000000000000000010>;
P_0000018ff887f9c8 .param/l "NUM_MACS" 0 5 34, +C4<00000000000000000000000000000100>;
P_0000018ff887fa00 .param/l "OUT_CH" 0 5 31, +C4<00000000000000000000000000000100>;
P_0000018ff887fa38 .param/l "OUT_LEN" 1 5 69, +C4<00000000000000000000000000000000000000000000000000000000000000001000>;
P_0000018ff887fa70 .param/l "PADDED_LEN" 1 5 70, +C4<000000000000000000000000000000000000000000000000000000000000010010>;
P_0000018ff887faa8 .param/l "PADDING" 1 5 68, +C4<000000000000000000000000000000001>;
P_0000018ff887fae0 .param/l "PIPE_DEPTH" 1 5 73, +C4<00000000000000000000000000000110>;
P_0000018ff887fb18 .param/l "STRIDE" 0 5 33, +C4<00000000000000000000000000000010>;
P_0000018ff887fb50 .param/l "ST_COMPUTE" 1 5 91, C4<010>;
P_0000018ff887fb88 .param/l "ST_DONE" 1 5 93, C4<100>;
P_0000018ff887fbc0 .param/l "ST_DRAIN" 1 5 92, C4<011>;
P_0000018ff887fbf8 .param/l "ST_IDLE" 1 5 89, C4<000>;
P_0000018ff887fc30 .param/l "ST_LOAD" 1 5 90, C4<001>;
P_0000018ff887fc68 .param/l "WEIGHT_WIDTH" 0 5 27, +C4<00000000000000000000000000001000>;
L_0000018ff8a0be40 .functor BUFZ 16, v0000018ff8a89620_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000018ff8a0b660 .functor BUFZ 1, v0000018ff8a88d60_0, C4<0>, C4<0>, C4<0>;
L_0000018ff8a0c3f0 .functor AND 1, L_0000018ff8aa4260, L_0000018ff8aa3540, C4<1>, C4<1>;
L_0000018ff8ad0598 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000018ff8a85920_0 .net/2u *"_ivl_0", 2 0, L_0000018ff8ad0598;  1 drivers
v0000018ff8a85b00_0 .net *"_ivl_11", 31 0, L_0000018ff8aa4c60;  1 drivers
v0000018ff8a86fd0_0 .net *"_ivl_12", 31 0, L_0000018ff8aa2dc0;  1 drivers
L_0000018ff8ad0670 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86df0_0 .net *"_ivl_15", 29 0, L_0000018ff8ad0670;  1 drivers
v0000018ff8a86530_0 .net *"_ivl_16", 31 0, L_0000018ff8aa5020;  1 drivers
v0000018ff8a867b0_0 .net *"_ivl_20", 31 0, L_0000018ff8aa5480;  1 drivers
L_0000018ff8ad06b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a87a70_0 .net *"_ivl_23", 29 0, L_0000018ff8ad06b8;  1 drivers
L_0000018ff8ad0700 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86ad0_0 .net/2u *"_ivl_24", 31 0, L_0000018ff8ad0700;  1 drivers
v0000018ff8a880b0_0 .net *"_ivl_27", 31 0, L_0000018ff8aa4940;  1 drivers
v0000018ff8a87930_0 .net *"_ivl_28", 31 0, L_0000018ff8aa4300;  1 drivers
L_0000018ff8ad0748 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a868f0_0 .net *"_ivl_31", 30 0, L_0000018ff8ad0748;  1 drivers
L_0000018ff8ad0790 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000018ff8a88290_0 .net/2u *"_ivl_32", 31 0, L_0000018ff8ad0790;  1 drivers
v0000018ff8a87e30_0 .net *"_ivl_35", 31 0, L_0000018ff8aa5160;  1 drivers
v0000018ff8a87f70_0 .net *"_ivl_36", 31 0, L_0000018ff8aa49e0;  1 drivers
v0000018ff8a87cf0_0 .net *"_ivl_38", 31 0, L_0000018ff8aa32c0;  1 drivers
v0000018ff8a87610_0 .net *"_ivl_4", 31 0, L_0000018ff8aa48a0;  1 drivers
L_0000018ff8ad07d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86e90_0 .net *"_ivl_41", 29 0, L_0000018ff8ad07d8;  1 drivers
v0000018ff8a881f0_0 .net *"_ivl_42", 31 0, L_0000018ff8aa2e60;  1 drivers
L_0000018ff8ad0820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86b70_0 .net *"_ivl_49", 5 0, L_0000018ff8ad0820;  1 drivers
v0000018ff8a87390_0 .net *"_ivl_57", 15 0, L_0000018ff8aa3b80;  1 drivers
v0000018ff8a86f30_0 .net *"_ivl_58", 15 0, L_0000018ff8aa3e00;  1 drivers
v0000018ff8a87890_0 .net *"_ivl_60", 13 0, L_0000018ff8aa3fe0;  1 drivers
L_0000018ff8ad0868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ff8a87d90_0 .net *"_ivl_62", 1 0, L_0000018ff8ad0868;  1 drivers
v0000018ff8a87ed0_0 .net *"_ivl_65", 15 0, L_0000018ff8aa4440;  1 drivers
v0000018ff8a87b10_0 .net *"_ivl_66", 15 0, L_0000018ff8aa5200;  1 drivers
v0000018ff8a877f0_0 .net *"_ivl_68", 11 0, L_0000018ff8aa3360;  1 drivers
L_0000018ff8ad05e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86a30_0 .net *"_ivl_7", 28 0, L_0000018ff8ad05e0;  1 drivers
L_0000018ff8ad08b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a872f0_0 .net *"_ivl_70", 3 0, L_0000018ff8ad08b0;  1 drivers
v0000018ff8a88150_0 .net *"_ivl_72", 15 0, L_0000018ff8aa3860;  1 drivers
v0000018ff8a87070_0 .net *"_ivl_75", 15 0, L_0000018ff8aa53e0;  1 drivers
L_0000018ff8ad0628 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000018ff8a863f0_0 .net/2u *"_ivl_8", 31 0, L_0000018ff8ad0628;  1 drivers
L_0000018ff8ad08f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86490_0 .net/2u *"_ivl_82", 2 0, L_0000018ff8ad08f8;  1 drivers
v0000018ff8a871b0_0 .net *"_ivl_84", 0 0, L_0000018ff8aa4260;  1 drivers
L_0000018ff8ad0940 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000018ff8a865d0_0 .net/2u *"_ivl_86", 2 0, L_0000018ff8ad0940;  1 drivers
v0000018ff8a88010_0 .net *"_ivl_88", 0 0, L_0000018ff8aa3540;  1 drivers
L_0000018ff8ad0988 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000018ff8a86850_0 .net/2u *"_ivl_92", 2 0, L_0000018ff8ad0988;  1 drivers
v0000018ff8a87430 .array/s "accum_bank", 31 0, 31 0;
v0000018ff8a86990_0 .net/s "activated_value", 15 0, L_0000018ff8aa41c0;  1 drivers
v0000018ff8a87bb0_0 .net "bias_addr", 7 0, L_0000018ff8aa3d60;  1 drivers
o0000018ff8a34b08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000018ff8a874d0_0 .net "bias_data", 15 0, o0000018ff8a34b08;  0 drivers
v0000018ff8a879d0_0 .net "busy", 0 0, L_0000018ff8a0c3f0;  1 drivers
o0000018ff8a34b68 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a87110_0 .net "clk", 0 0, o0000018ff8a34b68;  0 drivers
o0000018ff8a34b98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000018ff8a87570_0 .net "data_in", 15 0, o0000018ff8a34b98;  0 drivers
v0000018ff8a87c50_0 .net "data_out", 15 0, L_0000018ff8a0be40;  1 drivers
v0000018ff8a86c10_0 .net "done", 0 0, L_0000018ff8aa4760;  1 drivers
o0000018ff8a34c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a876b0_0 .net "flush", 0 0, o0000018ff8a34c28;  0 drivers
v0000018ff8a87750_0 .var/i "i", 31 0;
v0000018ff8a86670 .array "input_buffer", 63 0, 15 0;
v0000018ff8a86710_0 .net "input_idx", 4 0, L_0000018ff8aa3720;  1 drivers
v0000018ff8a86cb0_0 .net "is_negative", 0 0, L_0000018ff8aa34a0;  1 drivers
v0000018ff8a86d50_0 .var/i "j", 31 0;
v0000018ff8a87250_0 .var "mac_in_ch", 0 0;
v0000018ff8a88720_0 .var "mac_kern", 1 0;
v0000018ff8a88400_0 .var "mac_out_ch", 1 0;
v0000018ff8a88cc0_0 .var "mac_out_pos", 2 0;
v0000018ff8a89e40_0 .var "next_state", 2 0;
v0000018ff8a88b80 .array "pipe0_data", 3 0, 15 0;
v0000018ff8a89580_0 .var "pipe0_out_ch", 1 0;
v0000018ff8a89080_0 .var "pipe0_out_pos", 2 0;
v0000018ff8a88a40_0 .var "pipe0_valid", 0 0;
v0000018ff8a89260 .array "pipe1_data", 3 0, 15 0;
v0000018ff8a88fe0_0 .var "pipe1_out_ch", 1 0;
v0000018ff8a88540_0 .var "pipe1_out_pos", 2 0;
v0000018ff8a88ae0_0 .var "pipe1_valid", 0 0;
v0000018ff8a89300 .array "pipe1_weight", 3 0, 7 0;
v0000018ff8a88c20_0 .var "pipe2_out_ch", 1 0;
v0000018ff8a898a0_0 .var "pipe2_out_pos", 2 0;
v0000018ff8a893a0 .array/s "pipe2_product", 3 0, 23 0;
v0000018ff8a8a160_0 .var "pipe2_valid", 0 0;
v0000018ff8a89440_0 .var "pipe3_out_ch", 1 0;
v0000018ff8a8a020_0 .var "pipe3_out_pos", 2 0;
v0000018ff8a8a200 .array/s "pipe3_partial", 1 0, 31 0;
v0000018ff8a88680_0 .var "pipe3_valid", 0 0;
v0000018ff8a894e0_0 .var/s "pipe4_sum", 31 0;
v0000018ff8a887c0_0 .var "pipe4_valid", 0 0;
v0000018ff8a89620_0 .var "pipe5_data", 15 0;
v0000018ff8a88d60_0 .var "pipe5_valid", 0 0;
v0000018ff8a891c0_0 .net "ready_in", 0 0, L_0000018ff8aa43a0;  1 drivers
o0000018ff8a35198 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a896c0_0 .net "ready_out", 0 0, o0000018ff8a35198;  0 drivers
o0000018ff8a351c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a88f40_0 .net "rst_n", 0 0, o0000018ff8a351c8;  0 drivers
v0000018ff8a89760_0 .net/s "stage4_sum", 31 0, L_0000018ff8aa3c20;  1 drivers
o0000018ff8a35228 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a89940_0 .net "start", 0 0, o0000018ff8a35228;  0 drivers
v0000018ff8a89800_0 .var "state", 2 0;
o0000018ff8a35288 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ff8a899e0_0 .net "valid_in", 0 0, o0000018ff8a35288;  0 drivers
v0000018ff8a89a80_0 .net "valid_out", 0 0, L_0000018ff8a0b660;  1 drivers
v0000018ff8a89ee0_0 .net "weight_addr", 15 0, L_0000018ff8aa3900;  1 drivers
o0000018ff8a35318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018ff8a89b20_0 .net "weight_data", 31 0, o0000018ff8a35318;  0 drivers
v0000018ff8a89bc0_0 .var "write_ch", 0 0;
v0000018ff8a89c60_0 .var "write_ptr", 4 0;
E_0000018ff88d1a90/0 .event negedge, v0000018ff8a88f40_0;
E_0000018ff88d1a90/1 .event posedge, v0000018ff8a87110_0;
E_0000018ff88d1a90 .event/or E_0000018ff88d1a90/0, E_0000018ff88d1a90/1;
E_0000018ff88d2510/0 .event anyedge, v0000018ff8a89800_0, v0000018ff8a89940_0, v0000018ff8a89bc0_0, v0000018ff8a89c60_0;
E_0000018ff88d2510/1 .event anyedge, v0000018ff8a899e0_0, v0000018ff8a88400_0, v0000018ff8a88cc0_0, v0000018ff8a87250_0;
E_0000018ff88d2510/2 .event anyedge, v0000018ff8a88720_0, v0000018ff8a88d60_0, v0000018ff8a887c0_0, v0000018ff8a88680_0;
E_0000018ff88d2510 .event/or E_0000018ff88d2510/0, E_0000018ff88d2510/1, E_0000018ff88d2510/2;
L_0000018ff8aa43a0 .cmp/eq 3, v0000018ff8a89800_0, L_0000018ff8ad0598;
L_0000018ff8aa48a0 .concat [ 3 29 0 0], v0000018ff8a88cc0_0, L_0000018ff8ad05e0;
L_0000018ff8aa4c60 .arith/mult 32, L_0000018ff8aa48a0, L_0000018ff8ad0628;
L_0000018ff8aa2dc0 .concat [ 2 30 0 0], v0000018ff8a88720_0, L_0000018ff8ad0670;
L_0000018ff8aa5020 .arith/sum 32, L_0000018ff8aa4c60, L_0000018ff8aa2dc0;
L_0000018ff8aa3720 .part L_0000018ff8aa5020, 0, 5;
L_0000018ff8aa5480 .concat [ 2 30 0 0], v0000018ff8a88400_0, L_0000018ff8ad06b8;
L_0000018ff8aa4940 .arith/mult 32, L_0000018ff8aa5480, L_0000018ff8ad0700;
L_0000018ff8aa4300 .concat [ 1 31 0 0], v0000018ff8a87250_0, L_0000018ff8ad0748;
L_0000018ff8aa5160 .arith/mult 32, L_0000018ff8aa4300, L_0000018ff8ad0790;
L_0000018ff8aa49e0 .arith/sum 32, L_0000018ff8aa4940, L_0000018ff8aa5160;
L_0000018ff8aa32c0 .concat [ 2 30 0 0], v0000018ff8a88720_0, L_0000018ff8ad07d8;
L_0000018ff8aa2e60 .arith/sum 32, L_0000018ff8aa49e0, L_0000018ff8aa32c0;
L_0000018ff8aa3900 .part L_0000018ff8aa2e60, 0, 16;
L_0000018ff8aa3d60 .concat [ 2 6 0 0], v0000018ff8a88400_0, L_0000018ff8ad0820;
v0000018ff8a8a200_0 .array/port v0000018ff8a8a200, 0;
v0000018ff8a8a200_1 .array/port v0000018ff8a8a200, 1;
L_0000018ff8aa3c20 .arith/sum 32, v0000018ff8a8a200_0, v0000018ff8a8a200_1;
L_0000018ff8aa34a0 .part v0000018ff8a894e0_0, 31, 1;
L_0000018ff8aa3b80 .part v0000018ff8a894e0_0, 0, 16;
L_0000018ff8aa3fe0 .part L_0000018ff8aa3b80, 2, 14;
L_0000018ff8aa3e00 .concat [ 14 2 0 0], L_0000018ff8aa3fe0, L_0000018ff8ad0868;
L_0000018ff8aa4440 .part v0000018ff8a894e0_0, 0, 16;
L_0000018ff8aa3360 .part L_0000018ff8aa4440, 4, 12;
L_0000018ff8aa5200 .concat [ 12 4 0 0], L_0000018ff8aa3360, L_0000018ff8ad08b0;
L_0000018ff8aa3860 .arith/sum 16, L_0000018ff8aa3e00, L_0000018ff8aa5200;
L_0000018ff8aa53e0 .part v0000018ff8a894e0_0, 0, 16;
L_0000018ff8aa41c0 .functor MUXZ 16, L_0000018ff8aa53e0, L_0000018ff8aa3860, L_0000018ff8aa34a0, C4<>;
L_0000018ff8aa4260 .cmp/ne 3, v0000018ff8a89800_0, L_0000018ff8ad08f8;
L_0000018ff8aa3540 .cmp/ne 3, v0000018ff8a89800_0, L_0000018ff8ad0940;
L_0000018ff8aa4760 .cmp/eq 3, v0000018ff8a89800_0, L_0000018ff8ad0988;
S_0000018ff8a26ec0 .scope module, "tb_discriminator_mini" "tb_discriminator_mini" 6 18;
 .timescale -9 -12;
P_0000018ff8a27050 .param/l "ACC_WIDTH" 0 6 25, +C4<00000000000000000000000000100000>;
P_0000018ff8a27088 .param/l "CLK_PERIOD" 0 6 28, +C4<00000000000000000000000000001010>;
P_0000018ff8a270c0 .param/l "DATA_WIDTH" 0 6 23, +C4<00000000000000000000000000010000>;
P_0000018ff8a270f8 .param/l "FRAME_LEN" 0 6 26, +C4<00000000000000000000000000010000>;
P_0000018ff8a27130 .param/l "IN_CH" 0 6 27, +C4<00000000000000000000000000000100>;
P_0000018ff8a27168 .param/l "TIMEOUT" 0 6 29, +C4<00000000000000001100001101010000>;
P_0000018ff8a271a0 .param/l "WEIGHT_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
v0000018ff8a90dd0_0 .net "busy", 0 0, L_0000018ff8a0b200;  1 drivers
v0000018ff8a90150 .array/s "cand_data", 31 0, 15 0;
v0000018ff8a8efd0_0 .var/s "cand_in", 15 0;
v0000018ff8a8ea30_0 .var "cand_valid", 0 0;
v0000018ff8a8eb70_0 .var/s "captured_score", 15 0;
v0000018ff8a8fa70_0 .var/i "ch_idx", 31 0;
v0000018ff8a8ec10_0 .var "clk", 0 0;
v0000018ff8a8f390 .array/s "cond_data", 31 0, 15 0;
v0000018ff8a90970_0 .var/s "cond_in", 15 0;
v0000018ff8a901f0_0 .var "cond_valid", 0 0;
v0000018ff8a8ed50_0 .var/i "cycle_count", 31 0;
v0000018ff8a90330_0 .net "done", 0 0, L_0000018ff8aa62e0;  1 drivers
v0000018ff8a8f610_0 .var/i "error_count", 31 0;
v0000018ff8a8fcf0_0 .var/i "i", 31 0;
v0000018ff8a8f070_0 .var/i "pos_idx", 31 0;
v0000018ff8a903d0_0 .var "prev_state", 3 0;
v0000018ff8a90470_0 .net "ready_in", 0 0, L_0000018ff8a0b350;  1 drivers
v0000018ff8a905b0_0 .var "rst_n", 0 0;
v0000018ff8a90510_0 .var/s "score_max", 15 0;
v0000018ff8a90650_0 .var/s "score_min", 15 0;
v0000018ff8a906f0_0 .net/s "score_out", 15 0, v0000018ff8a8f890_0;  1 drivers
v0000018ff8a90790_0 .net "score_valid", 0 0, v0000018ff8a8ead0_0;  1 drivers
v0000018ff8a917d0_0 .var "start", 0 0;
v0000018ff8a91910_0 .var/i "start_cycle", 31 0;
v0000018ff8a91e10_0 .var "state_name", 127 0;
v0000018ff8a919b0_0 .var/i "test_num", 31 0;
v0000018ff8a91af0_0 .var/i "total_cycles", 31 0;
v0000018ff8a91b90_0 .var/i "total_errors", 31 0;
v0000018ff8a91730_0 .var/i "total_tests", 31 0;
S_0000018ff8a83ec0 .scope module, "dut" "discriminator_mini" 6 94, 7 28 0, S_0000018ff8a26ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "cand_in";
    .port_info 4 /INPUT 1 "cand_valid";
    .port_info 5 /INPUT 16 "cond_in";
    .port_info 6 /INPUT 1 "cond_valid";
    .port_info 7 /OUTPUT 1 "ready_in";
    .port_info 8 /OUTPUT 16 "score_out";
    .port_info 9 /OUTPUT 1 "score_valid";
    .port_info 10 /OUTPUT 1 "busy";
    .port_info 11 /OUTPUT 1 "done";
P_0000018ff8a8a3c0 .param/l "ACC_WIDTH" 0 7 31, +C4<00000000000000000000000000100000>;
P_0000018ff8a8a3f8 .param/l "BADDR_CONV1" 1 7 72, +C4<00000000000000000000000000100000>;
P_0000018ff8a8a430 .param/l "BADDR_CONV2" 1 7 73, +C4<00000000000000000000000000101000>;
P_0000018ff8a8a468 .param/l "BADDR_DENSE" 1 7 74, +C4<00000000000000000000000000111000>;
P_0000018ff8a8a4a0 .param/l "CONV1_OUT_CH" 1 7 61, +C4<00000000000000000000000000001000>;
P_0000018ff8a8a4d8 .param/l "CONV1_OUT_LEN" 1 7 62, +C4<00000000000000000000000000001000>;
P_0000018ff8a8a510 .param/l "CONV2_OUT_CH" 1 7 63, +C4<00000000000000000000000000010000>;
P_0000018ff8a8a548 .param/l "CONV2_OUT_LEN" 1 7 64, +C4<00000000000000000000000000000100>;
P_0000018ff8a8a580 .param/l "DATA_WIDTH" 0 7 29, +C4<00000000000000000000000000010000>;
P_0000018ff8a8a5b8 .param/l "FRAME_LEN" 0 7 32, +C4<00000000000000000000000000010000>;
P_0000018ff8a8a5f0 .param/l "IN_CH" 0 7 33, +C4<00000000000000000000000000000100>;
P_0000018ff8a8a628 .param/l "ST_CONV1" 1 7 82, C4<0011>;
P_0000018ff8a8a660 .param/l "ST_CONV2" 1 7 83, C4<0100>;
P_0000018ff8a8a698 .param/l "ST_DENSE" 1 7 85, C4<0110>;
P_0000018ff8a8a6d0 .param/l "ST_DONE" 1 7 87, C4<1000>;
P_0000018ff8a8a708 .param/l "ST_IDLE" 1 7 79, C4<0000>;
P_0000018ff8a8a740 .param/l "ST_LOAD_CAND" 1 7 80, C4<0001>;
P_0000018ff8a8a778 .param/l "ST_LOAD_COND" 1 7 81, C4<0010>;
P_0000018ff8a8a7b0 .param/l "ST_OUTPUT" 1 7 86, C4<0111>;
P_0000018ff8a8a7e8 .param/l "ST_POOL" 1 7 84, C4<0101>;
P_0000018ff8a8a820 .param/l "WADDR_CONV1" 1 7 67, +C4<00000000000000000000000100000000>;
P_0000018ff8a8a858 .param/l "WADDR_CONV2" 1 7 68, +C4<00000000000000000000000101100000>;
P_0000018ff8a8a890 .param/l "WADDR_DENSE" 1 7 69, +C4<00000000000000000000001011100000>;
P_0000018ff8a8a8c8 .param/l "WEIGHT_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
L_0000018ff8a0c2a0 .functor BUFZ 11, v0000018ff8a8f750_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0000018ff8a0b350 .functor OR 1, L_0000018ff8aa6ba0, L_0000018ff8aa6240, C4<0>, C4<0>;
L_0000018ff8a0b200 .functor AND 1, L_0000018ff8aa5f20, L_0000018ff8aa58e0, C4<1>, C4<1>;
v0000018ff8a8c080_0 .net/s *"_ivl_10", 23 0, L_0000018ff8aa3ea0;  1 drivers
v0000018ff8a8adc0_0 .net/s *"_ivl_12", 23 0, L_0000018ff8aa4080;  1 drivers
v0000018ff8a8b680_0 .net/s *"_ivl_16", 23 0, L_0000018ff8aa4b20;  1 drivers
v0000018ff8a8afa0_0 .net/s *"_ivl_18", 23 0, L_0000018ff8aa3040;  1 drivers
L_0000018ff8ad09d0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0000018ff8a8b2c0_0 .net/2u *"_ivl_2", 10 0, L_0000018ff8ad09d0;  1 drivers
v0000018ff8a8bae0_0 .net/s *"_ivl_22", 23 0, L_0000018ff8aa30e0;  1 drivers
v0000018ff8a8c580_0 .net/s *"_ivl_24", 23 0, L_0000018ff8aa4620;  1 drivers
v0000018ff8a8bb80_0 .net/s *"_ivl_28", 31 0, L_0000018ff8aa4a80;  1 drivers
v0000018ff8a8bd60_0 .net *"_ivl_30", 31 0, L_0000018ff8aa4d00;  1 drivers
v0000018ff8a8b720_0 .net *"_ivl_32", 24 0, L_0000018ff8aa3180;  1 drivers
v0000018ff8a8bc20_0 .net/s *"_ivl_34", 31 0, L_0000018ff8aa4e40;  1 drivers
v0000018ff8a8c6c0_0 .net *"_ivl_36", 31 0, L_0000018ff8aa4da0;  1 drivers
v0000018ff8a8b360_0 .net *"_ivl_38", 24 0, L_0000018ff8aa5340;  1 drivers
v0000018ff8a8bcc0_0 .net/s *"_ivl_40", 31 0, L_0000018ff8aa5a20;  1 drivers
v0000018ff8a8c620_0 .net/s *"_ivl_42", 31 0, L_0000018ff8aa6b00;  1 drivers
v0000018ff8a8c3a0_0 .net *"_ivl_44", 31 0, L_0000018ff8aa6100;  1 drivers
v0000018ff8a8c440_0 .net *"_ivl_46", 24 0, L_0000018ff8aa6060;  1 drivers
L_0000018ff8ad0a60 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000018ff8a8c4e0_0 .net/2u *"_ivl_50", 3 0, L_0000018ff8ad0a60;  1 drivers
v0000018ff8a8c760_0 .net *"_ivl_52", 0 0, L_0000018ff8aa6ba0;  1 drivers
L_0000018ff8ad0aa8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000018ff8a8c800_0 .net/2u *"_ivl_54", 3 0, L_0000018ff8ad0aa8;  1 drivers
v0000018ff8a8c1c0_0 .net *"_ivl_56", 0 0, L_0000018ff8aa6240;  1 drivers
L_0000018ff8ad0a18 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0000018ff8a8b400_0 .net/2u *"_ivl_6", 10 0, L_0000018ff8ad0a18;  1 drivers
L_0000018ff8ad0af0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a8bf40_0 .net/2u *"_ivl_60", 3 0, L_0000018ff8ad0af0;  1 drivers
v0000018ff8a8c300_0 .net *"_ivl_62", 0 0, L_0000018ff8aa5f20;  1 drivers
L_0000018ff8ad0b38 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a8b540_0 .net/2u *"_ivl_64", 3 0, L_0000018ff8ad0b38;  1 drivers
v0000018ff8a8a960_0 .net *"_ivl_66", 0 0, L_0000018ff8aa58e0;  1 drivers
L_0000018ff8ad0b80 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000018ff8a8b040_0 .net/2u *"_ivl_70", 3 0, L_0000018ff8ad0b80;  1 drivers
v0000018ff8a8aa00 .array/s "accum", 15 0, 31 0;
v0000018ff8a8b220_0 .var "bias_addr", 5 0;
v0000018ff8a8bfe0_0 .net/s "bias_data", 15 0, v0000018ff8a88860_0;  1 drivers
v0000018ff8a8c120_0 .net "busy", 0 0, L_0000018ff8a0b200;  alias, 1 drivers
v0000018ff8a8aaa0_0 .net/s "cand_in", 15 0, v0000018ff8a8efd0_0;  1 drivers
v0000018ff8a8c260_0 .net "cand_valid", 0 0, v0000018ff8a8ea30_0;  1 drivers
v0000018ff8a8abe0_0 .net "clk", 0 0, v0000018ff8a8ec10_0;  1 drivers
v0000018ff8a8ae60_0 .net/s "cond_in", 15 0, v0000018ff8a90970_0;  1 drivers
v0000018ff8a8ac80_0 .net "cond_valid", 0 0, v0000018ff8a901f0_0;  1 drivers
v0000018ff8a8ad20 .array/s "conv1_buf", 79 0, 15 0;
v0000018ff8a8af00 .array/s "conv2_buf", 63 0, 15 0;
v0000018ff8a8b0e0_0 .var/s "data_k0", 15 0;
v0000018ff8a90fb0_0 .var/s "data_k1", 15 0;
v0000018ff8a8e990_0 .var/s "data_k2", 15 0;
v0000018ff8a8f930_0 .var/s "dense_acc", 31 0;
v0000018ff8a8f1b0_0 .net "done", 0 0, L_0000018ff8aa62e0;  alias, 1 drivers
v0000018ff8a91050_0 .var/i "i", 31 0;
v0000018ff8a8f2f0_0 .var "in_ch_iter", 4 0;
v0000018ff8a8fe30 .array/s "input_buf", 71 0, 15 0;
v0000018ff8a90830_0 .var/i "j", 31 0;
v0000018ff8a8f570_0 .net/s "kernel_sum", 31 0, L_0000018ff8aa61a0;  1 drivers
v0000018ff8a8f6b0_0 .var "load_ch_cnt", 1 0;
v0000018ff8a8ecb0_0 .var "load_pos_cnt", 4 0;
v0000018ff8a8f430_0 .net/s "mult_k0", 23 0, L_0000018ff8aa4120;  1 drivers
v0000018ff8a8edf0_0 .net/s "mult_k1", 23 0, L_0000018ff8aa44e0;  1 drivers
v0000018ff8a90ab0_0 .net/s "mult_k2", 23 0, L_0000018ff8aa46c0;  1 drivers
v0000018ff8a8fc50_0 .var "next_state", 3 0;
v0000018ff8a8ee90_0 .var "out_ch_cnt", 4 0;
v0000018ff8a908d0_0 .var "out_pos_cnt", 4 0;
v0000018ff8a8fb10_0 .var "pipe_flush", 2 0;
v0000018ff8a8fd90_0 .var "pipe_s2_last_in_ch", 0 0;
v0000018ff8a8fed0_0 .var "pipe_s2_out_ch", 4 0;
v0000018ff8a90e70_0 .var "pipe_s2_out_pos", 4 0;
v0000018ff8a900b0_0 .var "pipe_s2_valid", 0 0;
v0000018ff8a90290_0 .var/s "pipe_s3_ksum", 31 0;
v0000018ff8a8f7f0_0 .var "pipe_s3_last_in_ch", 0 0;
v0000018ff8a90a10_0 .var "pipe_s3_out_ch", 4 0;
v0000018ff8a8f4d0_0 .var "pipe_s3_out_pos", 4 0;
v0000018ff8a90bf0_0 .var "pipe_s3_valid", 0 0;
v0000018ff8a90c90 .array/s "pool_buf", 15 0, 31 0;
v0000018ff8a8f110_0 .net "ready_in", 0 0, L_0000018ff8a0b350;  alias, 1 drivers
v0000018ff8a8fbb0_0 .net "rst_n", 0 0, v0000018ff8a905b0_0;  1 drivers
v0000018ff8a8f890_0 .var/s "score_out", 15 0;
v0000018ff8a8ead0_0 .var "score_valid", 0 0;
v0000018ff8a90f10_0 .net "start", 0 0, v0000018ff8a917d0_0;  1 drivers
v0000018ff8a8f250_0 .var "state", 3 0;
v0000018ff8a8f750_0 .var "weight_addr_base", 10 0;
v0000018ff8a910f0_0 .net "weight_addr_k0", 10 0, L_0000018ff8a0c2a0;  1 drivers
v0000018ff8a8ff70_0 .net "weight_addr_k1", 10 0, L_0000018ff8aa3a40;  1 drivers
v0000018ff8a8f9d0_0 .net "weight_addr_k2", 10 0, L_0000018ff8aa2f00;  1 drivers
v0000018ff8a90b50_0 .net/s "weight_k0", 7 0, v0000018ff8a889a0_0;  1 drivers
v0000018ff8a90010_0 .net/s "weight_k1", 7 0, v0000018ff8a8b7c0_0;  1 drivers
v0000018ff8a8ef30_0 .net/s "weight_k2", 7 0, v0000018ff8a8b4a0_0;  1 drivers
E_0000018ff88d2190/0 .event negedge, v0000018ff8a8fbb0_0;
E_0000018ff88d2190/1 .event posedge, v0000018ff8a8a2a0_0;
E_0000018ff88d2190 .event/or E_0000018ff88d2190/0, E_0000018ff88d2190/1;
E_0000018ff88d3010/0 .event anyedge, v0000018ff8a8f250_0, v0000018ff8a90f10_0, v0000018ff8a8f6b0_0, v0000018ff8a8ecb0_0;
E_0000018ff88d3010/1 .event anyedge, v0000018ff8a8c260_0, v0000018ff8a8ac80_0, v0000018ff8a8ee90_0, v0000018ff8a908d0_0;
E_0000018ff88d3010/2 .event anyedge, v0000018ff8a8f2f0_0, v0000018ff8a8fb10_0;
E_0000018ff88d3010 .event/or E_0000018ff88d3010/0, E_0000018ff88d3010/1, E_0000018ff88d3010/2;
L_0000018ff8aa3a40 .arith/sum 11, v0000018ff8a8f750_0, L_0000018ff8ad09d0;
L_0000018ff8aa2f00 .arith/sum 11, v0000018ff8a8f750_0, L_0000018ff8ad0a18;
L_0000018ff8aa3ea0 .extend/s 24, v0000018ff8a8b0e0_0;
L_0000018ff8aa4080 .extend/s 24, v0000018ff8a889a0_0;
L_0000018ff8aa4120 .arith/mult 24, L_0000018ff8aa3ea0, L_0000018ff8aa4080;
L_0000018ff8aa4b20 .extend/s 24, v0000018ff8a90fb0_0;
L_0000018ff8aa3040 .extend/s 24, v0000018ff8a8b7c0_0;
L_0000018ff8aa44e0 .arith/mult 24, L_0000018ff8aa4b20, L_0000018ff8aa3040;
L_0000018ff8aa30e0 .extend/s 24, v0000018ff8a8e990_0;
L_0000018ff8aa4620 .extend/s 24, v0000018ff8a8b4a0_0;
L_0000018ff8aa46c0 .arith/mult 24, L_0000018ff8aa30e0, L_0000018ff8aa4620;
L_0000018ff8aa4a80 .extend/s 32, L_0000018ff8aa4120;
L_0000018ff8aa3180 .part L_0000018ff8aa4a80, 7, 25;
L_0000018ff8aa4d00 .extend/s 32, L_0000018ff8aa3180;
L_0000018ff8aa4e40 .extend/s 32, L_0000018ff8aa44e0;
L_0000018ff8aa5340 .part L_0000018ff8aa4e40, 7, 25;
L_0000018ff8aa4da0 .extend/s 32, L_0000018ff8aa5340;
L_0000018ff8aa5a20 .arith/sum 32, L_0000018ff8aa4d00, L_0000018ff8aa4da0;
L_0000018ff8aa6b00 .extend/s 32, L_0000018ff8aa46c0;
L_0000018ff8aa6060 .part L_0000018ff8aa6b00, 7, 25;
L_0000018ff8aa6100 .extend/s 32, L_0000018ff8aa6060;
L_0000018ff8aa61a0 .arith/sum 32, L_0000018ff8aa5a20, L_0000018ff8aa6100;
L_0000018ff8aa6ba0 .cmp/eq 4, v0000018ff8a8f250_0, L_0000018ff8ad0a60;
L_0000018ff8aa6240 .cmp/eq 4, v0000018ff8a8f250_0, L_0000018ff8ad0aa8;
L_0000018ff8aa5f20 .cmp/ne 4, v0000018ff8a8f250_0, L_0000018ff8ad0af0;
L_0000018ff8aa58e0 .cmp/ne 4, v0000018ff8a8f250_0, L_0000018ff8ad0b38;
L_0000018ff8aa62e0 .cmp/eq 4, v0000018ff8a8f250_0, L_0000018ff8ad0b80;
S_0000018ff8a836f0 .scope begin, "conv1_store" "conv1_store" 7 326, 7 326 0, S_0000018ff8a83ec0;
 .timescale -9 -12;
v0000018ff8a88e00_0 .var/s "result", 15 0;
v0000018ff8a884a0_0 .var/s "sum", 31 0;
S_0000018ff8a83880 .scope begin, "conv2_store" "conv2_store" 7 391, 7 391 0, S_0000018ff8a83ec0;
 .timescale -9 -12;
v0000018ff8a89d00_0 .var/s "result", 15 0;
v0000018ff8a89120_0 .var/s "sum", 31 0;
S_0000018ff8a833d0 .scope module, "u_bias_rom" "bias_rom" 7 121, 8 178 0, S_0000018ff8a83ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 16 "data";
P_0000018ff88a8ec0 .param/l "ADDR_WIDTH" 0 8 181, +C4<00000000000000000000000000000110>;
P_0000018ff88a8ef8 .param/l "DATA_WIDTH" 0 8 179, +C4<00000000000000000000000000010000>;
P_0000018ff88a8f30 .param/l "DEPTH" 0 8 180, +C4<00000000000000000000000001000000>;
v0000018ff8a89da0_0 .net "addr", 5 0, v0000018ff8a8b220_0;  1 drivers
v0000018ff8a885e0 .array "biases", 63 0, 15 0;
v0000018ff8a8a2a0_0 .net "clk", 0 0, v0000018ff8a8ec10_0;  alias, 1 drivers
v0000018ff8a88860_0 .var/s "data", 15 0;
v0000018ff8a88900_0 .var/i "init_i", 31 0;
E_0000018ff88d3090 .event posedge, v0000018ff8a8a2a0_0;
S_0000018ff8a83560 .scope module, "u_wrom_k0" "weight_rom" 7 111, 8 12 0, S_0000018ff8a83ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_0000018ff88a8b50 .param/l "ADDR_WIDTH" 0 8 15, +C4<00000000000000000000000000001011>;
P_0000018ff88a8b88 .param/l "DEPTH" 0 8 14, +C4<00000000000000000000100000000000>;
P_0000018ff88a8bc0 .param/l "WEIGHT_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v0000018ff8a89f80_0 .net "addr", 10 0, L_0000018ff8a0c2a0;  alias, 1 drivers
v0000018ff8a8a0c0_0 .net "clk", 0 0, v0000018ff8a8ec10_0;  alias, 1 drivers
v0000018ff8a889a0_0 .var/s "data", 7 0;
v0000018ff8a88ea0_0 .var/i "init_i", 31 0;
v0000018ff8a8b860 .array "weights", 2047 0, 7 0;
S_0000018ff8a8cc90 .scope module, "u_wrom_k1" "weight_rom" 7 113, 8 12 0, S_0000018ff8a83ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_0000018ff88a8c00 .param/l "ADDR_WIDTH" 0 8 15, +C4<00000000000000000000000000001011>;
P_0000018ff88a8c38 .param/l "DEPTH" 0 8 14, +C4<00000000000000000000100000000000>;
P_0000018ff88a8c70 .param/l "WEIGHT_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v0000018ff8a8b180_0 .net "addr", 10 0, L_0000018ff8aa3a40;  alias, 1 drivers
v0000018ff8a8be00_0 .net "clk", 0 0, v0000018ff8a8ec10_0;  alias, 1 drivers
v0000018ff8a8b7c0_0 .var/s "data", 7 0;
v0000018ff8a8b900_0 .var/i "init_i", 31 0;
v0000018ff8a8bea0 .array "weights", 2047 0, 7 0;
S_0000018ff8a8d910 .scope module, "u_wrom_k2" "weight_rom" 7 115, 8 12 0, S_0000018ff8a83ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_0000018ff88a8cb0 .param/l "ADDR_WIDTH" 0 8 15, +C4<00000000000000000000000000001011>;
P_0000018ff88a8ce8 .param/l "DEPTH" 0 8 14, +C4<00000000000000000000100000000000>;
P_0000018ff88a8d20 .param/l "WEIGHT_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v0000018ff8a8ab40_0 .net "addr", 10 0, L_0000018ff8aa2f00;  alias, 1 drivers
v0000018ff8a8b9a0_0 .net "clk", 0 0, v0000018ff8a8ec10_0;  alias, 1 drivers
v0000018ff8a8b4a0_0 .var/s "data", 7 0;
v0000018ff8a8ba40_0 .var/i "init_i", 31 0;
v0000018ff8a8b5e0 .array "weights", 2047 0, 7 0;
S_0000018ff8a8d140 .scope task, "run_test" "run_test" 6 290, 6 290 0, S_0000018ff8a26ec0;
 .timescale -9 -12;
v0000018ff8a90d30_0 .var/i "test_id", 31 0;
E_0000018ff88d2c50 .event anyedge, v0000018ff8a8f250_0;
TD_tb_discriminator_mini.run_test ;
    %load/vec4 v0000018ff8a90d30_0;
    %store/vec4 v0000018ff8a919b0_0, 0, 32;
    %load/vec4 v0000018ff8a91730_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8f610_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018ff8a8eb70_0, 0, 16;
    %vpi_call 6 298 "$display", "  Starting inference..." {0 0 0};
T_0.0 ;
    %load/vec4 v0000018ff8a8f250_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0000018ff88d2c50;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 2, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018ff88d3090;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %wait E_0000018ff88d3090;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ff8a917d0_0, 0, 1;
    %load/vec4 v0000018ff8a8ed50_0;
    %store/vec4 v0000018ff8a91910_0, 0, 32;
    %wait E_0000018ff88d3090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a917d0_0, 0, 1;
T_0.4 ;
    %load/vec4 v0000018ff8a8f250_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_0000018ff88d2c50;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8fa70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8f070_0, 0, 32;
T_0.6 ;
    %load/vec4 v0000018ff8a8fa70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.7, 5;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a91910_0;
    %addi 50000, 0, 32;
    %load/vec4 v0000018ff8a8ed50_0;
    %cmp/s;
    %jmp/0xz  T_0.8, 5;
    %vpi_call 6 319 "$display", "  ERROR: Candidate loading timeout!" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000018ff8a8fa70_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000018ff8a90470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000018ff8a8fa70_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018ff8a8f070_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a90150, 4;
    %store/vec4 v0000018ff8a8efd0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ff8a8ea30_0, 0, 1;
    %load/vec4 v0000018ff8a90470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v0000018ff8a8ea30_0;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0000018ff8a8f070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8f070_0, 0, 32;
    %load/vec4 v0000018ff8a8f070_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8f070_0, 0, 32;
    %load/vec4 v0000018ff8a8fa70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8fa70_0, 0, 32;
T_0.15 ;
T_0.12 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a8ea30_0, 0, 1;
T_0.11 ;
T_0.9 ;
    %jmp T_0.6;
T_0.7 ;
    %wait E_0000018ff88d3090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a8ea30_0, 0, 1;
    %vpi_call 6 340 "$display", "  Candidate loaded: 2 channels \303\227 %0d samples", P_0000018ff8a270f8 {0 0 0};
T_0.17 ;
    %load/vec4 v0000018ff8a8f250_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.18, 6;
    %wait E_0000018ff88d2c50;
    %jmp T_0.17;
T_0.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8fa70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8f070_0, 0, 32;
T_0.19 ;
    %load/vec4 v0000018ff8a8fa70_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.20, 5;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a91910_0;
    %addi 50000, 0, 32;
    %load/vec4 v0000018ff8a8ed50_0;
    %cmp/s;
    %jmp/0xz  T_0.21, 5;
    %vpi_call 6 351 "$display", "  ERROR: Condition loading timeout!" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000018ff8a8fa70_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0000018ff8a90470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %load/vec4 v0000018ff8a8fa70_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0000018ff8a8f070_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a8f390, 4;
    %store/vec4 v0000018ff8a90970_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ff8a901f0_0, 0, 1;
    %load/vec4 v0000018ff8a90470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.27, 9;
    %load/vec4 v0000018ff8a901f0_0;
    %and;
T_0.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v0000018ff8a8f070_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8f070_0, 0, 32;
    %load/vec4 v0000018ff8a8f070_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8f070_0, 0, 32;
    %load/vec4 v0000018ff8a8fa70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8fa70_0, 0, 32;
T_0.28 ;
T_0.25 ;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a901f0_0, 0, 1;
T_0.24 ;
T_0.22 ;
    %jmp T_0.19;
T_0.20 ;
    %wait E_0000018ff88d3090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a901f0_0, 0, 1;
    %vpi_call 6 372 "$display", "  Condition loaded: 2 channels \303\227 %0d samples", P_0000018ff8a270f8 {0 0 0};
T_0.30 ;
    %load/vec4 v0000018ff8a90330_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v0000018ff8a8ed50_0;
    %load/vec4 v0000018ff8a91910_0;
    %addi 50000, 0, 32;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz T_0.31, 8;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a90790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %load/vec4 v0000018ff8a906f0_0;
    %store/vec4 v0000018ff8a8eb70_0, 0, 16;
T_0.33 ;
    %jmp T_0.30;
T_0.31 ;
    %load/vec4 v0000018ff8a8ed50_0;
    %load/vec4 v0000018ff8a91910_0;
    %sub;
    %store/vec4 v0000018ff8a91af0_0, 0, 32;
    %load/vec4 v0000018ff8a90330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.35, 8;
    %vpi_call 6 386 "$display", "  ERROR: Timeout after %0d cycles!", P_0000018ff8a27168 {0 0 0};
    %vpi_call 6 387 "$display", "    Last state: %s", v0000018ff8a91e10_0 {0 0 0};
    %load/vec4 v0000018ff8a8f610_0;
    %addi 100, 0, 32;
    %store/vec4 v0000018ff8a8f610_0, 0, 32;
    %jmp T_0.36;
T_0.35 ;
    %vpi_call 6 390 "$display", "  Processing complete!" {0 0 0};
    %vpi_call 6 391 "$display", "  Total cycles: %0d", v0000018ff8a91af0_0 {0 0 0};
    %load/vec4 v0000018ff8a8eb70_0;
    %vpi_call 6 392 "$display", "  Score output: %0d (0x%04h)", S<0,vec4,s16>, v0000018ff8a8eb70_0 {1 0 0};
T_0.36 ;
    %load/vec4 v0000018ff8a8eb70_0;
    %load/vec4 v0000018ff8a90650_0;
    %cmp/s;
    %jmp/1 T_0.39, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000018ff8a90510_0;
    %load/vec4 v0000018ff8a8eb70_0;
    %cmp/s;
    %flag_or 5, 8;
T_0.39;
    %jmp/0xz  T_0.37, 5;
    %load/vec4 v0000018ff8a8eb70_0;
    %load/vec4 v0000018ff8a90650_0;
    %load/vec4 v0000018ff8a90510_0;
    %vpi_call 6 398 "$display", "  [FAIL] Score %0d out of expected range [%0d, %0d]", S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {3 0 0};
    %load/vec4 v0000018ff8a8f610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8f610_0, 0, 32;
T_0.37 ;
    %load/vec4 v0000018ff8a8f610_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 6 405 "$display", "  Result: *** PASS ***" {0 0 0};
    %jmp T_0.41;
T_0.40 ;
    %vpi_call 6 407 "$display", "  Result: *** FAIL *** (%0d errors)", v0000018ff8a8f610_0 {0 0 0};
    %load/vec4 v0000018ff8a91b90_0;
    %load/vec4 v0000018ff8a8f610_0;
    %add;
    %store/vec4 v0000018ff8a91b90_0, 0, 32;
T_0.41 ;
T_0.42 ;
    %load/vec4 v0000018ff8a8f250_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.43, 6;
    %wait E_0000018ff88d2c50;
    %jmp T_0.42;
T_0.43 ;
    %pushi/vec4 10, 0, 32;
T_0.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.45, 5;
    %jmp/1 T_0.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018ff88d3090;
    %jmp T_0.44;
T_0.45 ;
    %pop/vec4 1;
    %end;
    .scope S_0000018ff889a370;
T_1 ;
    %wait E_0000018ff89bbbf0;
    %load/vec4 v0000018ff8a0d0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a0dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a0ebc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018ff8a0d9a0_0;
    %assign/vec4 v0000018ff8a0dcc0_0, 0;
    %load/vec4 v0000018ff8a0ec60_0;
    %assign/vec4 v0000018ff8a0ebc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018ff88d96b0;
T_2 ;
    %wait E_0000018ff89bbbf0;
    %load/vec4 v0000018ff8a0e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a0e440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a0eda0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018ff8a0e080_0;
    %assign/vec4 v0000018ff8a0e440_0, 0;
    %load/vec4 v0000018ff8a0da40_0;
    %assign/vec4 v0000018ff8a0eda0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018ff8897550;
T_3 ;
    %wait E_0000018ff89bbbf0;
    %load/vec4 v0000018ff8a0d5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a0d040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a0e1c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018ff8a0d540_0;
    %assign/vec4 v0000018ff8a0d040_0, 0;
    %load/vec4 v0000018ff8983cc0_0;
    %assign/vec4 v0000018ff8a0e1c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018ff8a84050;
T_4 ;
    %wait E_0000018ff89bbbf0;
    %load/vec4 v0000018ff8984620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8983e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff89844e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018ff8985520_0;
    %assign/vec4 v0000018ff8983e00_0, 0;
    %load/vec4 v0000018ff8983ea0_0;
    %assign/vec4 v0000018ff89844e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018ff8a841e0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 20, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 24, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 28, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 32, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 36, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 40, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 44, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 47, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 51, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 55, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 58, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 62, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 65, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 69, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 72, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 75, 0, 16;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 78, 0, 16;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 82, 0, 16;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 85, 0, 16;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 88, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 91, 0, 16;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 93, 0, 16;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 96, 0, 16;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 99, 0, 16;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 101, 0, 16;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 104, 0, 16;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 106, 0, 16;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 109, 0, 16;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 128, 0, 16;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 146, 0, 16;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 161, 0, 16;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 172, 0, 16;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 180, 0, 16;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 186, 0, 16;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 190, 0, 16;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 193, 0, 16;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 196, 0, 16;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 198, 0, 16;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 200, 0, 16;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 201, 0, 16;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 202, 0, 16;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %pushi/vec4 203, 0, 16;
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff89a78e0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0000018ff8a841e0;
T_6 ;
    %wait E_0000018ff88d1190;
    %load/vec4 v0000018ff89a7de0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000018ff89a78e0, 4;
    %store/vec4 v0000018ff89a70c0_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018ff8a83d30;
T_7 ;
    %wait E_0000018ff88d11d0;
    %load/vec4 v0000018ff894a060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8985660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8984300_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018ff89a7340_0;
    %assign/vec4 v0000018ff8985660_0, 0;
    %load/vec4 v0000018ff894a2e0_0;
    %assign/vec4 v0000018ff8984300_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018ff8a83a10;
T_8 ;
    %wait E_0000018ff88d1750;
    %load/vec4 v0000018ff8a84ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a86000_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018ff8a85100_0;
    %assign/vec4 v0000018ff8a86000_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018ff8a83a10;
T_9 ;
    %wait E_0000018ff88d1a10;
    %load/vec4 v0000018ff8a86000_0;
    %store/vec4 v0000018ff8a85100_0, 0, 2;
    %load/vec4 v0000018ff8a86000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0000018ff8a85ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ff8a85100_0, 0, 2;
T_9.5 ;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0000018ff8a843e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.10, 10;
    %load/vec4 v0000018ff8a85d80_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v0000018ff8a85f60_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018ff8a85100_0, 0, 2;
T_9.7 ;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000018ff8a856a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.13, 9;
    %load/vec4 v0000018ff8a85380_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018ff8a85100_0, 0, 2;
T_9.11 ;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018ff8a85100_0, 0, 2;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000018ff8a83a10;
T_10 ;
    %wait E_0000018ff88d1750;
    %load/vec4 v0000018ff8a84ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ff8a85d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a85f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a85c40_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000018ff8a85c40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a85c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a85ce0, 0, 4;
    %load/vec4 v0000018ff8a85c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a85c40_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018ff8a86000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ff8a85d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a85f60_0, 0;
    %load/vec4 v0000018ff8a85ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a85c40_0, 0, 32;
T_10.9 ;
    %load/vec4 v0000018ff8a85c40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.10, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a85c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a85ce0, 0, 4;
    %load/vec4 v0000018ff8a85c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a85c40_0, 0, 32;
    %jmp T_10.9;
T_10.10 ;
T_10.7 ;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0000018ff8a843e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %load/vec4 v0000018ff8a85d80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a85ce0, 4;
    %load/vec4 v0000018ff8a84c00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000018ff8a84c00_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000018ff8a85d80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a85ce0, 0, 4;
    %load/vec4 v0000018ff8a85f60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a85f60_0, 0;
    %load/vec4 v0000018ff8a85d80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018ff8a85d80_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0000018ff8a85f60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018ff8a85f60_0, 0;
T_10.14 ;
T_10.11 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018ff8a83a10;
T_11 ;
    %wait E_0000018ff88d1750;
    %load/vec4 v0000018ff8a84ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ff8a85380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018ff8a86000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ff8a85380_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0000018ff8a856a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0000018ff8a85380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018ff8a85380_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000018ff8a83a10;
T_12 ;
    %wait E_0000018ff88d1410;
    %load/vec4 v0000018ff8a86000_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000018ff8a85e20_0;
    %store/vec4 v0000018ff8a852e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ff8a84de0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018ff8a852e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a84de0_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000018ff8a075f0;
T_13 ;
    %wait E_0000018ff88d1690;
    %load/vec4 v0000018ff8a848e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0000018ff8a85420_0, 0, 16;
    %load/vec4 v0000018ff8a84980_0;
    %store/vec4 v0000018ff8a85240_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000018ff8a07780;
T_14 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a89800_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000018ff8a89e40_0;
    %assign/vec4 v0000018ff8a89800_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000018ff8a07780;
T_15 ;
    %wait E_0000018ff88d2510;
    %load/vec4 v0000018ff8a89800_0;
    %store/vec4 v0000018ff8a89e40_0, 0, 3;
    %load/vec4 v0000018ff8a89800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0000018ff8a89940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018ff8a89e40_0, 0, 3;
T_15.6 ;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0000018ff8a89bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.11, 4;
    %load/vec4 v0000018ff8a89c60_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.10, 9;
    %load/vec4 v0000018ff8a899e0_0;
    %and;
T_15.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018ff8a89e40_0, 0, 3;
T_15.8 ;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0000018ff8a88400_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.16, 4;
    %load/vec4 v0000018ff8a88cc0_0;
    %pad/u 68;
    %pushi/vec4 7, 0, 68;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.15, 10;
    %load/vec4 v0000018ff8a87250_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.14, 9;
    %load/vec4 v0000018ff8a88720_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000018ff8a89e40_0, 0, 3;
T_15.12 ;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0000018ff8a88d60_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.20, 10;
    %load/vec4 v0000018ff8a887c0_0;
    %nor/r;
    %and;
T_15.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.19, 9;
    %load/vec4 v0000018ff8a88680_0;
    %nor/r;
    %and;
T_15.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018ff8a89e40_0, 0, 3;
T_15.17 ;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018ff8a89e40_0, 0, 3;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000018ff8a07780;
T_16 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a89c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a89bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_16.2 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a86d50_0, 0, 32;
T_16.4 ;
    %load/vec4 v0000018ff8a86d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000018ff8a87750_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0000018ff8a86d50_0;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a86670, 0, 4;
    %load/vec4 v0000018ff8a86d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a86d50_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000018ff8a89800_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_16.8, 4;
    %load/vec4 v0000018ff8a89940_0;
    %and;
T_16.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a89c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a89bc0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0000018ff8a89800_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_16.11, 4;
    %load/vec4 v0000018ff8a899e0_0;
    %and;
T_16.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v0000018ff8a87570_0;
    %load/vec4 v0000018ff8a89bc0_0;
    %pad/u 9;
    %pad/u 14;
    %muli 32, 0, 14;
    %pad/u 15;
    %load/vec4 v0000018ff8a89c60_0;
    %pad/u 7;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a86670, 0, 4;
    %load/vec4 v0000018ff8a89c60_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a89c60_0, 0;
    %load/vec4 v0000018ff8a89bc0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000018ff8a89bc0_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0000018ff8a89c60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a89c60_0, 0;
T_16.13 ;
T_16.9 ;
T_16.7 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018ff8a07780;
T_17 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a87250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a88720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a88400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a88cc0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000018ff8a89800_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a87250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a88720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a88400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a88cc0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000018ff8a89800_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0000018ff8a88720_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a88720_0, 0;
    %load/vec4 v0000018ff8a87250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a87250_0, 0;
    %load/vec4 v0000018ff8a88cc0_0;
    %pad/u 68;
    %cmpi/e 7, 0, 68;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a88cc0_0, 0;
    %load/vec4 v0000018ff8a88400_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018ff8a88400_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0000018ff8a88cc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018ff8a88cc0_0, 0;
T_17.11 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0000018ff8a87250_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000018ff8a87250_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000018ff8a88720_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018ff8a88720_0, 0;
T_17.7 ;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000018ff8a07780;
T_18 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_18.2 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000018ff8a87750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a88b80, 0, 4;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000018ff8a876b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88a40_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000018ff8a89800_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_18.8 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.9, 5;
    %load/vec4 v0000018ff8a86710_0;
    %pad/u 33;
    %cmpi/u 1, 0, 33;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.12, 5;
    %load/vec4 v0000018ff8a86710_0;
    %pad/u 33;
    %cmpi/u 17, 0, 33;
    %flag_get/vec4 5;
    %and;
T_18.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0000018ff8a87250_0;
    %pad/u 9;
    %pad/u 14;
    %muli 32, 0, 14;
    %pad/u 15;
    %load/vec4 v0000018ff8a86710_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a86670, 4;
    %ix/getv/s 3, v0000018ff8a87750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a88b80, 0, 4;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000018ff8a87750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a88b80, 0, 4;
T_18.11 ;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ff8a88a40_0, 0;
    %load/vec4 v0000018ff8a88400_0;
    %assign/vec4 v0000018ff8a89580_0, 0;
    %load/vec4 v0000018ff8a88cc0_0;
    %assign/vec4 v0000018ff8a89080_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88a40_0, 0;
T_18.7 ;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018ff8a07780;
T_19 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88ae0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000018ff8a876b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88ae0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000018ff8a88a40_0;
    %assign/vec4 v0000018ff8a88ae0_0, 0;
    %load/vec4 v0000018ff8a89580_0;
    %assign/vec4 v0000018ff8a88fe0_0, 0;
    %load/vec4 v0000018ff8a89080_0;
    %assign/vec4 v0000018ff8a88540_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_19.4 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.5, 5;
    %ix/getv/s 4, v0000018ff8a87750_0;
    %load/vec4a v0000018ff8a88b80, 4;
    %ix/getv/s 3, v0000018ff8a87750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a89260, 0, 4;
    %load/vec4 v0000018ff8a89b20_0;
    %load/vec4 v0000018ff8a87750_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 3, v0000018ff8a87750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a89300, 0, 4;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000018ff8a07780;
T_20 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a8a160_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000018ff8a876b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a8a160_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000018ff8a88ae0_0;
    %assign/vec4 v0000018ff8a8a160_0, 0;
    %load/vec4 v0000018ff8a88fe0_0;
    %assign/vec4 v0000018ff8a88c20_0, 0;
    %load/vec4 v0000018ff8a88540_0;
    %assign/vec4 v0000018ff8a898a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_20.4 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.5, 5;
    %ix/getv/s 4, v0000018ff8a87750_0;
    %load/vec4a v0000018ff8a89260, 4;
    %pad/s 24;
    %ix/getv/s 4, v0000018ff8a87750_0;
    %load/vec4a v0000018ff8a89300, 4;
    %pad/s 24;
    %mul;
    %ix/getv/s 3, v0000018ff8a87750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a893a0, 0, 4;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000018ff8a07780;
T_21 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88680_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000018ff8a876b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88680_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0000018ff8a8a160_0;
    %assign/vec4 v0000018ff8a88680_0, 0;
    %load/vec4 v0000018ff8a88c20_0;
    %assign/vec4 v0000018ff8a89440_0, 0;
    %load/vec4 v0000018ff8a898a0_0;
    %assign/vec4 v0000018ff8a8a020_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_21.4 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0000018ff8a87750_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a893a0, 4;
    %parti/s 1, 23, 6;
    %replicate 8;
    %load/vec4 v0000018ff8a87750_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a893a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018ff8a87750_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a893a0, 4;
    %parti/s 1, 23, 6;
    %replicate 8;
    %load/vec4 v0000018ff8a87750_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a893a0, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %ix/getv/s 3, v0000018ff8a87750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8a200, 0, 4;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000018ff8a07780;
T_22 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a887c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_22.2 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a86d50_0, 0, 32;
T_22.4 ;
    %load/vec4 v0000018ff8a86d50_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018ff8a87750_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000018ff8a86d50_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a87430, 0, 4;
    %load/vec4 v0000018ff8a86d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a86d50_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000018ff8a89800_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
T_22.8 ;
    %load/vec4 v0000018ff8a87750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a86d50_0, 0, 32;
T_22.10 ;
    %load/vec4 v0000018ff8a86d50_0;
    %pad/s 68;
    %cmpi/s 8, 0, 68;
    %jmp/0xz T_22.11, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018ff8a87750_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0000018ff8a86d50_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a87430, 0, 4;
    %load/vec4 v0000018ff8a86d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a86d50_0, 0, 32;
    %jmp T_22.10;
T_22.11 ;
    %load/vec4 v0000018ff8a87750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a87750_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0000018ff8a88680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0000018ff8a89440_0;
    %pad/u 8;
    %pad/u 11;
    %muli 8, 0, 11;
    %pad/u 12;
    %load/vec4 v0000018ff8a8a020_0;
    %pad/u 5;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a87430, 4;
    %load/vec4 v0000018ff8a89760_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0000018ff8a89440_0;
    %pad/u 8;
    %pad/u 11;
    %muli 8, 0, 11;
    %pad/u 12;
    %load/vec4 v0000018ff8a8a020_0;
    %pad/u 5;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a87430, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a887c0_0, 0;
T_22.12 ;
T_22.7 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000018ff8a07780;
T_23 ;
    %wait E_0000018ff88d1a90;
    %load/vec4 v0000018ff8a88f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88d60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a89620_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000018ff8a876b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a88d60_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000018ff8a887c0_0;
    %assign/vec4 v0000018ff8a88d60_0, 0;
    %load/vec4 v0000018ff8a86990_0;
    %assign/vec4 v0000018ff8a89620_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000018ff8a83560;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a88ea0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0000018ff8a88ea0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018ff8a88ea0_0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %load/vec4 v0000018ff8a88ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a88ea0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 259, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 261, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 353, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 354, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 736, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 737, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 738, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 739, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 740, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 741, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 742, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 743, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 744, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 745, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 746, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 747, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 748, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 749, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 750, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 751, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b860, 4, 0;
    %end;
    .thread T_24;
    .scope S_0000018ff8a83560;
T_25 ;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a89f80_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8b860, 4;
    %assign/vec4 v0000018ff8a889a0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018ff8a8cc90;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8b900_0, 0, 32;
T_26.0 ;
    %load/vec4 v0000018ff8a8b900_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018ff8a8b900_0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %load/vec4 v0000018ff8a8b900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8b900_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 259, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 261, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 353, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 354, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 736, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 737, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 738, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 739, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 740, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 741, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 742, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 743, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 744, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 745, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 746, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 747, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 748, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 749, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 750, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 751, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8bea0, 4, 0;
    %end;
    .thread T_26;
    .scope S_0000018ff8a8cc90;
T_27 ;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a8b180_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8bea0, 4;
    %assign/vec4 v0000018ff8a8b7c0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000018ff8a8d910;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8ba40_0, 0, 32;
T_28.0 ;
    %load/vec4 v0000018ff8a8ba40_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000018ff8a8ba40_0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %load/vec4 v0000018ff8a8ba40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8ba40_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 69, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 259, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 82, 0, 8;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 261, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 353, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 354, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 736, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 737, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 738, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 739, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 740, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 741, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 742, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 743, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 744, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 745, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 746, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 747, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 748, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 749, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 750, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 751, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a8b5e0, 4, 0;
    %end;
    .thread T_28;
    .scope S_0000018ff8a8d910;
T_29 ;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a8ab40_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8b5e0, 4;
    %assign/vec4 v0000018ff8a8b4a0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0000018ff8a833d0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a88900_0, 0, 32;
T_30.0 ;
    %load/vec4 v0000018ff8a88900_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000018ff8a88900_0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %load/vec4 v0000018ff8a88900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a88900_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65524, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 20, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65516, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 24, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65512, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65532, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65518, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65526, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65524, 0, 16;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 20, 0, 16;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65516, 0, 16;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65530, 0, 16;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 14, 0, 16;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65522, 0, 16;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65532, 0, 16;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 18, 0, 16;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65518, 0, 16;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65528, 0, 16;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65526, 0, 16;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65520, 0, 16;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018ff8a885e0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0000018ff8a833d0;
T_31 ;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a89da0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a885e0, 4;
    %assign/vec4 v0000018ff8a88860_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0000018ff8a83ec0;
T_32 ;
    %wait E_0000018ff88d2190;
    %load/vec4 v0000018ff8a8fbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ff8a8f250_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000018ff8a8fc50_0;
    %assign/vec4 v0000018ff8a8f250_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000018ff8a83ec0;
T_33 ;
    %wait E_0000018ff88d3010;
    %load/vec4 v0000018ff8a8f250_0;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
    %load/vec4 v0000018ff8a8f250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %jmp T_33.9;
T_33.0 ;
    %load/vec4 v0000018ff8a90f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
T_33.10 ;
    %jmp T_33.9;
T_33.1 ;
    %load/vec4 v0000018ff8a8f6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.15, 4;
    %load/vec4 v0000018ff8a8ecb0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.14, 9;
    %load/vec4 v0000018ff8a8c260_0;
    %and;
T_33.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
T_33.12 ;
    %jmp T_33.9;
T_33.2 ;
    %load/vec4 v0000018ff8a8f6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.19, 4;
    %load/vec4 v0000018ff8a8ecb0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.18, 9;
    %load/vec4 v0000018ff8a8ac80_0;
    %and;
T_33.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.16, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
T_33.16 ;
    %jmp T_33.9;
T_33.3 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.24, 4;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.24;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.23, 10;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.22, 9;
    %load/vec4 v0000018ff8a8fb10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.20, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
T_33.20 ;
    %jmp T_33.9;
T_33.4 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.29, 4;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_33.28, 10;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.27, 9;
    %load/vec4 v0000018ff8a8fb10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.25, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
T_33.25 ;
    %jmp T_33.9;
T_33.5 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.32, 4;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.30, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
T_33.30 ;
    %jmp T_33.9;
T_33.6 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.35, 4;
    %load/vec4 v0000018ff8a8fb10_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.33, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
T_33.33 ;
    %jmp T_33.9;
T_33.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
    %jmp T_33.9;
T_33.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018ff8a8fc50_0, 0, 4;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000018ff8a83ec0;
T_34 ;
    %wait E_0000018ff88d2190;
    %load/vec4 v0000018ff8a8fbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a8f6b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ecb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_34.2 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
T_34.4 ;
    %load/vec4 v0000018ff8a90830_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_34.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000018ff8a91050_0;
    %pad/s 37;
    %pad/s 42;
    %muli 18, 0, 42;
    %pad/s 43;
    %load/vec4 v0000018ff8a90830_0;
    %pad/s 43;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8fe30, 0, 4;
    %load/vec4 v0000018ff8a90830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000018ff8a8f250_0;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_34.8, 4;
    %load/vec4 v0000018ff8a90f10_0;
    %and;
T_34.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a8f6b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ecb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_34.9 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_34.10, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
T_34.11 ;
    %load/vec4 v0000018ff8a90830_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_34.12, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000018ff8a91050_0;
    %pad/s 37;
    %pad/s 42;
    %muli 18, 0, 42;
    %pad/s 43;
    %load/vec4 v0000018ff8a90830_0;
    %pad/s 43;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8fe30, 0, 4;
    %load/vec4 v0000018ff8a90830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
    %jmp T_34.11;
T_34.12 ;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_34.9;
T_34.10 ;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0000018ff8a8f250_0;
    %cmpi/e 1, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_34.15, 4;
    %load/vec4 v0000018ff8a8c260_0;
    %and;
T_34.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.13, 8;
    %load/vec4 v0000018ff8a8aaa0_0;
    %load/vec4 v0000018ff8a8f6b0_0;
    %pad/u 9;
    %pad/u 14;
    %muli 18, 0, 14;
    %pad/u 15;
    %load/vec4 v0000018ff8a8ecb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8fe30, 0, 4;
    %load/vec4 v0000018ff8a8ecb0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_34.16, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ecb0_0, 0;
    %load/vec4 v0000018ff8a8f6b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ff8a8f6b0_0, 0;
    %jmp T_34.19;
T_34.18 ;
    %load/vec4 v0000018ff8a8f6b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018ff8a8f6b0_0, 0;
T_34.19 ;
    %jmp T_34.17;
T_34.16 ;
    %load/vec4 v0000018ff8a8ecb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8ecb0_0, 0;
T_34.17 ;
    %jmp T_34.14;
T_34.13 ;
    %load/vec4 v0000018ff8a8f250_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_34.22, 4;
    %load/vec4 v0000018ff8a8ac80_0;
    %and;
T_34.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.20, 8;
    %load/vec4 v0000018ff8a8ae60_0;
    %load/vec4 v0000018ff8a8f6b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 37;
    %pad/u 42;
    %muli 18, 0, 42;
    %pad/u 43;
    %load/vec4 v0000018ff8a8ecb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8fe30, 0, 4;
    %load/vec4 v0000018ff8a8ecb0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_34.23, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ecb0_0, 0;
    %load/vec4 v0000018ff8a8f6b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000018ff8a8f6b0_0, 0;
    %jmp T_34.24;
T_34.23 ;
    %load/vec4 v0000018ff8a8ecb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8ecb0_0, 0;
T_34.24 ;
T_34.20 ;
T_34.14 ;
T_34.7 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000018ff8a83ec0;
T_35 ;
    %wait E_0000018ff88d2190;
    %load/vec4 v0000018ff8a8fbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018ff8a8f750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018ff8a8b220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ff8a8f930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a8b0e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a90fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a8e990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.2 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.4 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_35.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
T_35.6 ;
    %load/vec4 v0000018ff8a90830_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.7, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000018ff8a91050_0;
    %pad/s 36;
    %pad/s 40;
    %muli 10, 0, 40;
    %pad/s 41;
    %load/vec4 v0000018ff8a90830_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8ad20, 0, 4;
    %load/vec4 v0000018ff8a90830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.4;
T_35.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.8 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
T_35.10 ;
    %load/vec4 v0000018ff8a90830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.11, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000018ff8a91050_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000018ff8a90830_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8af00, 0, 4;
    %load/vec4 v0000018ff8a90830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a90830_0, 0, 32;
    %jmp T_35.10;
T_35.11 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a90c90, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.8;
T_35.9 ;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000018ff8a8f250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %jmp T_35.20;
T_35.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ff8a8f930_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.21 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.22, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.21;
T_35.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.23 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.24, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a90c90, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.23;
T_35.24 ;
    %jmp T_35.20;
T_35.13 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ff8a8f930_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.25 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.26, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.25;
T_35.26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.27 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.28, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a90c90, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.27;
T_35.28 ;
    %jmp T_35.20;
T_35.14 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ff8a8f930_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.29 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.30, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.29;
T_35.30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.31 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.32, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a90c90, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.31;
T_35.32 ;
    %jmp T_35.20;
T_35.15 ;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %muli 12, 0, 32;
    %add;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %pad/u 11;
    %assign/vec4 v0000018ff8a8f750_0, 0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %add;
    %pad/u 6;
    %assign/vec4 v0000018ff8a8b220_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 10;
    %pad/u 15;
    %muli 18, 0, 15;
    %pad/u 16;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 0, 0, 32;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8fe30, 4;
    %assign/vec4 v0000018ff8a8b0e0_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 10;
    %pad/u 15;
    %muli 18, 0, 15;
    %pad/u 16;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8fe30, 4;
    %assign/vec4 v0000018ff8a90fb0_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 10;
    %pad/u 15;
    %muli 18, 0, 15;
    %pad/u 16;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8fe30, 4;
    %assign/vec4 v0000018ff8a8e990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %assign/vec4 v0000018ff8a8fed0_0, 0;
    %load/vec4 v0000018ff8a908d0_0;
    %assign/vec4 v0000018ff8a90e70_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000018ff8a8fd90_0, 0;
    %load/vec4 v0000018ff8a900b0_0;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %load/vec4 v0000018ff8a8fed0_0;
    %assign/vec4 v0000018ff8a90a10_0, 0;
    %load/vec4 v0000018ff8a90e70_0;
    %assign/vec4 v0000018ff8a8f4d0_0, 0;
    %load/vec4 v0000018ff8a8fd90_0;
    %assign/vec4 v0000018ff8a8f7f0_0, 0;
    %load/vec4 v0000018ff8a8f570_0;
    %assign/vec4 v0000018ff8a90290_0, 0;
    %load/vec4 v0000018ff8a90bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.33, 8;
    %load/vec4 v0000018ff8a8f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.35, 8;
    %fork t_1, S_0000018ff8a836f0;
    %jmp t_0;
    .scope S_0000018ff8a836f0;
t_1 ;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8aa00, 4;
    %load/vec4 v0000018ff8a90290_0;
    %add;
    %load/vec4 v0000018ff8a8bfe0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000018ff8a8bfe0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000018ff8a884a0_0, 0, 32;
    %load/vec4 v0000018ff8a884a0_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.37, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000018ff8a88e00_0, 0, 16;
    %jmp T_35.38;
T_35.37 ;
    %load/vec4 v0000018ff8a884a0_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_35.39, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000018ff8a88e00_0, 0, 16;
    %jmp T_35.40;
T_35.39 ;
    %load/vec4 v0000018ff8a884a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000018ff8a88e00_0, 0, 16;
T_35.40 ;
T_35.38 ;
    %load/vec4 v0000018ff8a88e00_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.41, 8;
    %load/vec4 v0000018ff8a88e00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0000018ff8a88e00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %store/vec4 v0000018ff8a88e00_0, 0, 16;
T_35.41 ;
    %load/vec4 v0000018ff8a88e00_0;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v0000018ff8a8f4d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8ad20, 0, 4;
    %end;
    .scope S_0000018ff8a83ec0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
    %jmp T_35.36;
T_35.35 ;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8aa00, 4;
    %load/vec4 v0000018ff8a90290_0;
    %add;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
T_35.36 ;
T_35.33 ;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.43, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_35.45, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_35.47, 4;
    %load/vec4 v0000018ff8a8fb10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %jmp T_35.48;
T_35.47 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
T_35.48 ;
    %jmp T_35.46;
T_35.45 ;
    %load/vec4 v0000018ff8a908d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
T_35.46 ;
    %jmp T_35.44;
T_35.43 ;
    %load/vec4 v0000018ff8a8f2f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
T_35.44 ;
    %jmp T_35.20;
T_35.16 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_35.53, 4;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.53;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.52, 10;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.52;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.51, 9;
    %load/vec4 v0000018ff8a8fb10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.51;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.49, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
T_35.54 ;
    %load/vec4 v0000018ff8a91050_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_35.55, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ff8a91050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
    %load/vec4 v0000018ff8a91050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a91050_0, 0, 32;
    %jmp T_35.54;
T_35.55 ;
T_35.49 ;
    %pushi/vec4 352, 0, 32;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %muli 24, 0, 32;
    %add;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %add;
    %pad/u 11;
    %assign/vec4 v0000018ff8a8f750_0, 0;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %add;
    %pad/u 6;
    %assign/vec4 v0000018ff8a8b220_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 0, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8ad20, 4;
    %assign/vec4 v0000018ff8a8b0e0_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8ad20, 4;
    %assign/vec4 v0000018ff8a90fb0_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 9;
    %pad/u 13;
    %muli 10, 0, 13;
    %pad/u 14;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 2, 0, 32;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8ad20, 4;
    %assign/vec4 v0000018ff8a8e990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %assign/vec4 v0000018ff8a8fed0_0, 0;
    %load/vec4 v0000018ff8a908d0_0;
    %assign/vec4 v0000018ff8a90e70_0, 0;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000018ff8a8fd90_0, 0;
    %load/vec4 v0000018ff8a900b0_0;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %load/vec4 v0000018ff8a8fed0_0;
    %assign/vec4 v0000018ff8a90a10_0, 0;
    %load/vec4 v0000018ff8a90e70_0;
    %assign/vec4 v0000018ff8a8f4d0_0, 0;
    %load/vec4 v0000018ff8a8fd90_0;
    %assign/vec4 v0000018ff8a8f7f0_0, 0;
    %load/vec4 v0000018ff8a8f570_0;
    %assign/vec4 v0000018ff8a90290_0, 0;
    %load/vec4 v0000018ff8a90bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.56, 8;
    %load/vec4 v0000018ff8a8f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.58, 8;
    %fork t_3, S_0000018ff8a83880;
    %jmp t_2;
    .scope S_0000018ff8a83880;
t_3 ;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8aa00, 4;
    %load/vec4 v0000018ff8a90290_0;
    %add;
    %load/vec4 v0000018ff8a8bfe0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000018ff8a8bfe0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000018ff8a89120_0, 0, 32;
    %load/vec4 v0000018ff8a89120_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.60, 5;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0000018ff8a89d00_0, 0, 16;
    %jmp T_35.61;
T_35.60 ;
    %load/vec4 v0000018ff8a89120_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_35.62, 5;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000018ff8a89d00_0, 0, 16;
    %jmp T_35.63;
T_35.62 ;
    %load/vec4 v0000018ff8a89120_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000018ff8a89d00_0, 0, 16;
T_35.63 ;
T_35.61 ;
    %load/vec4 v0000018ff8a89d00_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.64, 8;
    %load/vec4 v0000018ff8a89d00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0000018ff8a89d00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %store/vec4 v0000018ff8a89d00_0, 0, 16;
T_35.64 ;
    %load/vec4 v0000018ff8a89d00_0;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0000018ff8a8f4d0_0;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8af00, 0, 4;
    %end;
    .scope S_0000018ff8a83ec0;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
    %jmp T_35.59;
T_35.58 ;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8aa00, 4;
    %load/vec4 v0000018ff8a90290_0;
    %add;
    %load/vec4 v0000018ff8a90a10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a8aa00, 0, 4;
T_35.59 ;
T_35.56 ;
    %load/vec4 v0000018ff8a8f2f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_35.66, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.68, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_35.70, 4;
    %load/vec4 v0000018ff8a8fb10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %jmp T_35.71;
T_35.70 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
T_35.71 ;
    %jmp T_35.69;
T_35.68 ;
    %load/vec4 v0000018ff8a908d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
T_35.69 ;
    %jmp T_35.67;
T_35.66 ;
    %load/vec4 v0000018ff8a8f2f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8f2f0_0, 0;
T_35.67 ;
    %jmp T_35.20;
T_35.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a90c90, 4;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8af00, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a8af00, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ff8a90c90, 0, 4;
    %load/vec4 v0000018ff8a908d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_35.72, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_35.74, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
    %jmp T_35.75;
T_35.74 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
T_35.75 ;
    %jmp T_35.73;
T_35.72 ;
    %load/vec4 v0000018ff8a908d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a908d0_0, 0;
T_35.73 ;
    %jmp T_35.20;
T_35.18 ;
    %pushi/vec4 736, 0, 32;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %add;
    %pad/u 11;
    %assign/vec4 v0000018ff8a8f750_0, 0;
    %pushi/vec4 56, 0, 6;
    %assign/vec4 v0000018ff8a8b220_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018ff8a90c90, 4;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000018ff8a8b0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ff8a900b0_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %assign/vec4 v0000018ff8a8fed0_0, 0;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000018ff8a8fd90_0, 0;
    %load/vec4 v0000018ff8a900b0_0;
    %assign/vec4 v0000018ff8a90bf0_0, 0;
    %load/vec4 v0000018ff8a8fed0_0;
    %assign/vec4 v0000018ff8a90a10_0, 0;
    %load/vec4 v0000018ff8a8fd90_0;
    %assign/vec4 v0000018ff8a8f7f0_0, 0;
    %load/vec4 v0000018ff8a8f430_0;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v0000018ff8a90290_0, 0;
    %load/vec4 v0000018ff8a90bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.76, 8;
    %load/vec4 v0000018ff8a8f930_0;
    %load/vec4 v0000018ff8a90290_0;
    %add;
    %assign/vec4 v0000018ff8a8f930_0, 0;
    %load/vec4 v0000018ff8a8f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.78, 8;
    %load/vec4 v0000018ff8a8f930_0;
    %load/vec4 v0000018ff8a90290_0;
    %add;
    %load/vec4 v0000018ff8a8bfe0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000018ff8a8bfe0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0000018ff8a8f930_0, 0;
T_35.78 ;
T_35.76 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_35.80, 4;
    %load/vec4 v0000018ff8a8fb10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018ff8a8fb10_0, 0;
    %jmp T_35.81;
T_35.80 ;
    %load/vec4 v0000018ff8a8ee90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018ff8a8ee90_0, 0;
T_35.81 ;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000018ff8a83ec0;
T_36 ;
    %wait E_0000018ff88d2190;
    %load/vec4 v0000018ff8a8fbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018ff8a8f890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a8ead0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000018ff8a8f250_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v0000018ff8a8f930_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.4, 5;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v0000018ff8a8f890_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0000018ff8a8f930_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_36.6, 5;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000018ff8a8f890_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0000018ff8a8f930_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000018ff8a8f890_0, 0;
T_36.7 ;
T_36.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ff8a8ead0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ff8a8ead0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000018ff8a26ec0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a8ec10_0, 0, 1;
T_37.0 ;
    %delay 5000, 0;
    %load/vec4 v0000018ff8a8ec10_0;
    %inv;
    %store/vec4 v0000018ff8a8ec10_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_0000018ff8a26ec0;
T_38 ;
    %wait E_0000018ff88d2190;
    %load/vec4 v0000018ff8a905b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ff8a8ed50_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000018ff8a8ed50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018ff8a8ed50_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000018ff8a26ec0;
T_39 ;
    %vpi_call 6 113 "$dumpfile", "tb_discriminator_mini.vcd" {0 0 0};
    %vpi_call 6 114 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018ff8a26ec0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0000018ff8a26ec0;
T_40 ;
    %wait E_0000018ff88d2c50;
    %load/vec4 v0000018ff8a8f250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5590603, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313822542, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.0 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1229212741, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.1 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1329677407, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1128353348, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.2 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 76, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1329677407, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1129270852, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.3 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1330533937, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1330533938, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347374924, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.6 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 68, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1162761029, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.7 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 20309, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1414550868, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.8 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1146048069, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000018ff8a91e10_0, 0, 128;
    %jmp T_40.10;
T_40.10 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000018ff8a26ec0;
T_41 ;
    %wait E_0000018ff88d3090;
    %load/vec4 v0000018ff8a8f250_0;
    %load/vec4 v0000018ff8a903d0_0;
    %cmp/ne;
    %jmp/0xz  T_41.0, 4;
    %vpi_call 6 141 "$display", "  [%0t] State: %s", $time, v0000018ff8a91e10_0 {0 0 0};
T_41.0 ;
    %load/vec4 v0000018ff8a8f250_0;
    %assign/vec4 v0000018ff8a903d0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0000018ff8a26ec0;
T_42 ;
    %vpi_call 6 150 "$display", "================================================================" {0 0 0};
    %vpi_call 6 151 "$display", "  SELF-CHECKING TESTBENCH: Mini Discriminator (Pipelined)" {0 0 0};
    %vpi_call 6 152 "$display", "================================================================" {0 0 0};
    %vpi_call 6 153 "$display", "\000" {0 0 0};
    %vpi_call 6 154 "$display", "Architecture: Parallel kernel MACs + 3-stage pipeline" {0 0 0};
    %vpi_call 6 155 "$display", "Input: 4 channels (2 candidate + 2 condition), 16 samples each" {0 0 0};
    %vpi_call 6 156 "$display", "Output: Single critic score" {0 0 0};
    %vpi_call 6 157 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a905b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a917d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018ff8a8efd0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a8ea30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018ff8a90970_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ff8a901f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a91730_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_42.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_42.1, 5;
    %jmp/1 T_42.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018ff88d3090;
    %jmp T_42.0;
T_42.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ff8a905b0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_42.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_42.3, 5;
    %jmp/1 T_42.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018ff88d3090;
    %jmp T_42.2;
T_42.3 ;
    %pop/vec4 1;
    %vpi_call 6 178 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 6 179 "$display", "TEST 1: Zero Input (all zeros)" {0 0 0};
    %vpi_call 6 180 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
T_42.4 ;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_42.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
    %jmp T_42.4;
T_42.5 ;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v0000018ff8a90650_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0000018ff8a90510_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018ff8a90d30_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_0000018ff8a8d140;
    %join;
    %vpi_call 6 191 "$display", "\000" {0 0 0};
    %vpi_call 6 192 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 6 193 "$display", "TEST 2: Matching Input (candidate == condition)" {0 0 0};
    %vpi_call 6 194 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
T_42.6 ;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_42.7, 5;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 6 196 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 6 196 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 6 197 "$cos", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 6 197 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %load/vec4a v0000018ff8a90150, 4;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a90150, 4;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
    %jmp T_42.6;
T_42.7 ;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0000018ff8a90650_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000018ff8a90510_0, 0, 16;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000018ff8a90d30_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_0000018ff8a8d140;
    %join;
    %vpi_call 6 207 "$display", "\000" {0 0 0};
    %vpi_call 6 208 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 6 209 "$display", "TEST 3: Mismatched Input (candidate != condition)" {0 0 0};
    %vpi_call 6 210 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
T_42.8 ;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_42.9, 5;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 6 212 "$sin", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 6 212 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %pushi/real 1677721600, 4072; load=100.000
    %pushi/real 1686628288, 4068; load=6.28318
    %pushi/real 1803886, 4046; load=6.28318
    %add/wr;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 6 213 "$cos", W<0,r> {0 1 0};
    %mul/wr;
    %vpi_func 6 213 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %load/vec4a v0000018ff8a90150, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000018ff8a90150, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
    %jmp T_42.8;
T_42.9 ;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0000018ff8a90650_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000018ff8a90510_0, 0, 16;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000018ff8a90d30_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_0000018ff8a8d140;
    %join;
    %vpi_call 6 223 "$display", "\000" {0 0 0};
    %vpi_call 6 224 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 6 225 "$display", "TEST 4: Random-like Pattern" {0 0 0};
    %vpi_call 6 226 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000018ff8a8fcf0_0;
    %muli 73, 0, 32;
    %addi 17, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %muli 37, 0, 32;
    %addi 91, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %muli 41, 0, 32;
    %addi 53, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %muli 59, 0, 32;
    %addi 23, 0, 32;
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %subi 128, 0, 32;
    %pad/s 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0000018ff8a90650_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000018ff8a90510_0, 0, 16;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000018ff8a90d30_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_0000018ff8a8d140;
    %join;
    %vpi_call 6 239 "$display", "\000" {0 0 0};
    %vpi_call 6 240 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 6 241 "$display", "TEST 5: DC Input (constant values)" {0 0 0};
    %vpi_call 6 242 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000018ff8a8fcf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_42.13, 5;
    %pushi/vec4 128, 0, 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %pushi/vec4 128, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a90150, 4, 0;
    %pushi/vec4 128, 0, 16;
    %ix/getv/s 4, v0000018ff8a8fcf0_0;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %pushi/vec4 128, 0, 16;
    %pushi/vec4 16, 0, 6;
    %pad/s 7;
    %load/vec4 v0000018ff8a8fcf0_0;
    %pad/s 7;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000018ff8a8f390, 4, 0;
    %load/vec4 v0000018ff8a8fcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ff8a8fcf0_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0000018ff8a90650_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000018ff8a90510_0, 0, 16;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000018ff8a90d30_0, 0, 32;
    %fork TD_tb_discriminator_mini.run_test, S_0000018ff8a8d140;
    %join;
    %vpi_call 6 253 "$display", "\000" {0 0 0};
    %vpi_call 6 254 "$display", "================================================================" {0 0 0};
    %vpi_call 6 255 "$display", "                    FINAL TEST SUMMARY" {0 0 0};
    %vpi_call 6 256 "$display", "================================================================" {0 0 0};
    %vpi_call 6 257 "$display", "\000" {0 0 0};
    %vpi_call 6 258 "$display", "Total Tests:  %0d", v0000018ff8a91730_0 {0 0 0};
    %vpi_call 6 259 "$display", "Total Errors: %0d", v0000018ff8a91b90_0 {0 0 0};
    %vpi_call 6 260 "$display", "\000" {0 0 0};
    %load/vec4 v0000018ff8a91b90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.14, 4;
    %vpi_call 6 263 "$display", "  ****  ALL TESTS PASSED  ****" {0 0 0};
    %vpi_call 6 264 "$display", "\000" {0 0 0};
    %vpi_call 6 265 "$display", "   ____    _    ____ ____  " {0 0 0};
    %vpi_call 6 266 "$display", "  |  _ \134  / \134  / ___/ ___| " {0 0 0};
    %vpi_call 6 267 "$display", "  | |_) |/ _ \134 \134___ \134___ \134 " {0 0 0};
    %vpi_call 6 268 "$display", "  |  __// ___ \134 ___) |__) |" {0 0 0};
    %vpi_call 6 269 "$display", "  |_|  /_/   \134_\134____/____/ " {0 0 0};
    %jmp T_42.15;
T_42.14 ;
    %vpi_call 6 271 "$display", "  ****  TESTS FAILED  ****" {0 0 0};
    %vpi_call 6 272 "$display", "\000" {0 0 0};
    %vpi_call 6 273 "$display", "   _____ _    ___ _     " {0 0 0};
    %vpi_call 6 274 "$display", "  |  ___/ \134  |_ _| |    " {0 0 0};
    %vpi_call 6 275 "$display", "  | |_ / _ \134  | || |    " {0 0 0};
    %vpi_call 6 276 "$display", "  |  _/ ___ \134 | || |___ " {0 0 0};
    %vpi_call 6 277 "$display", "  |_|/_/   \134_\134___|_____|" {0 0 0};
T_42.15 ;
    %vpi_call 6 280 "$display", "\000" {0 0 0};
    %vpi_call 6 281 "$display", "================================================================" {0 0 0};
    %delay 100000, 0;
    %vpi_call 6 284 "$finish" {0 0 0};
    %end;
    .thread T_42;
    .scope S_0000018ff8a26ec0;
T_43 ;
    %delay 705032704, 1;
    %vpi_call 6 422 "$display", "\000" {0 0 0};
    %vpi_call 6 423 "$display", "FATAL: Global timeout reached!" {0 0 0};
    %vpi_call 6 424 "$finish" {0 0 0};
    %end;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "C:\Users\James\github\ofdm-gan-sr\rtl\activation_lrelu.v";
    "C:\Users\James\github\ofdm-gan-sr\rtl\activation_tanh.v";
    "C:\Users\James\github\ofdm-gan-sr\rtl\sum_pool.v";
    "C:\Users\James\github\ofdm-gan-sr\rtl\conv1d_pipelined.v";
    "C:\Users\James\github\ofdm-gan-sr\rtl\tb_discriminator_mini.v";
    "C:\Users\James\github\ofdm-gan-sr\rtl\discriminator_mini.v";
    "C:\Users\James\github\ofdm-gan-sr\rtl\weight_rom.v";
