Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 16 14:18:21 2025
| Host         : FB47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_countdown_timing_summary_routed.rpt -pb top_countdown_timing_summary_routed.pb -rpx top_countdown_timing_summary_routed.rpx -warn_on_violation
| Design       : top_countdown
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 135 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.519        0.000                      0                  207        0.056        0.000                      0                  207        3.000        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz         95.519        0.000                      0                  207        0.205        0.000                      0                  207       49.500        0.000                       0                   137  
  clkfbout_clk_wiz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       95.528        0.000                      0                  207        0.205        0.000                      0                  207       49.500        0.000                       0                   137  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz         95.519        0.000                      0                  207        0.056        0.000                      0                  207  
clk_out1_clk_wiz    clk_out1_clk_wiz_1       95.519        0.000                      0                  207        0.056        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.208ns (50.855%)  route 2.134ns (49.145%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.923 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           1.158     3.081    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.306     3.387 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.387    u_fsm/div_cnt_0[22]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.906    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.723ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.202ns (28.904%)  route 2.957ns (71.096%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.131     0.655    u_fsm/seconds[3]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.327     0.982 r  u_fsm/seconds[5]_i_4/O
                         net (fo=2, routed)           0.778     1.760    u_fsm/seconds[5]_i_4_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.332     2.092 r  u_fsm/seconds[5]_i_6/O
                         net (fo=5, routed)           1.048     3.140    u_fsm/seconds[5]_i_6_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.264 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     3.264    u_fsm/p_0_in[5]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.600    99.105    
                         clock uncertainty           -0.149    98.956    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031    98.987    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 95.723    

Slack (MET) :             95.734ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.199ns (29.174%)  route 2.911ns (70.826%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.245     0.769    u_fsm/seconds[3]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.329     1.098 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.813     1.911    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.327     2.238 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.853     3.091    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.215 r  u_fsm/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.215    u_disp/D[3]
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_disp/clk_out1
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.029    98.949    u_disp/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.949    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 95.734    

Slack (MET) :             95.743ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.964ns (23.524%)  route 3.134ns (76.476%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.146 r  u_fsm/div_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     3.146    u_fsm/div_cnt_0[15]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.889    u_fsm/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         98.889    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 95.743    

Slack (MET) :             95.743ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.964ns (23.513%)  route 3.136ns (76.487%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.188     3.024    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_fsm/div_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_fsm/div_cnt_0[12]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    98.891    u_fsm/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         98.891    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.743    

Slack (MET) :             95.761ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.992ns (24.043%)  route 3.134ns (75.957%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.152     3.174 r  u_fsm/div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_fsm/div_cnt_0[6]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.075    98.935    u_fsm/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.761    

Slack (MET) :             95.808ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 2.119ns (52.291%)  route 1.933ns (47.709%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.839 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.958     2.797    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.301     3.098 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.098    u_fsm/div_cnt_0[23]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.906    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 95.808    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.022ns (51.344%)  route 1.916ns (48.656%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 98.444 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  u_db/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    u_db/_inferred__0/i__carry__1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.728 r  u_db/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.955     2.683    u_db/data0[15]
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.301     2.984 r  u_db/cnt[0][15]_i_2/O
                         net (fo=1, routed)           0.000     2.984    u_db/cnt[15]
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.439    98.444    u_db/clk_out1
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/C
                         clock pessimism              0.564    99.007    
                         clock uncertainty           -0.149    98.858    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.029    98.887    u_db/cnt_reg[0][15]
  -------------------------------------------------------------------
                         required time                         98.887    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.909ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.905ns (47.954%)  route 2.068ns (52.046%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.611 r  u_db/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           1.106     2.717    u_db/data0[11]
    SLICE_X55Y21         LUT3 (Prop_lut3_I2_O)        0.301     3.018 r  u_db/cnt[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.018    u_db/cnt[11]
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.440    98.445    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/C
                         clock pessimism              0.601    99.045    
                         clock uncertainty           -0.149    98.896    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    98.927    u_db/cnt_reg[0][11]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                 95.909    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 2.002ns (50.697%)  route 1.947ns (49.303%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.722 r  u_fsm/div_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.972     2.693    u_fsm/div_cnt0_carry__3_n_5
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.301     2.994 r  u_fsm/div_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.994    u_fsm/div_cnt_0[19]
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_fsm/clk_out1
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/C
                         clock pessimism              0.577    99.023    
                         clock uncertainty           -0.149    98.874    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.031    98.905    u_fsm/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 95.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_sel_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.587%)  route 0.136ns (45.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.585    -0.596    u_disp/clk_out1
    SLICE_X60Y29         FDRE                                         r  u_disp/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_disp/cnt_reg[12]/Q
                         net (fo=17, routed)          0.136    -0.296    u_disp/sel
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.059    -0.501    u_disp/seg_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_db/cnt_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.270%)  route 0.163ns (41.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.556    -0.625    u_db/clk_out1
    SLICE_X55Y27         FDRE                                         r  u_db/cnt_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 f  u_db/cnt_reg[1][2]/Q
                         net (fo=4, routed)           0.163    -0.335    u_db/cnt_reg[1][2]
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.099    -0.236 r  u_db/pulse_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u_db/pulse_out[1]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.825    -0.865    u_db/clk_out1
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120    -0.470    u_db/pulse_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.270    u_db/sync_0[3]
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.090    -0.507    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.291    u_db/p_0_in1_in
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.042    -0.249 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u_db/p_6_out[2]
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.107    -0.492    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.555    -0.626    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.317    u_db/key_level_reg_n_0_[0]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.042    -0.275 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_db/pulse_out0_out
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.107    -0.519    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.553    -0.628    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.317    u_db/sync_0[1]
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.066    -0.562    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.282%)  route 0.170ns (47.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_fsm/clk_out1
    SLICE_X58Y25         FDRE                                         r  u_fsm/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_fsm/seconds_reg[0]/Q
                         net (fo=15, routed)          0.170    -0.290    u_fsm/seconds[0]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_fsm/p_0_in[4]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.092    -0.495    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.261    u_db/p_0_in4_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.218 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    u_db/p_6_out[3]
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131    -0.469    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.319    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134    -0.463    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.321    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.465    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y21     u_db/cnt_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y22     u_db/cnt_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y21     u_db/cnt_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y22     u_db/cnt_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y23     u_db/cnt_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y23     u_db/cnt_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y22     u_db/cnt_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y21     u_db/cnt_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y27     u_db/cnt_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y27     u_db/cnt_reg[1][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     u_db/cnt_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     u_db/cnt_reg[2][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y28     u_db/cnt_reg[1][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y24     u_db/pulse_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.528ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.208ns (50.855%)  route 2.134ns (49.145%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.923 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           1.158     3.081    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.306     3.387 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.387    u_fsm/div_cnt_0[22]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.140    98.885    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.916    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 95.528    

Slack (MET) :             95.733ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.202ns (28.904%)  route 2.957ns (71.096%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.131     0.655    u_fsm/seconds[3]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.327     0.982 r  u_fsm/seconds[5]_i_4/O
                         net (fo=2, routed)           0.778     1.760    u_fsm/seconds[5]_i_4_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.332     2.092 r  u_fsm/seconds[5]_i_6/O
                         net (fo=5, routed)           1.048     3.140    u_fsm/seconds[5]_i_6_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.264 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     3.264    u_fsm/p_0_in[5]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.600    99.105    
                         clock uncertainty           -0.140    98.966    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031    98.997    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         98.997    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 95.733    

Slack (MET) :             95.743ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.199ns (29.174%)  route 2.911ns (70.826%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.245     0.769    u_fsm/seconds[3]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.329     1.098 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.813     1.911    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.327     2.238 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.853     3.091    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.215 r  u_fsm/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.215    u_disp/D[3]
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_disp/clk_out1
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.140    98.930    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.029    98.959    u_disp/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 95.743    

Slack (MET) :             95.752ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.964ns (23.524%)  route 3.134ns (76.476%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.146 r  u_fsm/div_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     3.146    u_fsm/div_cnt_0[15]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.140    98.870    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.899    u_fsm/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         98.899    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 95.752    

Slack (MET) :             95.752ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.964ns (23.513%)  route 3.136ns (76.487%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.188     3.024    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_fsm/div_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_fsm/div_cnt_0[12]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.140    98.870    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    98.901    u_fsm/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         98.901    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.752    

Slack (MET) :             95.770ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.992ns (24.043%)  route 3.134ns (75.957%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.152     3.174 r  u_fsm/div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_fsm/div_cnt_0[6]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.140    98.870    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.075    98.945    u_fsm/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.770    

Slack (MET) :             95.818ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 2.119ns (52.291%)  route 1.933ns (47.709%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.839 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.958     2.797    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.301     3.098 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.098    u_fsm/div_cnt_0[23]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.140    98.885    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.916    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 95.818    

Slack (MET) :             95.913ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.022ns (51.344%)  route 1.916ns (48.656%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 98.444 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  u_db/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    u_db/_inferred__0/i__carry__1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.728 r  u_db/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.955     2.683    u_db/data0[15]
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.301     2.984 r  u_db/cnt[0][15]_i_2/O
                         net (fo=1, routed)           0.000     2.984    u_db/cnt[15]
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.439    98.444    u_db/clk_out1
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/C
                         clock pessimism              0.564    99.007    
                         clock uncertainty           -0.140    98.868    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.029    98.897    u_db/cnt_reg[0][15]
  -------------------------------------------------------------------
                         required time                         98.897    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 95.913    

Slack (MET) :             95.919ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.905ns (47.954%)  route 2.068ns (52.046%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.611 r  u_db/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           1.106     2.717    u_db/data0[11]
    SLICE_X55Y21         LUT3 (Prop_lut3_I2_O)        0.301     3.018 r  u_db/cnt[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.018    u_db/cnt[11]
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.440    98.445    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/C
                         clock pessimism              0.601    99.045    
                         clock uncertainty           -0.140    98.906    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    98.937    u_db/cnt_reg[0][11]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                 95.919    

Slack (MET) :             95.920ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 2.002ns (50.697%)  route 1.947ns (49.303%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.722 r  u_fsm/div_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.972     2.693    u_fsm/div_cnt0_carry__3_n_5
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.301     2.994 r  u_fsm/div_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.994    u_fsm/div_cnt_0[19]
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_fsm/clk_out1
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/C
                         clock pessimism              0.577    99.023    
                         clock uncertainty           -0.140    98.884    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.031    98.915    u_fsm/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.915    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 95.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_sel_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.587%)  route 0.136ns (45.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.585    -0.596    u_disp/clk_out1
    SLICE_X60Y29         FDRE                                         r  u_disp/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_disp/cnt_reg[12]/Q
                         net (fo=17, routed)          0.136    -0.296    u_disp/sel
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.059    -0.501    u_disp/seg_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_db/cnt_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.270%)  route 0.163ns (41.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.556    -0.625    u_db/clk_out1
    SLICE_X55Y27         FDRE                                         r  u_db/cnt_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 f  u_db/cnt_reg[1][2]/Q
                         net (fo=4, routed)           0.163    -0.335    u_db/cnt_reg[1][2]
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.099    -0.236 r  u_db/pulse_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u_db/pulse_out[1]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.825    -0.865    u_db/clk_out1
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/C
                         clock pessimism              0.274    -0.590    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120    -0.470    u_db/pulse_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.270    u_db/sync_0[3]
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.090    -0.507    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.291    u_db/p_0_in1_in
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.042    -0.249 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u_db/p_6_out[2]
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.107    -0.492    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.555    -0.626    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.317    u_db/key_level_reg_n_0_[0]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.042    -0.275 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_db/pulse_out0_out
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.107    -0.519    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.553    -0.628    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.317    u_db/sync_0[1]
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.066    -0.562    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.282%)  route 0.170ns (47.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_fsm/clk_out1
    SLICE_X58Y25         FDRE                                         r  u_fsm/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_fsm/seconds_reg[0]/Q
                         net (fo=15, routed)          0.170    -0.290    u_fsm/seconds[0]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_fsm/p_0_in[4]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.092    -0.495    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.261    u_db/p_0_in4_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.218 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    u_db/p_6_out[3]
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131    -0.469    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.319    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134    -0.463    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.321    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.465    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y21     u_db/cnt_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y22     u_db/cnt_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y21     u_db/cnt_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y22     u_db/cnt_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y23     u_db/cnt_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y23     u_db/cnt_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y22     u_db/cnt_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X55Y21     u_db/cnt_reg[0][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y22     u_db/cnt_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y27     u_db/cnt_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y27     u_db/cnt_reg[1][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     u_db/cnt_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     u_db/cnt_reg[2][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y21     u_db/cnt_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y28     u_db/cnt_reg[1][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y21     u_db/cnt_reg[3][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y24     u_db/pulse_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       95.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.208ns (50.855%)  route 2.134ns (49.145%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.923 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           1.158     3.081    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.306     3.387 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.387    u_fsm/div_cnt_0[22]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.906    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.723ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.202ns (28.904%)  route 2.957ns (71.096%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.131     0.655    u_fsm/seconds[3]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.327     0.982 r  u_fsm/seconds[5]_i_4/O
                         net (fo=2, routed)           0.778     1.760    u_fsm/seconds[5]_i_4_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.332     2.092 r  u_fsm/seconds[5]_i_6/O
                         net (fo=5, routed)           1.048     3.140    u_fsm/seconds[5]_i_6_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.264 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     3.264    u_fsm/p_0_in[5]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.600    99.105    
                         clock uncertainty           -0.149    98.956    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031    98.987    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 95.723    

Slack (MET) :             95.734ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.199ns (29.174%)  route 2.911ns (70.826%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.245     0.769    u_fsm/seconds[3]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.329     1.098 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.813     1.911    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.327     2.238 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.853     3.091    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.215 r  u_fsm/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.215    u_disp/D[3]
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_disp/clk_out1
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.029    98.949    u_disp/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.949    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 95.734    

Slack (MET) :             95.743ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.964ns (23.524%)  route 3.134ns (76.476%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.146 r  u_fsm/div_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     3.146    u_fsm/div_cnt_0[15]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.889    u_fsm/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         98.889    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 95.743    

Slack (MET) :             95.743ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.964ns (23.513%)  route 3.136ns (76.487%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.188     3.024    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_fsm/div_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_fsm/div_cnt_0[12]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    98.891    u_fsm/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         98.891    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.743    

Slack (MET) :             95.761ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.992ns (24.043%)  route 3.134ns (75.957%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.152     3.174 r  u_fsm/div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_fsm/div_cnt_0[6]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.075    98.935    u_fsm/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.761    

Slack (MET) :             95.808ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 2.119ns (52.291%)  route 1.933ns (47.709%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.839 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.958     2.797    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.301     3.098 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.098    u_fsm/div_cnt_0[23]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.906    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 95.808    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.022ns (51.344%)  route 1.916ns (48.656%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 98.444 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  u_db/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    u_db/_inferred__0/i__carry__1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.728 r  u_db/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.955     2.683    u_db/data0[15]
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.301     2.984 r  u_db/cnt[0][15]_i_2/O
                         net (fo=1, routed)           0.000     2.984    u_db/cnt[15]
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.439    98.444    u_db/clk_out1
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/C
                         clock pessimism              0.564    99.007    
                         clock uncertainty           -0.149    98.858    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.029    98.887    u_db/cnt_reg[0][15]
  -------------------------------------------------------------------
                         required time                         98.887    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.909ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.905ns (47.954%)  route 2.068ns (52.046%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.611 r  u_db/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           1.106     2.717    u_db/data0[11]
    SLICE_X55Y21         LUT3 (Prop_lut3_I2_O)        0.301     3.018 r  u_db/cnt[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.018    u_db/cnt[11]
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.440    98.445    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/C
                         clock pessimism              0.601    99.045    
                         clock uncertainty           -0.149    98.896    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    98.927    u_db/cnt_reg[0][11]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                 95.909    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz rise@100.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 2.002ns (50.697%)  route 1.947ns (49.303%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.722 r  u_fsm/div_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.972     2.693    u_fsm/div_cnt0_carry__3_n_5
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.301     2.994 r  u_fsm/div_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.994    u_fsm/div_cnt_0[19]
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_fsm/clk_out1
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/C
                         clock pessimism              0.577    99.023    
                         clock uncertainty           -0.149    98.874    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.031    98.905    u_fsm/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 95.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_sel_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.587%)  route 0.136ns (45.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.585    -0.596    u_disp/clk_out1
    SLICE_X60Y29         FDRE                                         r  u_disp/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_disp/cnt_reg[12]/Q
                         net (fo=17, routed)          0.136    -0.296    u_disp/sel
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.059    -0.352    u_disp/seg_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_db/cnt_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.270%)  route 0.163ns (41.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.556    -0.625    u_db/clk_out1
    SLICE_X55Y27         FDRE                                         r  u_db/cnt_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 f  u_db/cnt_reg[1][2]/Q
                         net (fo=4, routed)           0.163    -0.335    u_db/cnt_reg[1][2]
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.099    -0.236 r  u_db/pulse_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u_db/pulse_out[1]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.825    -0.865    u_db/clk_out1
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.149    -0.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120    -0.321    u_db/pulse_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.270    u_db/sync_0[3]
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.149    -0.448    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.090    -0.358    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.291    u_db/p_0_in1_in
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.042    -0.249 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u_db/p_6_out[2]
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.107    -0.343    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.555    -0.626    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.317    u_db/key_level_reg_n_0_[0]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.042    -0.275 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_db/pulse_out0_out
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.149    -0.477    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.107    -0.370    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.553    -0.628    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.317    u_db/sync_0[1]
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.149    -0.479    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.066    -0.413    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.282%)  route 0.170ns (47.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_fsm/clk_out1
    SLICE_X58Y25         FDRE                                         r  u_fsm/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_fsm/seconds_reg[0]/Q
                         net (fo=15, routed)          0.170    -0.290    u_fsm/seconds[0]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_fsm/p_0_in[4]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.092    -0.346    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.261    u_db/p_0_in4_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.218 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    u_db/p_6_out[3]
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.149    -0.451    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131    -0.320    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.319    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.149    -0.448    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134    -0.314    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.321    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.316    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       95.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.519ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.208ns (50.855%)  route 2.134ns (49.145%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.923 r  u_fsm/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           1.158     3.081    u_fsm/div_cnt0_carry__4_n_6
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.306     3.387 r  u_fsm/div_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.387    u_fsm/div_cnt_0[22]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[22]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.906    u_fsm/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                 95.519    

Slack (MET) :             95.723ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.202ns (28.904%)  route 2.957ns (71.096%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.131     0.655    u_fsm/seconds[3]
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.327     0.982 r  u_fsm/seconds[5]_i_4/O
                         net (fo=2, routed)           0.778     1.760    u_fsm/seconds[5]_i_4_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.332     2.092 r  u_fsm/seconds[5]_i_6/O
                         net (fo=5, routed)           1.048     3.140    u_fsm/seconds[5]_i_6_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.264 r  u_fsm/seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     3.264    u_fsm/p_0_in[5]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[5]/C
                         clock pessimism              0.600    99.105    
                         clock uncertainty           -0.149    98.956    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031    98.987    u_fsm/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         98.987    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 95.723    

Slack (MET) :             95.734ns  (required time - arrival time)
  Source:                 u_fsm/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.199ns (29.174%)  route 2.911ns (70.826%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.617    -0.895    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  u_fsm/seconds_reg[3]/Q
                         net (fo=19, routed)          1.245     0.769    u_fsm/seconds[3]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.329     1.098 r  u_fsm/seg_out[7]_i_5/O
                         net (fo=6, routed)           0.813     1.911    u_fsm/seg_out[7]_i_5_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.327     2.238 r  u_fsm/seg_out[4]_i_2/O
                         net (fo=2, routed)           0.853     3.091    u_fsm/seg_out[4]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.215 r  u_fsm/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     3.215    u_disp/D[3]
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.501    98.506    u_disp/clk_out1
    SLICE_X61Y24         FDSE                                         r  u_disp/seg_out_reg[4]/C
                         clock pessimism              0.564    99.069    
                         clock uncertainty           -0.149    98.920    
    SLICE_X61Y24         FDSE (Setup_fdse_C_D)        0.029    98.949    u_disp/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.949    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 95.734    

Slack (MET) :             95.743ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.964ns (23.524%)  route 3.134ns (76.476%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.146 r  u_fsm/div_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     3.146    u_fsm/div_cnt_0[15]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[15]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029    98.889    u_fsm/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         98.889    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 95.743    

Slack (MET) :             95.743ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.964ns (23.513%)  route 3.136ns (76.487%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.188     3.024    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.148 r  u_fsm/div_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.148    u_fsm/div_cnt_0[12]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[12]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.031    98.891    u_fsm/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         98.891    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 95.743    

Slack (MET) :             95.761ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.992ns (24.043%)  route 3.134ns (75.957%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.560    -0.952    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.533 f  u_fsm/div_cnt_reg[2]/Q
                         net (fo=2, routed)           1.152     0.619    u_fsm/div_cnt[2]
    SLICE_X57Y18         LUT4 (Prop_lut4_I3_O)        0.297     0.916 r  u_fsm/div_cnt[23]_i_8/O
                         net (fo=1, routed)           0.796     1.712    u_fsm/div_cnt[23]_i_8_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.124     1.836 f  u_fsm/div_cnt[23]_i_2/O
                         net (fo=24, routed)          1.186     3.022    u_fsm/tick_1hz
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.152     3.174 r  u_fsm/div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.174    u_fsm/div_cnt_0[6]
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.441    98.446    u_fsm/clk_out1
    SLICE_X55Y19         FDRE                                         r  u_fsm/div_cnt_reg[6]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.075    98.935    u_fsm/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                 95.761    

Slack (MET) :             95.808ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 2.119ns (52.291%)  route 1.933ns (47.709%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  u_fsm/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.600    u_fsm/div_cnt0_carry__3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.839 r  u_fsm/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.958     2.797    u_fsm/div_cnt0_carry__4_n_5
    SLICE_X57Y18         LUT2 (Prop_lut2_I1_O)        0.301     3.098 r  u_fsm/div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.098    u_fsm/div_cnt_0[23]
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.443    98.448    u_fsm/clk_out1
    SLICE_X57Y18         FDRE                                         r  u_fsm/div_cnt_reg[23]/C
                         clock pessimism              0.577    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.031    98.906    u_fsm/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                 95.808    

Slack (MET) :             95.903ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.022ns (51.344%)  route 1.916ns (48.656%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 98.444 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  u_db/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.489    u_db/_inferred__0/i__carry__1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.728 r  u_db/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.955     2.683    u_db/data0[15]
    SLICE_X57Y22         LUT3 (Prop_lut3_I2_O)        0.301     2.984 r  u_db/cnt[0][15]_i_2/O
                         net (fo=1, routed)           0.000     2.984    u_db/cnt[15]
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.439    98.444    u_db/clk_out1
    SLICE_X57Y22         FDRE                                         r  u_db/cnt_reg[0][15]/C
                         clock pessimism              0.564    99.007    
                         clock uncertainty           -0.149    98.858    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.029    98.887    u_db/cnt_reg[0][15]
  -------------------------------------------------------------------
                         required time                         98.887    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 95.903    

Slack (MET) :             95.909ns  (required time - arrival time)
  Source:                 u_db/cnt_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/cnt_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.905ns (47.954%)  route 2.068ns (52.046%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_db/cnt_reg[0][2]/Q
                         net (fo=3, routed)           0.962     0.426    u_db/cnt_reg[0][2]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.255 r  u_db/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.255    u_db/_inferred__0/i__carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  u_db/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.372    u_db/_inferred__0/i__carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.611 r  u_db/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           1.106     2.717    u_db/data0[11]
    SLICE_X55Y21         LUT3 (Prop_lut3_I2_O)        0.301     3.018 r  u_db/cnt[0][11]_i_1/O
                         net (fo=1, routed)           0.000     3.018    u_db/cnt[11]
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.440    98.445    u_db/clk_out1
    SLICE_X55Y21         FDRE                                         r  u_db/cnt_reg[0][11]/C
                         clock pessimism              0.601    99.045    
                         clock uncertainty           -0.149    98.896    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    98.927    u_db/cnt_reg[0][11]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                 95.909    

Slack (MET) :             95.911ns  (required time - arrival time)
  Source:                 u_fsm/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_1 rise@100.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 2.002ns (50.697%)  route 1.947ns (49.303%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.557    -0.955    u_fsm/clk_out1
    SLICE_X57Y21         FDRE                                         r  u_fsm/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  u_fsm/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.975     0.440    u_fsm/div_cnt[5]
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     1.249 r  u_fsm/div_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.249    u_fsm/div_cnt0_carry__0_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  u_fsm/div_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.366    u_fsm/div_cnt0_carry__1_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  u_fsm/div_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    u_fsm/div_cnt0_carry__2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.722 r  u_fsm/div_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.972     2.693    u_fsm/div_cnt0_carry__3_n_5
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.301     2.994 r  u_fsm/div_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.994    u_fsm/div_cnt_0[19]
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.442    98.447    u_fsm/clk_out1
    SLICE_X57Y20         FDRE                                         r  u_fsm/div_cnt_reg[19]/C
                         clock pessimism              0.577    99.023    
                         clock uncertainty           -0.149    98.874    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.031    98.905    u_fsm/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 95.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/seg_sel_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.587%)  route 0.136ns (45.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.585    -0.596    u_disp/clk_out1
    SLICE_X60Y29         FDRE                                         r  u_disp/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u_disp/cnt_reg[12]/Q
                         net (fo=17, routed)          0.136    -0.296    u_disp/sel
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.855    -0.835    u_disp/clk_out1
    SLICE_X64Y29         FDSE                                         r  u_disp/seg_sel_reg[0]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X64Y29         FDSE (Hold_fdse_C_D)         0.059    -0.352    u_disp/seg_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_db/cnt_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.270%)  route 0.163ns (41.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.556    -0.625    u_db/clk_out1
    SLICE_X55Y27         FDRE                                         r  u_db/cnt_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.497 f  u_db/cnt_reg[1][2]/Q
                         net (fo=4, routed)           0.163    -0.335    u_db/cnt_reg[1][2]
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.099    -0.236 r  u_db/pulse_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u_db/pulse_out[1]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.825    -0.865    u_db/clk_out1
    SLICE_X56Y28         FDRE                                         r  u_db/pulse_out_reg[1]/C
                         clock pessimism              0.274    -0.590    
                         clock uncertainty            0.149    -0.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120    -0.321    u_db/pulse_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_db/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.163    -0.270    u_db/sync_0[3]
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_db/clk_out1
    SLICE_X60Y21         FDRE                                         r  u_db/sync_1_reg[3]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.149    -0.448    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.090    -0.358    u_db/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/key_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  u_db/key_level_reg[2]/Q
                         net (fo=3, routed)           0.167    -0.291    u_db/p_0_in1_in
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.042    -0.249 r  u_db/pulse_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    u_db/p_6_out[2]
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_db/clk_out1
    SLICE_X59Y26         FDRE                                         r  u_db/pulse_out_reg[2]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.107    -0.343    u_db/pulse_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.555    -0.626    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/key_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  u_db/key_level_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.317    u_db/key_level_reg_n_0_[0]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.042    -0.275 r  u_db/pulse_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    u_db/pulse_out0_out
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X57Y24         FDRE                                         r  u_db/pulse_out_reg[0]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.149    -0.477    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.107    -0.370    u_db/pulse_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_db/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.553    -0.628    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  u_db/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.317    u_db/sync_0[1]
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.821    -0.869    u_db/clk_out1
    SLICE_X55Y24         FDRE                                         r  u_db/sync_1_reg[1]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.149    -0.479    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.066    -0.413    u_db/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_fsm/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_fsm/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.282%)  route 0.170ns (47.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_fsm/clk_out1
    SLICE_X58Y25         FDRE                                         r  u_fsm/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  u_fsm/seconds_reg[0]/Q
                         net (fo=15, routed)          0.170    -0.290    u_fsm/seconds[0]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  u_fsm/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_fsm/p_0_in[4]
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_fsm/clk_out1
    SLICE_X59Y25         FDRE                                         r  u_fsm/seconds_reg[4]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.092    -0.346    u_fsm/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_db/key_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_db/pulse_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.581    -0.600    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/key_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  u_db/key_level_reg[3]/Q
                         net (fo=3, routed)           0.175    -0.261    u_db/p_0_in4_in
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.043    -0.218 r  u_db/pulse_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    u_db/p_6_out[3]
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.848    -0.842    u_db/clk_out1
    SLICE_X60Y24         FDRE                                         r  u_db/pulse_out_reg[3]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.149    -0.451    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.131    -0.320    u_db/pulse_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.584    -0.597    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  u_disp/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.319    u_disp/cnt_reg_n_0_[10]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  u_disp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    u_disp/cnt_reg[8]_i_1_n_5
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.852    -0.838    u_disp/clk_out1
    SLICE_X60Y28         FDRE                                         r  u_disp/cnt_reg[10]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.149    -0.448    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134    -0.314    u_disp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_disp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_disp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.582    -0.599    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  u_disp/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.321    u_disp/cnt_reg_n_0_[2]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  u_disp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    u_disp/cnt_reg[0]_i_1_n_5
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.849    -0.841    u_disp/clk_out1
    SLICE_X60Y26         FDRE                                         r  u_disp/cnt_reg[2]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134    -0.316    u_disp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.105    





