

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5'
================================================================
* Date:           Thu May  9 15:24:27 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.499 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_5  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add10615 = alloca i32 1"   --->   Operation 4 'alloca' 'add10615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r_8_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_8_cast"   --->   Operation 6 'read' 'arg1_r_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_7_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_7_cast"   --->   Operation 7 'read' 'arg1_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_6_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_6_cast"   --->   Operation 8 'read' 'arg1_r_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_5_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_5_cast"   --->   Operation 9 'read' 'arg1_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 10 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 11 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 12 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 13 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_9"   --->   Operation 14 'read' 'arr_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 1, i3 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_9_read, i64 %add10615"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc107"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [d1.cpp:54]   --->   Operation 18 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.67ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i_2, i3 5" [d1.cpp:54]   --->   Operation 19 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc107.split, void %VITIS_LOOP_64_7.exitStub" [d1.cpp:54]   --->   Operation 20 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%add10615_load = load i64 %add10615" [d1.cpp:60]   --->   Operation 21 'load' 'add10615_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d1.cpp:56]   --->   Operation 22 'specpipeline' 'specpipeline_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d1.cpp:54]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d1.cpp:54]   --->   Operation 24 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %i_2" [d1.cpp:54]   --->   Operation 25 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.79ns)   --->   "%sub_ln57 = sub i4 9, i4 %zext_ln54" [d1.cpp:57]   --->   Operation 26 'sub' 'sub_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.57ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i3 %i_2" [d1.cpp:60]   --->   Operation 27 'mux' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %tmp_8" [d1.cpp:60]   --->   Operation 28 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.77ns)   --->   "%tmp_9 = mux i31 @_ssdm_op_Mux.ap_auto.9i31.i4, i31 0, i31 0, i31 0, i31 0, i31 0, i31 %arg1_r_5_cast_read, i31 %arg1_r_6_cast_read, i31 %arg1_r_7_cast_read, i31 %arg1_r_8_cast_read, i4 %sub_ln57" [d1.cpp:60]   --->   Operation 29 'mux' 'tmp_9' <Predicate = (!icmp_ln54)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_9, i1 0" [d1.cpp:60]   --->   Operation 30 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln3" [d1.cpp:60]   --->   Operation 31 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : [1/1] (0.84ns)   --->   Input mux for Operation 32 '%mul_ln60 = mul i64 %zext_ln60_1, i64 %zext_ln60'
ST_2 : Operation 32 [1/1] (2.57ns)   --->   "%mul_ln60 = mul i64 %zext_ln60_1, i64 %zext_ln60" [d1.cpp:60]   --->   Operation 32 'mul' 'mul_ln60' <Predicate = (!icmp_ln54)> <Delay = 2.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.08ns)   --->   "%add_ln60 = add i64 %mul_ln60, i64 %add10615_load" [d1.cpp:60]   --->   Operation 33 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.67ns)   --->   "%add_ln54 = add i3 %i_2, i3 1" [d1.cpp:54]   --->   Operation 34 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln54 = store i3 %add_ln54, i3 %i" [d1.cpp:54]   --->   Operation 35 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln54 = store i64 %add_ln60, i64 %add10615" [d1.cpp:54]   --->   Operation 36 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc107" [d1.cpp:54]   --->   Operation 37 'br' 'br_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%add10615_load_1 = load i64 %add10615"   --->   Operation 38 'load' 'add10615_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add10615_out, i64 %add10615_load_1"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add10615_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add10615               (alloca           ) [ 011]
i                      (alloca           ) [ 011]
arg1_r_8_cast_read     (read             ) [ 011]
arg1_r_7_cast_read     (read             ) [ 011]
arg1_r_6_cast_read     (read             ) [ 011]
arg1_r_5_cast_read     (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
arr_9_read             (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_2                    (load             ) [ 000]
icmp_ln54              (icmp             ) [ 011]
br_ln54                (br               ) [ 000]
add10615_load          (load             ) [ 000]
specpipeline_ln56      (specpipeline     ) [ 000]
speclooptripcount_ln54 (speclooptripcount) [ 000]
specloopname_ln54      (specloopname     ) [ 000]
zext_ln54              (zext             ) [ 000]
sub_ln57               (sub              ) [ 000]
tmp_8                  (mux              ) [ 000]
zext_ln60              (zext             ) [ 000]
tmp_9                  (mux              ) [ 000]
shl_ln3                (bitconcatenate   ) [ 000]
zext_ln60_1            (zext             ) [ 000]
mul_ln60               (mul              ) [ 000]
add_ln60               (add              ) [ 000]
add_ln54               (add              ) [ 000]
store_ln54             (store            ) [ 000]
store_ln54             (store            ) [ 000]
br_ln54                (br               ) [ 000]
add10615_load_1        (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_5_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_6_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_7_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_8_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add10615_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add10615_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i32.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i31.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="add10615_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add10615/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="arg1_r_8_cast_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="0" index="1" bw="31" slack="0"/>
<pin id="73" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_cast_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="arg1_r_7_cast_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="0"/>
<pin id="78" dir="0" index="1" bw="31" slack="0"/>
<pin id="79" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_cast_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arg1_r_6_cast_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="31" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_cast_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arg1_r_5_cast_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="0" index="1" bw="31" slack="0"/>
<pin id="91" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_cast_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg1_r_4_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_r_3_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg1_r_2_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg1_r_1_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arr_9_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_9_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="mul_ln60_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_2_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="1"/>
<pin id="147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln54_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add10615_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add10615_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln54_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sub_ln57_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln57/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_8_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="32" slack="1"/>
<pin id="172" dir="0" index="4" bw="32" slack="1"/>
<pin id="173" dir="0" index="5" bw="32" slack="1"/>
<pin id="174" dir="0" index="6" bw="3" slack="0"/>
<pin id="175" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln60_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="31" slack="1"/>
<pin id="192" dir="0" index="7" bw="31" slack="1"/>
<pin id="193" dir="0" index="8" bw="31" slack="1"/>
<pin id="194" dir="0" index="9" bw="31" slack="1"/>
<pin id="195" dir="0" index="10" bw="4" slack="0"/>
<pin id="196" dir="1" index="11" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="31" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln60_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln60_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln54_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln54_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln54_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add10615_load_1_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add10615_load_1/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="add10615_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add10615 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="258" class="1005" name="arg1_r_8_cast_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="1"/>
<pin id="260" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_cast_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="arg1_r_7_cast_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="1"/>
<pin id="265" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_cast_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="arg1_r_6_cast_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="1"/>
<pin id="270" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_cast_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="arg1_r_5_cast_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="1"/>
<pin id="275" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_cast_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="arg1_r_4_reload_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="arg1_r_3_reload_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="arg1_r_2_reload_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="arg1_r_1_reload_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="60" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="145" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="145" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="182"><net_src comp="167" pin="7"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="203"><net_src comp="161" pin="2"/><net_sink comp="184" pin=10"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="184" pin="11"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="221"><net_src comp="131" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="154" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="145" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="217" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="246"><net_src comp="62" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="66" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="261"><net_src comp="70" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="184" pin=9"/></net>

<net id="266"><net_src comp="76" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="184" pin=8"/></net>

<net id="271"><net_src comp="82" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="184" pin=7"/></net>

<net id="276"><net_src comp="88" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="184" pin=6"/></net>

<net id="281"><net_src comp="94" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="167" pin=5"/></net>

<net id="286"><net_src comp="100" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="291"><net_src comp="106" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="296"><net_src comp="112" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="167" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add10615_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arr_9 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_5_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_6_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_7_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_8_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln54 : 1
		br_ln54 : 2
		zext_ln54 : 1
		sub_ln57 : 2
		tmp_8 : 1
		zext_ln60 : 2
		tmp_9 : 3
		shl_ln3 : 4
		zext_ln60_1 : 5
		mul_ln60 : 6
		add_ln60 : 7
		add_ln54 : 1
		store_ln54 : 2
		store_ln54 : 8
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln60_fu_217         |    0    |    0    |    71   |
|          |          add_ln54_fu_223         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_8_fu_167           |    0    |    0    |    26   |
|          |           tmp_9_fu_184           |    0    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln60_fu_131         |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln57_fu_161         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln54_fu_148         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |   arg1_r_8_cast_read_read_fu_70  |    0    |    0    |    0    |
|          |   arg1_r_7_cast_read_read_fu_76  |    0    |    0    |    0    |
|          |   arg1_r_6_cast_read_read_fu_82  |    0    |    0    |    0    |
|          |   arg1_r_5_cast_read_read_fu_88  |    0    |    0    |    0    |
|   read   |  arg1_r_4_reload_read_read_fu_94 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_100 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_106 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_112 |    0    |    0    |    0    |
|          |      arr_9_read_read_fu_118      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_124      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln54_fu_157         |    0    |    0    |    0    |
|   zext   |         zext_ln60_fu_179         |    0    |    0    |    0    |
|          |        zext_ln60_1_fu_212        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln3_fu_204          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   198   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add10615_reg_243      |   64   |
|arg1_r_1_reload_read_reg_293|   32   |
|arg1_r_2_reload_read_reg_288|   32   |
|arg1_r_3_reload_read_reg_283|   32   |
|arg1_r_4_reload_read_reg_278|   32   |
| arg1_r_5_cast_read_reg_273 |   31   |
| arg1_r_6_cast_read_reg_268 |   31   |
| arg1_r_7_cast_read_reg_263 |   31   |
| arg1_r_8_cast_read_reg_258 |   31   |
|          i_reg_251         |    3   |
+----------------------------+--------+
|            Total           |   319  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   319  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   319  |   198  |
+-----------+--------+--------+--------+
