#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x148622540 .scope module, "regfl_tb" "regfl_tb" 2 68;
 .timescale 0 0;
P_0x148622780 .param/l "CLK_PERIOD" 1 2 87, +C4<00000000000000000000000001100100>;
P_0x1486227c0 .param/l "RST_PULSE" 1 2 88, +C4<00000000000000000000000000011001>;
P_0x148622800 .param/l "RUNNING_CYCLES" 1 2 89, +C4<00000000000000000000000000001101>;
o0x150040d90 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1486365a0_0 .net "blk_out", 511 0, o0x150040d90;  0 drivers
v0x148636650_0 .var "clk", 0 0;
v0x1486366e0_0 .var "data_in", 63 0;
v0x148636770_0 .var "index", 2 0;
v0x148636840_0 .var "rst_b", 0 0;
v0x148636910_0 .var "write_enable", 0 0;
S_0x148621610 .scope module, "regfl_tb" "regfl" 2 77, 2 1 0, S_0x148622540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "index";
    .port_info 4 /INPUT 64 "data_in";
    .port_info 5 /OUTPUT 512 "blk_out";
v0x148635e00_0 .net "blk_out", 511 0, o0x150040d90;  alias, 0 drivers
v0x148635ea0_0 .net "clk", 0 0, v0x148636650_0;  1 drivers
v0x148636040 .array "data", 7 0;
v0x148636040_0 .net v0x148636040 0, 63 0, v0x148631eb0_0; 1 drivers
v0x148636040_1 .net v0x148636040 1, 63 0, v0x1486327a0_0; 1 drivers
v0x148636040_2 .net v0x148636040 2, 63 0, v0x148633070_0; 1 drivers
v0x148636040_3 .net v0x148636040 3, 63 0, v0x148633910_0; 1 drivers
v0x148636040_4 .net v0x148636040 4, 63 0, v0x148634290_0; 1 drivers
v0x148636040_5 .net v0x148636040 5, 63 0, v0x148634aa0_0; 1 drivers
v0x148636040_6 .net v0x148636040 6, 63 0, v0x148635330_0; 1 drivers
v0x148636040_7 .net v0x148636040 7, 63 0, v0x148635c00_0; 1 drivers
v0x148636190_0 .net "data_in", 63 0, v0x1486366e0_0;  1 drivers
v0x148636320_0 .net "index", 2 0, v0x148636770_0;  1 drivers
v0x1486363f0_0 .net "load_index", 7 0, v0x148631670_0;  1 drivers
v0x148636480_0 .net "rst_b", 0 0, v0x148636840_0;  1 drivers
v0x148636510_0 .net "write_enable", 0 0, v0x148636910_0;  1 drivers
L_0x148636a90 .part v0x148631670_0, 0, 1;
L_0x148636be0 .part v0x148631670_0, 1, 1;
L_0x148636d90 .part v0x148631670_0, 2, 1;
L_0x148636f40 .part v0x148631670_0, 3, 1;
L_0x148637050 .part v0x148631670_0, 4, 1;
L_0x1486371b0 .part v0x148631670_0, 5, 1;
L_0x148637400 .part v0x148631670_0, 6, 1;
L_0x1486375c0 .part v0x148631670_0, 7, 1;
S_0x1486206e0 .scope module, "dec_inst" "dec3to8" 2 14, 2 38 0, S_0x148621610;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "out";
v0x148620fd0_0 .net "enable", 0 0, v0x148636910_0;  alias, 1 drivers
v0x1486315c0_0 .net "in", 2 0, v0x148636770_0;  alias, 1 drivers
v0x148631670_0 .var "out", 7 0;
E_0x14861c810 .event anyedge, v0x148620fd0_0, v0x1486315c0_0;
S_0x148631780 .scope generate, "reg_inst[0]" "reg_inst[0]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x148631960 .param/l "i" 1 2 24, +C4<00>;
L_0x1486369e0 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x1486319e0 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x148631780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x148631ca0_0 .net "clear", 0 0, L_0x1486369e0;  1 drivers
v0x148631d50_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x148631df0_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x148631eb0_0 .var "data_out", 63 0;
v0x148631f60_0 .net "load", 0 0, L_0x148636a90;  1 drivers
E_0x148631c50 .event posedge, v0x148631d50_0;
S_0x1486320c0 .scope generate, "reg_inst[1]" "reg_inst[1]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x1486322a0 .param/l "i" 1 2 24, +C4<01>;
L_0x148636b70 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x148632320 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x1486320c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x148632560_0 .net "clear", 0 0, L_0x148636b70;  1 drivers
v0x148632610_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x1486326d0_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x1486327a0_0 .var "data_out", 63 0;
v0x148632830_0 .net "load", 0 0, L_0x148636be0;  1 drivers
S_0x148632980 .scope generate, "reg_inst[2]" "reg_inst[2]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x148632b40 .param/l "i" 1 2 24, +C4<010>;
L_0x148636c80 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x148632bd0 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x148632980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x148632e10_0 .net "clear", 0 0, L_0x148636c80;  1 drivers
v0x148632ec0_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x148632fa0_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x148633070_0 .var "data_out", 63 0;
v0x148633110_0 .net "load", 0 0, L_0x148636d90;  1 drivers
S_0x148633250 .scope generate, "reg_inst[3]" "reg_inst[3]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x148633450 .param/l "i" 1 2 24, +C4<011>;
L_0x148636ed0 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x1486334d0 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x148633250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x148633740_0 .net "clear", 0 0, L_0x148636ed0;  1 drivers
v0x1486337d0_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x148633860_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x148633910_0 .var "data_out", 63 0;
v0x1486339a0_0 .net "load", 0 0, L_0x148636f40;  1 drivers
S_0x148633b00 .scope generate, "reg_inst[4]" "reg_inst[4]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x148633cc0 .param/l "i" 1 2 24, +C4<0100>;
L_0x148636fe0 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x148633d50 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x148633b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x148633f90_0 .net "clear", 0 0, L_0x148636fe0;  1 drivers
v0x148634040_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x148634160_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x148634290_0 .var "data_out", 63 0;
v0x148634320_0 .net "load", 0 0, L_0x148637050;  1 drivers
S_0x148634410 .scope generate, "reg_inst[5]" "reg_inst[5]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x1486345d0 .param/l "i" 1 2 24, +C4<0101>;
L_0x148637140 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x148634660 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x148634410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x1486348a0_0 .net "clear", 0 0, L_0x148637140;  1 drivers
v0x148634950_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x1486349f0_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x148634aa0_0 .var "data_out", 63 0;
v0x148634b40_0 .net "load", 0 0, L_0x1486371b0;  1 drivers
S_0x148634ca0 .scope generate, "reg_inst[6]" "reg_inst[6]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x148634e60 .param/l "i" 1 2 24, +C4<0110>;
L_0x148637270 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x148634ef0 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x148634ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x148635130_0 .net "clear", 0 0, L_0x148637270;  1 drivers
v0x1486351e0_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x148635280_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x148635330_0 .var "data_out", 63 0;
v0x1486353d0_0 .net "load", 0 0, L_0x148637400;  1 drivers
S_0x148635530 .scope generate, "reg_inst[7]" "reg_inst[7]" 2 24, 2 24 0, S_0x148621610;
 .timescale 0 0;
P_0x148633410 .param/l "i" 1 2 24, +C4<0111>;
L_0x148636e50 .functor NOT 1, v0x148636840_0, C4<0>, C4<0>, C4<0>;
S_0x1486357b0 .scope module, "reg_inst" "rgst" 2 25, 2 52 0, S_0x148635530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "data_out";
v0x148635a20_0 .net "clear", 0 0, L_0x148636e50;  1 drivers
v0x148635ab0_0 .net "clk", 0 0, v0x148636650_0;  alias, 1 drivers
v0x148635b50_0 .net "data_in", 63 0, v0x1486366e0_0;  alias, 1 drivers
v0x148635c00_0 .var "data_out", 63 0;
v0x148635ca0_0 .net "load", 0 0, L_0x1486375c0;  1 drivers
    .scope S_0x1486319e0;
T_0 ;
    %wait E_0x148631c50;
    %load/vec4 v0x148631ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x148631eb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x148631f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x148631df0_0;
    %assign/vec4 v0x148631eb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x148632320;
T_1 ;
    %wait E_0x148631c50;
    %load/vec4 v0x148632560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1486327a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x148632830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1486326d0_0;
    %assign/vec4 v0x1486327a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x148632bd0;
T_2 ;
    %wait E_0x148631c50;
    %load/vec4 v0x148632e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x148633070_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x148633110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x148632fa0_0;
    %assign/vec4 v0x148633070_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1486334d0;
T_3 ;
    %wait E_0x148631c50;
    %load/vec4 v0x148633740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x148633910_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1486339a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x148633860_0;
    %assign/vec4 v0x148633910_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x148633d50;
T_4 ;
    %wait E_0x148631c50;
    %load/vec4 v0x148633f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x148634290_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x148634320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x148634160_0;
    %assign/vec4 v0x148634290_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x148634660;
T_5 ;
    %wait E_0x148631c50;
    %load/vec4 v0x1486348a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x148634aa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x148634b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1486349f0_0;
    %assign/vec4 v0x148634aa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x148634ef0;
T_6 ;
    %wait E_0x148631c50;
    %load/vec4 v0x148635130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x148635330_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1486353d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x148635280_0;
    %assign/vec4 v0x148635330_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1486357b0;
T_7 ;
    %wait E_0x148631c50;
    %load/vec4 v0x148635a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x148635c00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x148635ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x148635b50_0;
    %assign/vec4 v0x148635c00_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1486206e0;
T_8 ;
    %wait E_0x14861c810;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x148631670_0, 0, 8;
    %load/vec4 v0x148620fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x1486315c0_0;
    %store/vec4 v0x148631670_0, 4, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x148622540;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148636650_0, 0, 1;
    %pushi/vec4 13, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x148636650_0;
    %inv;
    %store/vec4 v0x148636650_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x148622540;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148636840_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148636840_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x148622540;
T_11 ;
    %pushi/vec4 13, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 106 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %store/vec4 v0x148636770_0, 0, 3;
    %vpi_func 2 107 "$urandom" 32 {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1486366e0_0, 4, 32;
    %vpi_func 2 108 "$urandom" 32 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1486366e0_0, 4, 32;
    %delay 100, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x148622540;
T_12 ;
    %vpi_call 2 115 "$display", "wr_en | index | data | blk" {0 0 0};
    %vpi_call 2 116 "$monitor", " %b  |  %x  | %x  |  %x ", v0x148636910_0, v0x148636770_0, v0x1486366e0_0, v0x1486365a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148636910_0, 0, 1;
    %delay 600, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x148636910_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x148636910_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "regfl.v";
