6191
6210
zhang-x1.ece.cornell.edu
bdw_work/trace/sim.REG_V.s.trace
2
0
0
0
1605639993
1605639995
/opt/cadence/STRATUS172/bin/hub_ncverilog -f bdw_work/sims/REG_V/siminfo +ncinput+bdw_work/sims/REG_V/ncverilog.do +nclibdirname+bdw_work/sims/REG_V +libext+.v +define+ioConfig +define+BDW_RTL_dut_REG +nowarn+LIBNOU +hubSetOption+libdef=bdw_work/sims/REG_V/sim_REG_V.so +hubSetOption+bdr=bdw_work/sims/REG_V/sim.bdr -l bdw_work/sims/REG_V/bdw_sim_verilog.log

