<stg><name>bn_relu_small</name>


<trans_list>

<trans id="3849" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3879" from="3" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3867" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3868" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3873" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3875" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3876" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3877" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="15" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %row_tile_start_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %row_tile_start)

]]></Node>
<StgValue><ssdm name="row_tile_start_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:67  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %row_tile_start_read, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9">
<![CDATA[
:68  %trunc_ln289 = trunc i9 %row_tile_start_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln289"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:69  %sub_ln289 = sub i9 0, %row_tile_start_read

]]></Node>
<StgValue><ssdm name="sub_ln289"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="9">
<![CDATA[
:70  %trunc_ln289_1 = trunc i9 %sub_ln289 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln289_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %trunc_ln290_1 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %sub_ln289, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln290_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79  %trunc_ln290_2 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %row_tile_start_read, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln290_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1  %DDR_buf_V_offset_rea = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %DDR_buf_V_offset)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_offset_rea"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %bn_bias_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_31_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_31_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %bn_bias_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_30_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_30_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %bn_bias_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_29_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_29_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %bn_bias_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_28_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_28_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %bn_bias_27_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_27_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_27_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %bn_bias_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_26_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_26_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %bn_bias_25_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_25_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_25_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %bn_bias_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_24_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_24_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %bn_bias_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_23_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_23_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %bn_bias_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_22_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_22_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %bn_bias_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_21_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_21_V_read_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %bn_bias_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_20_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_20_V_read_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %bn_bias_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_19_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_19_V_read_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %bn_bias_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_18_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_18_V_read_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %bn_bias_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_17_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_17_V_read_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %bn_bias_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_16_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_16_V_read_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %bn_bias_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_15_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_15_V_read_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %bn_bias_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_14_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_14_V_read_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %bn_bias_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_13_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_13_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %bn_bias_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_12_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_12_V_read_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %bn_bias_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_11_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_11_V_read_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %bn_bias_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_10_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_10_V_read_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %bn_bias_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_9_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_9_V_read_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  %bn_bias_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_8_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_8_V_read_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %bn_bias_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_7_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_7_V_read_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %bn_bias_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_6_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_6_V_read_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %bn_bias_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_5_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_5_V_read_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %bn_bias_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_4_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_4_V_read_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %bn_bias_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_3_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_3_V_read_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %bn_bias_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_2_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_2_V_read_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %bn_bias_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_1_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_1_V_read_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %bn_bias_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_bias_0_V_read)

]]></Node>
<StgValue><ssdm name="bn_bias_0_V_read_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %bn_weight_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_31_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_31_V_read_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %bn_weight_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_30_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_30_V_read_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %bn_weight_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_29_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_29_V_read_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37  %bn_weight_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_28_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_28_V_read_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %bn_weight_27_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_27_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_27_V_read_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %bn_weight_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_26_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_26_V_read_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %bn_weight_25_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_25_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_25_V_read_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41  %bn_weight_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_24_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_24_V_read_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %bn_weight_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_23_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_23_V_read_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %bn_weight_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_22_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_22_V_read_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %bn_weight_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_21_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_21_V_read_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %bn_weight_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_20_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_20_V_read_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %bn_weight_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_19_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_19_V_read_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47  %bn_weight_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_18_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_18_V_read_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %bn_weight_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_17_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_17_V_read_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:49  %bn_weight_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_16_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_16_V_read_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %bn_weight_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_15_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_15_V_read_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %bn_weight_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_14_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_14_V_read_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %bn_weight_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_13_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_13_V_read_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %bn_weight_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_12_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_12_V_read_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %bn_weight_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_11_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_11_V_read_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %bn_weight_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_10_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_10_V_read_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %bn_weight_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_9_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_9_V_read_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %bn_weight_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_8_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_8_V_read_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %bn_weight_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_7_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_7_V_read_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %bn_weight_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_6_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_6_V_read_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %bn_weight_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_5_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_5_V_read_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61  %bn_weight_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_4_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_4_V_read_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %bn_weight_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_3_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_3_V_read_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %bn_weight_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_2_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_2_V_read_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %bn_weight_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_1_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_1_V_read_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65  %bn_weight_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bn_weight_0_V_read)

]]></Node>
<StgValue><ssdm name="bn_weight_0_V_read_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecInterface(i512* %DDR_buf_V, [6 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3254400, [7 x i8]* @p_str59, [6 x i8]* @p_str57, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:71  %tmp_97 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 0, i1 %trunc_ln289_1)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:72  %sub_ln289_1 = sub i4 0, %tmp_97

]]></Node>
<StgValue><ssdm name="sub_ln289_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:73  %tmp_98 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 0, i1 %trunc_ln289)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:74  %select_ln289 = select i1 %tmp_96, i4 %sub_ln289_1, i4 %tmp_98

]]></Node>
<StgValue><ssdm name="select_ln289"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="8">
<![CDATA[
:76  %sext_ln290 = sext i8 %trunc_ln290_1 to i31

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="31">
<![CDATA[
:77  %zext_ln290 = zext i31 %sext_ln290 to i32

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %sub_ln290 = sub i32 0, %zext_ln290

]]></Node>
<StgValue><ssdm name="sub_ln290"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="8">
<![CDATA[
:80  %sext_ln290_1 = sext i8 %trunc_ln290_2 to i31

]]></Node>
<StgValue><ssdm name="sext_ln290_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="31">
<![CDATA[
:81  %zext_ln290_1 = zext i31 %sext_ln290_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln290_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %select_ln290 = select i1 %tmp_96, i32 %sub_ln290, i32 %zext_ln290_1

]]></Node>
<StgValue><ssdm name="select_ln290"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:83  %sub_ln291 = sub i4 -8, %select_ln289

]]></Node>
<StgValue><ssdm name="sub_ln291"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="16">
<![CDATA[
:84  %sext_ln1116 = sext i16 %bn_weight_0_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:85  %shl_ln = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_0_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="23">
<![CDATA[
:86  %sext_ln728 = sext i23 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="23">
<![CDATA[
:87  %zext_ln1192 = zext i23 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="16">
<![CDATA[
:88  %sext_ln1116_1 = sext i16 %bn_weight_1_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:89  %shl_ln728_1 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_1_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="23">
<![CDATA[
:90  %sext_ln728_1 = sext i23 %shl_ln728_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="23">
<![CDATA[
:91  %zext_ln1192_1 = zext i23 %shl_ln728_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="16">
<![CDATA[
:92  %sext_ln1116_2 = sext i16 %bn_weight_2_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:93  %shl_ln728_2 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_2_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="23">
<![CDATA[
:94  %sext_ln728_2 = sext i23 %shl_ln728_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="23">
<![CDATA[
:95  %zext_ln1192_2 = zext i23 %shl_ln728_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="16">
<![CDATA[
:96  %sext_ln1116_3 = sext i16 %bn_weight_3_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:97  %shl_ln728_3 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_3_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="23">
<![CDATA[
:98  %sext_ln728_3 = sext i23 %shl_ln728_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="23">
<![CDATA[
:99  %zext_ln1192_3 = zext i23 %shl_ln728_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="16">
<![CDATA[
:100  %sext_ln1116_4 = sext i16 %bn_weight_4_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:101  %shl_ln728_4 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_4_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="23">
<![CDATA[
:102  %sext_ln728_4 = sext i23 %shl_ln728_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="23">
<![CDATA[
:103  %zext_ln1192_4 = zext i23 %shl_ln728_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_4"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="16">
<![CDATA[
:104  %sext_ln1116_5 = sext i16 %bn_weight_5_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:105  %shl_ln728_5 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_5_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="23">
<![CDATA[
:106  %sext_ln728_5 = sext i23 %shl_ln728_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="23">
<![CDATA[
:107  %zext_ln1192_5 = zext i23 %shl_ln728_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="16">
<![CDATA[
:108  %sext_ln1116_6 = sext i16 %bn_weight_6_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:109  %shl_ln728_6 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_6_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="23">
<![CDATA[
:110  %sext_ln728_6 = sext i23 %shl_ln728_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="23">
<![CDATA[
:111  %zext_ln1192_6 = zext i23 %shl_ln728_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_6"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="16">
<![CDATA[
:112  %sext_ln1116_7 = sext i16 %bn_weight_7_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:113  %shl_ln728_7 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_7_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="23">
<![CDATA[
:114  %sext_ln728_7 = sext i23 %shl_ln728_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="23">
<![CDATA[
:115  %zext_ln1192_7 = zext i23 %shl_ln728_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_7"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="16">
<![CDATA[
:116  %sext_ln1116_8 = sext i16 %bn_weight_8_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:117  %shl_ln728_8 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_8_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="23">
<![CDATA[
:118  %sext_ln728_8 = sext i23 %shl_ln728_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="23">
<![CDATA[
:119  %zext_ln1192_8 = zext i23 %shl_ln728_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_8"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="16">
<![CDATA[
:120  %sext_ln1116_9 = sext i16 %bn_weight_9_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:121  %shl_ln728_9 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_9_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="23">
<![CDATA[
:122  %sext_ln728_9 = sext i23 %shl_ln728_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="23">
<![CDATA[
:123  %zext_ln1192_9 = zext i23 %shl_ln728_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_9"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="16">
<![CDATA[
:124  %sext_ln1116_10 = sext i16 %bn_weight_10_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:125  %shl_ln728_s = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_10_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="23">
<![CDATA[
:126  %sext_ln728_10 = sext i23 %shl_ln728_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="23">
<![CDATA[
:127  %zext_ln1192_10 = zext i23 %shl_ln728_s to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_10"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="16">
<![CDATA[
:128  %sext_ln1116_11 = sext i16 %bn_weight_11_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:129  %shl_ln728_10 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_11_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="23">
<![CDATA[
:130  %sext_ln728_11 = sext i23 %shl_ln728_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="23">
<![CDATA[
:131  %zext_ln1192_11 = zext i23 %shl_ln728_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_11"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="16">
<![CDATA[
:132  %sext_ln1116_12 = sext i16 %bn_weight_12_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:133  %shl_ln728_11 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_12_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="23">
<![CDATA[
:134  %sext_ln728_12 = sext i23 %shl_ln728_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_12"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="23">
<![CDATA[
:135  %zext_ln1192_12 = zext i23 %shl_ln728_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_12"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="16">
<![CDATA[
:136  %sext_ln1116_13 = sext i16 %bn_weight_13_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:137  %shl_ln728_12 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_13_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="23">
<![CDATA[
:138  %sext_ln728_13 = sext i23 %shl_ln728_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="23">
<![CDATA[
:139  %zext_ln1192_13 = zext i23 %shl_ln728_12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_13"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="16">
<![CDATA[
:140  %sext_ln1116_14 = sext i16 %bn_weight_14_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:141  %shl_ln728_13 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_14_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="23">
<![CDATA[
:142  %sext_ln728_14 = sext i23 %shl_ln728_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_14"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="23">
<![CDATA[
:143  %zext_ln1192_14 = zext i23 %shl_ln728_13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_14"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="16">
<![CDATA[
:144  %sext_ln1116_15 = sext i16 %bn_weight_15_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:145  %shl_ln728_14 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_15_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="23">
<![CDATA[
:146  %sext_ln728_15 = sext i23 %shl_ln728_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_15"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="23">
<![CDATA[
:147  %zext_ln1192_15 = zext i23 %shl_ln728_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_15"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="16">
<![CDATA[
:148  %sext_ln1116_16 = sext i16 %bn_weight_16_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:149  %shl_ln728_15 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_16_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="23">
<![CDATA[
:150  %sext_ln728_16 = sext i23 %shl_ln728_15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_16"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="23">
<![CDATA[
:151  %zext_ln1192_16 = zext i23 %shl_ln728_15 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_16"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="16">
<![CDATA[
:152  %sext_ln1116_17 = sext i16 %bn_weight_17_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:153  %shl_ln728_16 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_17_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="23">
<![CDATA[
:154  %sext_ln728_17 = sext i23 %shl_ln728_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_17"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="23">
<![CDATA[
:155  %zext_ln1192_17 = zext i23 %shl_ln728_16 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_17"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="16">
<![CDATA[
:156  %sext_ln1116_18 = sext i16 %bn_weight_18_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:157  %shl_ln728_17 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_18_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="23">
<![CDATA[
:158  %sext_ln728_18 = sext i23 %shl_ln728_17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_18"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="23">
<![CDATA[
:159  %zext_ln1192_18 = zext i23 %shl_ln728_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_18"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="16">
<![CDATA[
:160  %sext_ln1116_19 = sext i16 %bn_weight_19_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:161  %shl_ln728_18 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_19_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="23">
<![CDATA[
:162  %sext_ln728_19 = sext i23 %shl_ln728_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_19"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="23">
<![CDATA[
:163  %zext_ln1192_19 = zext i23 %shl_ln728_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_19"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="16">
<![CDATA[
:164  %sext_ln1116_20 = sext i16 %bn_weight_20_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:165  %shl_ln728_19 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_20_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="23">
<![CDATA[
:166  %sext_ln728_20 = sext i23 %shl_ln728_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_20"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="23">
<![CDATA[
:167  %zext_ln1192_20 = zext i23 %shl_ln728_19 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_20"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="16">
<![CDATA[
:168  %sext_ln1116_21 = sext i16 %bn_weight_21_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:169  %shl_ln728_20 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_21_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="23">
<![CDATA[
:170  %sext_ln728_21 = sext i23 %shl_ln728_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_21"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="23">
<![CDATA[
:171  %zext_ln1192_21 = zext i23 %shl_ln728_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_21"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="16">
<![CDATA[
:172  %sext_ln1116_22 = sext i16 %bn_weight_22_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:173  %shl_ln728_21 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_22_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="23">
<![CDATA[
:174  %sext_ln728_22 = sext i23 %shl_ln728_21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_22"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="23">
<![CDATA[
:175  %zext_ln1192_22 = zext i23 %shl_ln728_21 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_22"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="16">
<![CDATA[
:176  %sext_ln1116_23 = sext i16 %bn_weight_23_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:177  %shl_ln728_22 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_23_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="23">
<![CDATA[
:178  %sext_ln728_23 = sext i23 %shl_ln728_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_23"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="23">
<![CDATA[
:179  %zext_ln1192_23 = zext i23 %shl_ln728_22 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_23"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="16">
<![CDATA[
:180  %sext_ln1116_24 = sext i16 %bn_weight_24_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:181  %shl_ln728_23 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_24_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="23">
<![CDATA[
:182  %sext_ln728_24 = sext i23 %shl_ln728_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_24"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="23">
<![CDATA[
:183  %zext_ln1192_24 = zext i23 %shl_ln728_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_24"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="16">
<![CDATA[
:184  %sext_ln1116_25 = sext i16 %bn_weight_25_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:185  %shl_ln728_24 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_25_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="23">
<![CDATA[
:186  %sext_ln728_25 = sext i23 %shl_ln728_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_25"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="23">
<![CDATA[
:187  %zext_ln1192_25 = zext i23 %shl_ln728_24 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_25"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="16">
<![CDATA[
:188  %sext_ln1116_26 = sext i16 %bn_weight_26_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:189  %shl_ln728_25 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_26_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="23">
<![CDATA[
:190  %sext_ln728_26 = sext i23 %shl_ln728_25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_26"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="23">
<![CDATA[
:191  %zext_ln1192_26 = zext i23 %shl_ln728_25 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_26"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="16">
<![CDATA[
:192  %sext_ln1116_27 = sext i16 %bn_weight_27_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:193  %shl_ln728_26 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_27_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="23">
<![CDATA[
:194  %sext_ln728_27 = sext i23 %shl_ln728_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_27"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="23">
<![CDATA[
:195  %zext_ln1192_27 = zext i23 %shl_ln728_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_27"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="16">
<![CDATA[
:196  %sext_ln1116_28 = sext i16 %bn_weight_28_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:197  %shl_ln728_27 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_28_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="23">
<![CDATA[
:198  %sext_ln728_28 = sext i23 %shl_ln728_27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_28"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="23">
<![CDATA[
:199  %zext_ln1192_28 = zext i23 %shl_ln728_27 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_28"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="16">
<![CDATA[
:200  %sext_ln1116_29 = sext i16 %bn_weight_29_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:201  %shl_ln728_28 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_29_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="23">
<![CDATA[
:202  %sext_ln728_29 = sext i23 %shl_ln728_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_29"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="23">
<![CDATA[
:203  %zext_ln1192_29 = zext i23 %shl_ln728_28 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_29"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="16">
<![CDATA[
:204  %sext_ln1116_30 = sext i16 %bn_weight_30_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:205  %shl_ln728_29 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_30_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="23">
<![CDATA[
:206  %sext_ln728_30 = sext i23 %shl_ln728_29 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_30"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="23">
<![CDATA[
:207  %zext_ln1192_30 = zext i23 %shl_ln728_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_30"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="16">
<![CDATA[
:208  %sext_ln1116_31 = sext i16 %bn_weight_31_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
:209  %shl_ln728_30 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %bn_bias_31_V_read_1, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="23">
<![CDATA[
:210  %sext_ln728_31 = sext i23 %shl_ln728_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_31"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="23">
<![CDATA[
:211  %zext_ln1192_31 = zext i23 %shl_ln728_30 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1192_31"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:212  %tmp_99 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %sub_ln291, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:213  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_99, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:214  %tmp_100 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_99, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="7">
<![CDATA[
:215  %p_shl1 = zext i7 %tmp_100 to i10

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:216  %bound = sub i10 %p_shl, %p_shl1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="40" op_0_bw="26">
<![CDATA[
:217  %zext_ln291 = zext i26 %DDR_buf_V_offset_rea to i40

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:218  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln291, %hls_label_4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %row_0 = phi i3 [ 0, %0 ], [ %mul_ln295_mid2_v_v_v_1, %hls_label_4 ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:2  %col_0 = phi i7 [ 0, %0 ], [ %col, %hls_label_4 ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %icmp_ln291 = icmp eq i10 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %add_ln291 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln291, label %1, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:0  %row = add i3 1, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2  %icmp_ln292 = icmp eq i7 %col_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_4:3  %col_0_mid2 = select i1 %icmp_ln292, i7 0, i7 %col_0

]]></Node>
<StgValue><ssdm name="col_0_mid2"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_4:4  %mul_ln295_mid2_v_v_v_1 = select i1 %icmp_ln292, i3 %row, i3 %row_0

]]></Node>
<StgValue><ssdm name="mul_ln295_mid2_v_v_v_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:5  %empty_36 = shl i3 %mul_ln295_mid2_v_v_v_1, 1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="3">
<![CDATA[
hls_label_4:6  %mul_ln295_mid2_v_v_v = zext i3 %empty_36 to i4

]]></Node>
<StgValue><ssdm name="mul_ln295_mid2_v_v_v"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:7  %mul_ln295_mid2_v_v = add i4 %select_ln289, %mul_ln295_mid2_v_v_v

]]></Node>
<StgValue><ssdm name="mul_ln295_mid2_v_v"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3566  %col = add i7 1, %col_0_mid2

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="4">
<![CDATA[
hls_label_4:8  %mul_ln295_mid2_v = sext i4 %mul_ln295_mid2_v_v to i12

]]></Node>
<StgValue><ssdm name="mul_ln295_mid2_v"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:9  %mul_ln295_mid2 = mul i12 225, %mul_ln295_mid2_v

]]></Node>
<StgValue><ssdm name="mul_ln295_mid2"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
hls_label_4:20  %shl_ln295_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %col_0_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln295_1"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="8">
<![CDATA[
hls_label_4:21  %zext_ln295_1 = zext i8 %shl_ln295_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln295_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4:22  %add_ln295 = add i10 451, %zext_ln295_1

]]></Node>
<StgValue><ssdm name="add_ln295"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:23  %zext_ln295_2 = zext i10 %add_ln295 to i12

]]></Node>
<StgValue><ssdm name="zext_ln295_2"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:24  %add_ln295_1 = add i12 %zext_ln295_2, %mul_ln295_mid2

]]></Node>
<StgValue><ssdm name="add_ln295_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="3">
<![CDATA[
hls_label_4:10  %sext_ln299_mid2_v_v_s = zext i3 %mul_ln295_mid2_v_v_v_1 to i4

]]></Node>
<StgValue><ssdm name="sext_ln299_mid2_v_v_s"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:11  %sext_ln299_mid2_v_v_1 = add i4 %sext_ln299_mid2_v_v_s, %select_ln289

]]></Node>
<StgValue><ssdm name="sext_ln299_mid2_v_v_1"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="4">
<![CDATA[
hls_label_4:12  %sext_ln299_mid2_v_v = sext i4 %sext_ln299_mid2_v_v_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln299_mid2_v_v"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:13  %sext_ln299_mid2_v = add i32 %select_ln290, %sext_ln299_mid2_v_v

]]></Node>
<StgValue><ssdm name="sext_ln299_mid2_v"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:25  %zext_ln295 = zext i12 %add_ln295_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:37  %out_buf_all_0_V_add = getelementptr [2034 x i16]* %out_buf_all_0_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_0_V_add"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:38  %out_buf_all_0_V_loa = load i16* %out_buf_all_0_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_0_V_loa"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:147  %out_buf_all_1_V_add = getelementptr [2034 x i16]* %out_buf_all_1_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_1_V_add"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:148  %out_buf_all_1_V_loa = load i16* %out_buf_all_1_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_1_V_loa"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:257  %out_buf_all_2_V_add = getelementptr [2034 x i16]* %out_buf_all_2_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_2_V_add"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:258  %out_buf_all_2_V_loa = load i16* %out_buf_all_2_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_2_V_loa"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:367  %out_buf_all_3_V_add = getelementptr [2034 x i16]* %out_buf_all_3_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_3_V_add"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:368  %out_buf_all_3_V_loa = load i16* %out_buf_all_3_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_3_V_loa"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:477  %out_buf_all_4_V_add = getelementptr [2034 x i16]* %out_buf_all_4_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_4_V_add"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:478  %out_buf_all_4_V_loa = load i16* %out_buf_all_4_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_4_V_loa"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:587  %out_buf_all_5_V_add = getelementptr [2034 x i16]* %out_buf_all_5_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_5_V_add"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:588  %out_buf_all_5_V_loa = load i16* %out_buf_all_5_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_5_V_loa"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:697  %out_buf_all_6_V_add = getelementptr [2034 x i16]* %out_buf_all_6_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_6_V_add"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:698  %out_buf_all_6_V_loa = load i16* %out_buf_all_6_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_6_V_loa"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:807  %out_buf_all_7_V_add = getelementptr [2034 x i16]* %out_buf_all_7_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_7_V_add"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:808  %out_buf_all_7_V_loa = load i16* %out_buf_all_7_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_7_V_loa"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:917  %out_buf_all_8_V_add = getelementptr [2034 x i16]* %out_buf_all_8_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_8_V_add"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:918  %out_buf_all_8_V_loa = load i16* %out_buf_all_8_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_8_V_loa"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1027  %out_buf_all_9_V_add = getelementptr [2034 x i16]* %out_buf_all_9_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_9_V_add"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1028  %out_buf_all_9_V_loa = load i16* %out_buf_all_9_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_9_V_loa"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1137  %out_buf_all_10_V_ad = getelementptr [2034 x i16]* %out_buf_all_10_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_10_V_ad"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1138  %out_buf_all_10_V_lo = load i16* %out_buf_all_10_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_10_V_lo"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1247  %out_buf_all_11_V_ad = getelementptr [2034 x i16]* %out_buf_all_11_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_11_V_ad"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1248  %out_buf_all_11_V_lo = load i16* %out_buf_all_11_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_11_V_lo"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1357  %out_buf_all_12_V_ad = getelementptr [2034 x i16]* %out_buf_all_12_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_12_V_ad"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1358  %out_buf_all_12_V_lo = load i16* %out_buf_all_12_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_12_V_lo"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1467  %out_buf_all_13_V_ad = getelementptr [2034 x i16]* %out_buf_all_13_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_13_V_ad"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1468  %out_buf_all_13_V_lo = load i16* %out_buf_all_13_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_13_V_lo"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1577  %out_buf_all_14_V_ad = getelementptr [2034 x i16]* %out_buf_all_14_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_14_V_ad"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1578  %out_buf_all_14_V_lo = load i16* %out_buf_all_14_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_14_V_lo"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1687  %out_buf_all_15_V_ad = getelementptr [2034 x i16]* %out_buf_all_15_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_15_V_ad"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1688  %out_buf_all_15_V_lo = load i16* %out_buf_all_15_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_15_V_lo"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1797  %out_buf_all_16_V_ad = getelementptr [2034 x i16]* %out_buf_all_16_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_16_V_ad"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1798  %out_buf_all_16_V_lo = load i16* %out_buf_all_16_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_16_V_lo"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:1907  %out_buf_all_17_V_ad = getelementptr [2034 x i16]* %out_buf_all_17_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_17_V_ad"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1908  %out_buf_all_17_V_lo = load i16* %out_buf_all_17_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_17_V_lo"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2017  %out_buf_all_18_V_ad = getelementptr [2034 x i16]* %out_buf_all_18_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_18_V_ad"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2018  %out_buf_all_18_V_lo = load i16* %out_buf_all_18_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_18_V_lo"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2127  %out_buf_all_19_V_ad = getelementptr [2034 x i16]* %out_buf_all_19_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_19_V_ad"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2128  %out_buf_all_19_V_lo = load i16* %out_buf_all_19_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_19_V_lo"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2237  %out_buf_all_20_V_ad = getelementptr [2034 x i16]* %out_buf_all_20_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_20_V_ad"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2238  %out_buf_all_20_V_lo = load i16* %out_buf_all_20_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_20_V_lo"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2347  %out_buf_all_21_V_ad = getelementptr [2034 x i16]* %out_buf_all_21_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_21_V_ad"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2348  %out_buf_all_21_V_lo = load i16* %out_buf_all_21_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_21_V_lo"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2457  %out_buf_all_22_V_ad = getelementptr [2034 x i16]* %out_buf_all_22_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_22_V_ad"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2458  %out_buf_all_22_V_lo = load i16* %out_buf_all_22_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_22_V_lo"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2567  %out_buf_all_23_V_ad = getelementptr [2034 x i16]* %out_buf_all_23_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_23_V_ad"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2568  %out_buf_all_23_V_lo = load i16* %out_buf_all_23_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_23_V_lo"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2677  %out_buf_all_24_V_ad = getelementptr [2034 x i16]* %out_buf_all_24_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_24_V_ad"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2678  %out_buf_all_24_V_lo = load i16* %out_buf_all_24_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_24_V_lo"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2787  %out_buf_all_25_V_ad = getelementptr [2034 x i16]* %out_buf_all_25_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_25_V_ad"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2788  %out_buf_all_25_V_lo = load i16* %out_buf_all_25_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_25_V_lo"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:2897  %out_buf_all_26_V_ad = getelementptr [2034 x i16]* %out_buf_all_26_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_26_V_ad"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2898  %out_buf_all_26_V_lo = load i16* %out_buf_all_26_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_26_V_lo"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:3007  %out_buf_all_27_V_ad = getelementptr [2034 x i16]* %out_buf_all_27_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_27_V_ad"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3008  %out_buf_all_27_V_lo = load i16* %out_buf_all_27_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_27_V_lo"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:3117  %out_buf_all_28_V_ad = getelementptr [2034 x i16]* %out_buf_all_28_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_28_V_ad"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3118  %out_buf_all_28_V_lo = load i16* %out_buf_all_28_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_28_V_lo"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:3227  %out_buf_all_29_V_ad = getelementptr [2034 x i16]* %out_buf_all_29_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_29_V_ad"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3228  %out_buf_all_29_V_lo = load i16* %out_buf_all_29_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_29_V_lo"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:3337  %out_buf_all_30_V_ad = getelementptr [2034 x i16]* %out_buf_all_30_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_30_V_ad"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3338  %out_buf_all_30_V_lo = load i16* %out_buf_all_30_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_30_V_lo"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:3447  %out_buf_all_31_V_ad = getelementptr [2034 x i16]* %out_buf_all_31_V, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="out_buf_all_31_V_ad"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3448  %out_buf_all_31_V_lo = load i16* %out_buf_all_31_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_31_V_lo"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="32">
<![CDATA[
hls_label_4:14  %sext_ln414 = sext i32 %sext_ln299_mid2_v to i40

]]></Node>
<StgValue><ssdm name="sext_ln414"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_4:15  %mul_ln414 = mul i40 225, %sext_ln414

]]></Node>
<StgValue><ssdm name="mul_ln414"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:38  %out_buf_all_0_V_loa = load i16* %out_buf_all_0_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_0_V_loa"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:39  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_0_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:40  %shl_ln731 = shl i16 %out_buf_all_0_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:41  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_0_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:42  %p_Result_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_0_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:43  %icmp_ln785 = icmp ne i7 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:44  %or_ln785 = or i1 %tmp_102, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:45  %xor_ln785 = xor i1 %tmp_101, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:46  %and_ln785_32 = and i1 %or_ln785, %xor_ln785

]]></Node>
<StgValue><ssdm name="and_ln785_32"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:47  %xor_ln786 = xor i1 %tmp_102, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:48  %icmp_ln786 = icmp ne i7 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:49  %or_ln786 = or i1 %icmp_ln786, %xor_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:50  %and_ln786 = and i1 %or_ln786, %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:51  %or_ln340 = or i1 %and_ln786, %and_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:52  %xor_ln340 = xor i1 %and_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:53  %or_ln340_1 = or i1 %and_ln785_32, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:54  %select_ln340 = select i1 %or_ln340, i16 32767, i16 %shl_ln731

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:55  %select_ln388 = select i1 %and_ln786, i16 -32768, i16 %shl_ln731

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:56  %select_ln340_128 = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_128"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:148  %out_buf_all_1_V_loa = load i16* %out_buf_all_1_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_1_V_loa"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:149  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_1_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:150  %shl_ln731_2 = shl i16 %out_buf_all_1_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_2"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:151  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_1_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:152  %p_Result_90_1 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_1_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_1"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:153  %icmp_ln785_32 = icmp ne i7 %p_Result_90_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_32"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:154  %or_ln785_32 = or i1 %tmp_117, %icmp_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln785_32"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:155  %xor_ln785_33 = xor i1 %tmp_116, true

]]></Node>
<StgValue><ssdm name="xor_ln785_33"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:156  %and_ln785_34 = and i1 %or_ln785_32, %xor_ln785_33

]]></Node>
<StgValue><ssdm name="and_ln785_34"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:157  %xor_ln786_32 = xor i1 %tmp_117, true

]]></Node>
<StgValue><ssdm name="xor_ln786_32"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:158  %icmp_ln786_32 = icmp ne i7 %p_Result_90_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_32"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:159  %or_ln786_32 = or i1 %icmp_ln786_32, %xor_ln786_32

]]></Node>
<StgValue><ssdm name="or_ln786_32"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:160  %and_ln786_35 = and i1 %or_ln786_32, %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln786_35"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:161  %or_ln340_32 = or i1 %and_ln786_35, %and_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:162  %xor_ln340_3 = xor i1 %and_ln786_35, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:163  %or_ln340_33 = or i1 %and_ln785_34, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:164  %select_ln340_32 = select i1 %or_ln340_32, i16 32767, i16 %shl_ln731_2

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:165  %select_ln388_32 = select i1 %and_ln786_35, i16 -32768, i16 %shl_ln731_2

]]></Node>
<StgValue><ssdm name="select_ln388_32"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:166  %select_ln340_132 = select i1 %or_ln340_33, i16 %select_ln340_32, i16 %select_ln388_32

]]></Node>
<StgValue><ssdm name="select_ln340_132"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:258  %out_buf_all_2_V_loa = load i16* %out_buf_all_2_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_2_V_loa"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:259  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_2_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:260  %shl_ln731_4 = shl i16 %out_buf_all_2_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_4"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:261  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_2_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:262  %p_Result_90_2 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_2_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_2"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:263  %icmp_ln785_2 = icmp ne i7 %p_Result_90_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_2"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:264  %or_ln785_36 = or i1 %tmp_132, %icmp_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_36"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:265  %xor_ln785_38 = xor i1 %tmp_131, true

]]></Node>
<StgValue><ssdm name="xor_ln785_38"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:266  %and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_38

]]></Node>
<StgValue><ssdm name="and_ln785_36"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:267  %xor_ln786_35 = xor i1 %tmp_132, true

]]></Node>
<StgValue><ssdm name="xor_ln786_35"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:268  %icmp_ln786_2 = icmp ne i7 %p_Result_90_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_2"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:269  %or_ln786_2 = or i1 %icmp_ln786_2, %xor_ln786_35

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:270  %and_ln786_38 = and i1 %or_ln786_2, %tmp_131

]]></Node>
<StgValue><ssdm name="and_ln786_38"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:271  %or_ln340_40 = or i1 %and_ln786_38, %and_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:272  %xor_ln340_34 = xor i1 %and_ln786_38, true

]]></Node>
<StgValue><ssdm name="xor_ln340_34"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:273  %or_ln340_41 = or i1 %and_ln785_36, %xor_ln340_34

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:274  %select_ln340_36 = select i1 %or_ln340_40, i16 32767, i16 %shl_ln731_4

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:275  %select_ln388_35 = select i1 %and_ln786_38, i16 -32768, i16 %shl_ln731_4

]]></Node>
<StgValue><ssdm name="select_ln388_35"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:276  %select_ln340_136 = select i1 %or_ln340_41, i16 %select_ln340_36, i16 %select_ln388_35

]]></Node>
<StgValue><ssdm name="select_ln340_136"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:368  %out_buf_all_3_V_loa = load i16* %out_buf_all_3_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_3_V_loa"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:369  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_3_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:370  %shl_ln731_6 = shl i16 %out_buf_all_3_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_6"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:371  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_3_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:372  %p_Result_90_3 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_3_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_3"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:373  %icmp_ln785_3 = icmp ne i7 %p_Result_90_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_3"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:374  %or_ln785_40 = or i1 %tmp_147, %icmp_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_40"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:375  %xor_ln785_43 = xor i1 %tmp_146, true

]]></Node>
<StgValue><ssdm name="xor_ln785_43"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:376  %and_ln785_38 = and i1 %or_ln785_40, %xor_ln785_43

]]></Node>
<StgValue><ssdm name="and_ln785_38"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:377  %xor_ln786_3 = xor i1 %tmp_147, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:378  %icmp_ln786_3 = icmp ne i7 %p_Result_90_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_3"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:379  %or_ln786_3 = or i1 %icmp_ln786_3, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:380  %and_ln786_41 = and i1 %or_ln786_3, %tmp_146

]]></Node>
<StgValue><ssdm name="and_ln786_41"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:381  %or_ln340_48 = or i1 %and_ln786_41, %and_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln340_48"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:382  %xor_ln340_37 = xor i1 %and_ln786_41, true

]]></Node>
<StgValue><ssdm name="xor_ln340_37"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:383  %or_ln340_49 = or i1 %and_ln785_38, %xor_ln340_37

]]></Node>
<StgValue><ssdm name="or_ln340_49"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:384  %select_ln340_40 = select i1 %or_ln340_48, i16 32767, i16 %shl_ln731_6

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:385  %select_ln388_3 = select i1 %and_ln786_41, i16 -32768, i16 %shl_ln731_6

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:386  %select_ln340_140 = select i1 %or_ln340_49, i16 %select_ln340_40, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_140"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:478  %out_buf_all_4_V_loa = load i16* %out_buf_all_4_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_4_V_loa"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:479  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_4_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:480  %shl_ln731_8 = shl i16 %out_buf_all_4_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_8"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:481  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_4_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:482  %p_Result_90_4 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_4_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_4"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:483  %icmp_ln785_4 = icmp ne i7 %p_Result_90_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_4"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:484  %or_ln785_4 = or i1 %tmp_162, %icmp_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:485  %xor_ln785_4 = xor i1 %tmp_161, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:486  %and_ln785_40 = and i1 %or_ln785_4, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="and_ln785_40"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:487  %xor_ln786_4 = xor i1 %tmp_162, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:488  %icmp_ln786_4 = icmp ne i7 %p_Result_90_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_4"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:489  %or_ln786_4 = or i1 %icmp_ln786_4, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:490  %and_ln786_44 = and i1 %or_ln786_4, %tmp_161

]]></Node>
<StgValue><ssdm name="and_ln786_44"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:491  %or_ln340_56 = or i1 %and_ln786_44, %and_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln340_56"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:492  %xor_ln340_4 = xor i1 %and_ln786_44, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:493  %or_ln340_57 = or i1 %and_ln785_40, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_57"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:494  %select_ln340_4 = select i1 %or_ln340_56, i16 32767, i16 %shl_ln731_8

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:495  %select_ln388_4 = select i1 %and_ln786_44, i16 -32768, i16 %shl_ln731_8

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:496  %select_ln340_144 = select i1 %or_ln340_57, i16 %select_ln340_4, i16 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_144"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:588  %out_buf_all_5_V_loa = load i16* %out_buf_all_5_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_5_V_loa"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:589  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_5_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:590  %shl_ln731_10 = shl i16 %out_buf_all_5_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_10"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:591  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_5_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:592  %p_Result_90_5 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_5_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_5"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:593  %icmp_ln785_5 = icmp ne i7 %p_Result_90_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_5"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:594  %or_ln785_5 = or i1 %tmp_177, %icmp_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:595  %xor_ln785_5 = xor i1 %tmp_176, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:596  %and_ln785_42 = and i1 %or_ln785_5, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_42"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:597  %xor_ln786_5 = xor i1 %tmp_177, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:598  %icmp_ln786_5 = icmp ne i7 %p_Result_90_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_5"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:599  %or_ln786_5 = or i1 %icmp_ln786_5, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:600  %and_ln786_47 = and i1 %or_ln786_5, %tmp_176

]]></Node>
<StgValue><ssdm name="and_ln786_47"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:601  %or_ln340_64 = or i1 %and_ln786_47, %and_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln340_64"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:602  %xor_ln340_5 = xor i1 %and_ln786_47, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:603  %or_ln340_65 = or i1 %and_ln785_42, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_65"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:604  %select_ln340_5 = select i1 %or_ln340_64, i16 32767, i16 %shl_ln731_10

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:605  %select_ln388_5 = select i1 %and_ln786_47, i16 -32768, i16 %shl_ln731_10

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:606  %select_ln340_148 = select i1 %or_ln340_65, i16 %select_ln340_5, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_148"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:698  %out_buf_all_6_V_loa = load i16* %out_buf_all_6_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_6_V_loa"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:699  %tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_6_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:700  %shl_ln731_12 = shl i16 %out_buf_all_6_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_12"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:701  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_6_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:702  %p_Result_90_6 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_6_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_6"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:703  %icmp_ln785_6 = icmp ne i7 %p_Result_90_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_6"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:704  %or_ln785_6 = or i1 %tmp_192, %icmp_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:705  %xor_ln785_6 = xor i1 %tmp_191, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:706  %and_ln785_44 = and i1 %or_ln785_6, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="and_ln785_44"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:707  %xor_ln786_6 = xor i1 %tmp_192, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:708  %icmp_ln786_6 = icmp ne i7 %p_Result_90_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_6"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:709  %or_ln786_6 = or i1 %icmp_ln786_6, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:710  %and_ln786_50 = and i1 %or_ln786_6, %tmp_191

]]></Node>
<StgValue><ssdm name="and_ln786_50"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:711  %or_ln340_72 = or i1 %and_ln786_50, %and_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln340_72"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:712  %xor_ln340_6 = xor i1 %and_ln786_50, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:713  %or_ln340_73 = or i1 %and_ln785_44, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_73"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:714  %select_ln340_6 = select i1 %or_ln340_72, i16 32767, i16 %shl_ln731_12

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:715  %select_ln388_6 = select i1 %and_ln786_50, i16 -32768, i16 %shl_ln731_12

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:716  %select_ln340_152 = select i1 %or_ln340_73, i16 %select_ln340_6, i16 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_152"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:808  %out_buf_all_7_V_loa = load i16* %out_buf_all_7_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_7_V_loa"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:809  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_7_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:810  %shl_ln731_14 = shl i16 %out_buf_all_7_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_14"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:811  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_7_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:812  %p_Result_90_7 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_7_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_7"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:813  %icmp_ln785_7 = icmp ne i7 %p_Result_90_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_7"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:814  %or_ln785_7 = or i1 %tmp_207, %icmp_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:815  %xor_ln785_7 = xor i1 %tmp_206, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:816  %and_ln785_46 = and i1 %or_ln785_7, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="and_ln785_46"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:817  %xor_ln786_7 = xor i1 %tmp_207, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:818  %icmp_ln786_7 = icmp ne i7 %p_Result_90_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_7"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:819  %or_ln786_7 = or i1 %icmp_ln786_7, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:820  %and_ln786_53 = and i1 %or_ln786_7, %tmp_206

]]></Node>
<StgValue><ssdm name="and_ln786_53"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:821  %or_ln340_80 = or i1 %and_ln786_53, %and_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln340_80"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:822  %xor_ln340_7 = xor i1 %and_ln786_53, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:823  %or_ln340_81 = or i1 %and_ln785_46, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_81"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:824  %select_ln340_7 = select i1 %or_ln340_80, i16 32767, i16 %shl_ln731_14

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:825  %select_ln388_7 = select i1 %and_ln786_53, i16 -32768, i16 %shl_ln731_14

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:826  %select_ln340_156 = select i1 %or_ln340_81, i16 %select_ln340_7, i16 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_156"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:918  %out_buf_all_8_V_loa = load i16* %out_buf_all_8_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_8_V_loa"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:919  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_8_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:920  %shl_ln731_16 = shl i16 %out_buf_all_8_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_16"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:921  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_8_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:922  %p_Result_90_8 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_8_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_8"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:923  %icmp_ln785_8 = icmp ne i7 %p_Result_90_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_8"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:924  %or_ln785_8 = or i1 %tmp_222, %icmp_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:925  %xor_ln785_8 = xor i1 %tmp_221, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:926  %and_ln785_48 = and i1 %or_ln785_8, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="and_ln785_48"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:927  %xor_ln786_8 = xor i1 %tmp_222, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:928  %icmp_ln786_8 = icmp ne i7 %p_Result_90_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_8"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:929  %or_ln786_8 = or i1 %icmp_ln786_8, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:930  %and_ln786_56 = and i1 %or_ln786_8, %tmp_221

]]></Node>
<StgValue><ssdm name="and_ln786_56"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:931  %or_ln340_8 = or i1 %and_ln786_56, %and_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:932  %xor_ln340_8 = xor i1 %and_ln786_56, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:933  %or_ln340_88 = or i1 %and_ln785_48, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_88"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:934  %select_ln340_8 = select i1 %or_ln340_8, i16 32767, i16 %shl_ln731_16

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:935  %select_ln388_8 = select i1 %and_ln786_56, i16 -32768, i16 %shl_ln731_16

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:936  %select_ln340_160 = select i1 %or_ln340_88, i16 %select_ln340_8, i16 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_160"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1028  %out_buf_all_9_V_loa = load i16* %out_buf_all_9_V_add, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_9_V_loa"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1029  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_9_V_loa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1030  %shl_ln731_18 = shl i16 %out_buf_all_9_V_loa, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_18"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1031  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_9_V_loa, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1032  %p_Result_90_9 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_9_V_loa, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_9"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1033  %icmp_ln785_9 = icmp ne i7 %p_Result_90_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_9"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1034  %or_ln785_9 = or i1 %tmp_237, %icmp_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1035  %xor_ln785_9 = xor i1 %tmp_236, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1036  %and_ln785_50 = and i1 %or_ln785_9, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="and_ln785_50"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1037  %xor_ln786_9 = xor i1 %tmp_237, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1038  %icmp_ln786_9 = icmp ne i7 %p_Result_90_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_9"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1039  %or_ln786_9 = or i1 %icmp_ln786_9, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1040  %and_ln786_59 = and i1 %or_ln786_9, %tmp_236

]]></Node>
<StgValue><ssdm name="and_ln786_59"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1041  %or_ln340_9 = or i1 %and_ln786_59, %and_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1042  %xor_ln340_9 = xor i1 %and_ln786_59, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1043  %or_ln340_95 = or i1 %and_ln785_50, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_95"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1044  %select_ln340_9 = select i1 %or_ln340_9, i16 32767, i16 %shl_ln731_18

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1045  %select_ln388_9 = select i1 %and_ln786_59, i16 -32768, i16 %shl_ln731_18

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1046  %select_ln340_164 = select i1 %or_ln340_95, i16 %select_ln340_9, i16 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_164"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1138  %out_buf_all_10_V_lo = load i16* %out_buf_all_10_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_10_V_lo"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1139  %tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_10_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1140  %shl_ln731_20 = shl i16 %out_buf_all_10_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_20"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1141  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_10_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1142  %p_Result_90_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_10_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_s"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1143  %icmp_ln785_10 = icmp ne i7 %p_Result_90_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_10"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1144  %or_ln785_10 = or i1 %tmp_252, %icmp_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1145  %xor_ln785_10 = xor i1 %tmp_251, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1146  %and_ln785_52 = and i1 %or_ln785_10, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="and_ln785_52"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1147  %xor_ln786_10 = xor i1 %tmp_252, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1148  %icmp_ln786_10 = icmp ne i7 %p_Result_90_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_10"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1149  %or_ln786_10 = or i1 %icmp_ln786_10, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_10"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1150  %and_ln786_62 = and i1 %or_ln786_10, %tmp_251

]]></Node>
<StgValue><ssdm name="and_ln786_62"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1151  %or_ln340_10 = or i1 %and_ln786_62, %and_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1152  %xor_ln340_10 = xor i1 %and_ln786_62, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1153  %or_ln340_102 = or i1 %and_ln785_52, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_102"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1154  %select_ln340_10 = select i1 %or_ln340_10, i16 32767, i16 %shl_ln731_20

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1155  %select_ln388_10 = select i1 %and_ln786_62, i16 -32768, i16 %shl_ln731_20

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1156  %select_ln340_168 = select i1 %or_ln340_102, i16 %select_ln340_10, i16 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_168"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1248  %out_buf_all_11_V_lo = load i16* %out_buf_all_11_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_11_V_lo"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1249  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_11_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1250  %shl_ln731_22 = shl i16 %out_buf_all_11_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_22"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1251  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_11_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1252  %p_Result_90_10 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_11_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_10"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1253  %icmp_ln785_11 = icmp ne i7 %p_Result_90_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_11"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1254  %or_ln785_11 = or i1 %tmp_267, %icmp_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1255  %xor_ln785_11 = xor i1 %tmp_266, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1256  %and_ln785_54 = and i1 %or_ln785_11, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="and_ln785_54"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1257  %xor_ln786_11 = xor i1 %tmp_267, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1258  %icmp_ln786_11 = icmp ne i7 %p_Result_90_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_11"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1259  %or_ln786_11 = or i1 %icmp_ln786_11, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_11"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1260  %and_ln786_65 = and i1 %or_ln786_11, %tmp_266

]]></Node>
<StgValue><ssdm name="and_ln786_65"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1261  %or_ln340_11 = or i1 %and_ln786_65, %and_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1262  %xor_ln340_11 = xor i1 %and_ln786_65, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1263  %or_ln340_109 = or i1 %and_ln785_54, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_109"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1264  %select_ln340_11 = select i1 %or_ln340_11, i16 32767, i16 %shl_ln731_22

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1265  %select_ln388_11 = select i1 %and_ln786_65, i16 -32768, i16 %shl_ln731_22

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1266  %select_ln340_172 = select i1 %or_ln340_109, i16 %select_ln340_11, i16 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_172"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1358  %out_buf_all_12_V_lo = load i16* %out_buf_all_12_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_12_V_lo"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1359  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_12_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1360  %shl_ln731_24 = shl i16 %out_buf_all_12_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_24"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1361  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_12_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1362  %p_Result_90_11 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_12_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_11"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1363  %icmp_ln785_12 = icmp ne i7 %p_Result_90_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_12"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1364  %or_ln785_12 = or i1 %tmp_282, %icmp_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1365  %xor_ln785_12 = xor i1 %tmp_281, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1366  %and_ln785_56 = and i1 %or_ln785_12, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="and_ln785_56"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1367  %xor_ln786_12 = xor i1 %tmp_282, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1368  %icmp_ln786_12 = icmp ne i7 %p_Result_90_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_12"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1369  %or_ln786_12 = or i1 %icmp_ln786_12, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_12"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1370  %and_ln786_68 = and i1 %or_ln786_12, %tmp_281

]]></Node>
<StgValue><ssdm name="and_ln786_68"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1371  %or_ln340_12 = or i1 %and_ln786_68, %and_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1372  %xor_ln340_12 = xor i1 %and_ln786_68, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1373  %or_ln340_116 = or i1 %and_ln785_56, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_116"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1374  %select_ln340_12 = select i1 %or_ln340_12, i16 32767, i16 %shl_ln731_24

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1375  %select_ln388_12 = select i1 %and_ln786_68, i16 -32768, i16 %shl_ln731_24

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1376  %select_ln340_176 = select i1 %or_ln340_116, i16 %select_ln340_12, i16 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_176"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1468  %out_buf_all_13_V_lo = load i16* %out_buf_all_13_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_13_V_lo"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1469  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_13_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1470  %shl_ln731_26 = shl i16 %out_buf_all_13_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_26"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1471  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_13_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1472  %p_Result_90_12 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_13_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_12"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1473  %icmp_ln785_13 = icmp ne i7 %p_Result_90_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_13"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1474  %or_ln785_13 = or i1 %tmp_297, %icmp_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1475  %xor_ln785_13 = xor i1 %tmp_296, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1476  %and_ln785_58 = and i1 %or_ln785_13, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="and_ln785_58"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1477  %xor_ln786_13 = xor i1 %tmp_297, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1478  %icmp_ln786_13 = icmp ne i7 %p_Result_90_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_13"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1479  %or_ln786_13 = or i1 %icmp_ln786_13, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_13"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1480  %and_ln786_71 = and i1 %or_ln786_13, %tmp_296

]]></Node>
<StgValue><ssdm name="and_ln786_71"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1481  %or_ln340_13 = or i1 %and_ln786_71, %and_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1482  %xor_ln340_13 = xor i1 %and_ln786_71, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1483  %or_ln340_123 = or i1 %and_ln785_58, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_123"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1484  %select_ln340_13 = select i1 %or_ln340_13, i16 32767, i16 %shl_ln731_26

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1485  %select_ln388_13 = select i1 %and_ln786_71, i16 -32768, i16 %shl_ln731_26

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1486  %select_ln340_180 = select i1 %or_ln340_123, i16 %select_ln340_13, i16 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_180"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1578  %out_buf_all_14_V_lo = load i16* %out_buf_all_14_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_14_V_lo"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1579  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_14_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1580  %shl_ln731_28 = shl i16 %out_buf_all_14_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_28"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1581  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_14_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1582  %p_Result_90_13 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_14_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_13"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1583  %icmp_ln785_14 = icmp ne i7 %p_Result_90_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_14"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1584  %or_ln785_14 = or i1 %tmp_312, %icmp_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1585  %xor_ln785_14 = xor i1 %tmp_311, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1586  %and_ln785_60 = and i1 %or_ln785_14, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="and_ln785_60"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1587  %xor_ln786_14 = xor i1 %tmp_312, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1588  %icmp_ln786_14 = icmp ne i7 %p_Result_90_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_14"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1589  %or_ln786_14 = or i1 %icmp_ln786_14, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_14"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1590  %and_ln786_74 = and i1 %or_ln786_14, %tmp_311

]]></Node>
<StgValue><ssdm name="and_ln786_74"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1591  %or_ln340_14 = or i1 %and_ln786_74, %and_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1592  %xor_ln340_14 = xor i1 %and_ln786_74, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1593  %or_ln340_130 = or i1 %and_ln785_60, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_130"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1594  %select_ln340_14 = select i1 %or_ln340_14, i16 32767, i16 %shl_ln731_28

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1595  %select_ln388_14 = select i1 %and_ln786_74, i16 -32768, i16 %shl_ln731_28

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1596  %select_ln340_184 = select i1 %or_ln340_130, i16 %select_ln340_14, i16 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_184"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1688  %out_buf_all_15_V_lo = load i16* %out_buf_all_15_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_15_V_lo"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1689  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_15_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1690  %shl_ln731_30 = shl i16 %out_buf_all_15_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_30"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1691  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_15_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1692  %p_Result_90_14 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_15_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_14"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1693  %icmp_ln785_15 = icmp ne i7 %p_Result_90_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_15"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1694  %or_ln785_15 = or i1 %tmp_327, %icmp_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1695  %xor_ln785_15 = xor i1 %tmp_326, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1696  %and_ln785_62 = and i1 %or_ln785_15, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="and_ln785_62"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1697  %xor_ln786_15 = xor i1 %tmp_327, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1698  %icmp_ln786_15 = icmp ne i7 %p_Result_90_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_15"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1699  %or_ln786_15 = or i1 %icmp_ln786_15, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_15"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1700  %and_ln786_77 = and i1 %or_ln786_15, %tmp_326

]]></Node>
<StgValue><ssdm name="and_ln786_77"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1701  %or_ln340_15 = or i1 %and_ln786_77, %and_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1702  %xor_ln340_15 = xor i1 %and_ln786_77, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1703  %or_ln340_137 = or i1 %and_ln785_62, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_137"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1704  %select_ln340_15 = select i1 %or_ln340_15, i16 32767, i16 %shl_ln731_30

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1705  %select_ln388_15 = select i1 %and_ln786_77, i16 -32768, i16 %shl_ln731_30

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1706  %select_ln340_188 = select i1 %or_ln340_137, i16 %select_ln340_15, i16 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_188"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1798  %out_buf_all_16_V_lo = load i16* %out_buf_all_16_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_16_V_lo"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1799  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_16_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1800  %shl_ln731_32 = shl i16 %out_buf_all_16_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_32"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1801  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_16_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1802  %p_Result_90_15 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_16_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_15"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1803  %icmp_ln785_16 = icmp ne i7 %p_Result_90_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_16"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1804  %or_ln785_16 = or i1 %tmp_342, %icmp_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_16"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1805  %xor_ln785_16 = xor i1 %tmp_341, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1806  %and_ln785_64 = and i1 %or_ln785_16, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="and_ln785_64"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1807  %xor_ln786_16 = xor i1 %tmp_342, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1808  %icmp_ln786_16 = icmp ne i7 %p_Result_90_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_16"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1809  %or_ln786_16 = or i1 %icmp_ln786_16, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="or_ln786_16"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1810  %and_ln786_80 = and i1 %or_ln786_16, %tmp_341

]]></Node>
<StgValue><ssdm name="and_ln786_80"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1811  %or_ln340_16 = or i1 %and_ln786_80, %and_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1812  %xor_ln340_16 = xor i1 %and_ln786_80, true

]]></Node>
<StgValue><ssdm name="xor_ln340_16"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1813  %or_ln340_144 = or i1 %and_ln785_64, %xor_ln340_16

]]></Node>
<StgValue><ssdm name="or_ln340_144"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1814  %select_ln340_16 = select i1 %or_ln340_16, i16 32767, i16 %shl_ln731_32

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1815  %select_ln388_16 = select i1 %and_ln786_80, i16 -32768, i16 %shl_ln731_32

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1816  %select_ln340_192 = select i1 %or_ln340_144, i16 %select_ln340_16, i16 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_192"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:1908  %out_buf_all_17_V_lo = load i16* %out_buf_all_17_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_17_V_lo"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1909  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_17_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1910  %shl_ln731_34 = shl i16 %out_buf_all_17_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_34"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1911  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_17_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1912  %p_Result_90_16 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_17_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_16"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1913  %icmp_ln785_17 = icmp ne i7 %p_Result_90_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_17"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1914  %or_ln785_17 = or i1 %tmp_357, %icmp_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln785_17"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1915  %xor_ln785_17 = xor i1 %tmp_356, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1916  %and_ln785_66 = and i1 %or_ln785_17, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="and_ln785_66"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1917  %xor_ln786_17 = xor i1 %tmp_357, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:1918  %icmp_ln786_17 = icmp ne i7 %p_Result_90_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_17"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1919  %or_ln786_17 = or i1 %icmp_ln786_17, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="or_ln786_17"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1920  %and_ln786_83 = and i1 %or_ln786_17, %tmp_356

]]></Node>
<StgValue><ssdm name="and_ln786_83"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1921  %or_ln340_17 = or i1 %and_ln786_83, %and_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1922  %xor_ln340_17 = xor i1 %and_ln786_83, true

]]></Node>
<StgValue><ssdm name="xor_ln340_17"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1923  %or_ln340_151 = or i1 %and_ln785_66, %xor_ln340_17

]]></Node>
<StgValue><ssdm name="or_ln340_151"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1924  %select_ln340_17 = select i1 %or_ln340_17, i16 32767, i16 %shl_ln731_34

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1925  %select_ln388_17 = select i1 %and_ln786_83, i16 -32768, i16 %shl_ln731_34

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1926  %select_ln340_196 = select i1 %or_ln340_151, i16 %select_ln340_17, i16 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_196"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2018  %out_buf_all_18_V_lo = load i16* %out_buf_all_18_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_18_V_lo"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2019  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_18_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2020  %shl_ln731_36 = shl i16 %out_buf_all_18_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_36"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2021  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_18_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2022  %p_Result_90_17 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_18_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_17"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2023  %icmp_ln785_18 = icmp ne i7 %p_Result_90_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_18"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2024  %or_ln785_18 = or i1 %tmp_372, %icmp_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_18"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2025  %xor_ln785_18 = xor i1 %tmp_371, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2026  %and_ln785_68 = and i1 %or_ln785_18, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="and_ln785_68"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2027  %xor_ln786_18 = xor i1 %tmp_372, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2028  %icmp_ln786_18 = icmp ne i7 %p_Result_90_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_18"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2029  %or_ln786_18 = or i1 %icmp_ln786_18, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="or_ln786_18"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2030  %and_ln786_86 = and i1 %or_ln786_18, %tmp_371

]]></Node>
<StgValue><ssdm name="and_ln786_86"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2031  %or_ln340_18 = or i1 %and_ln786_86, %and_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2032  %xor_ln340_18 = xor i1 %and_ln786_86, true

]]></Node>
<StgValue><ssdm name="xor_ln340_18"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2033  %or_ln340_158 = or i1 %and_ln785_68, %xor_ln340_18

]]></Node>
<StgValue><ssdm name="or_ln340_158"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2034  %select_ln340_18 = select i1 %or_ln340_18, i16 32767, i16 %shl_ln731_36

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2035  %select_ln388_18 = select i1 %and_ln786_86, i16 -32768, i16 %shl_ln731_36

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2036  %select_ln340_200 = select i1 %or_ln340_158, i16 %select_ln340_18, i16 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_200"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2128  %out_buf_all_19_V_lo = load i16* %out_buf_all_19_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_19_V_lo"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2129  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_19_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2130  %shl_ln731_38 = shl i16 %out_buf_all_19_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_38"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2131  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_19_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2132  %p_Result_90_18 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_19_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_18"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2133  %icmp_ln785_19 = icmp ne i7 %p_Result_90_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_19"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2134  %or_ln785_19 = or i1 %tmp_387, %icmp_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln785_19"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2135  %xor_ln785_19 = xor i1 %tmp_386, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2136  %and_ln785_70 = and i1 %or_ln785_19, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="and_ln785_70"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2137  %xor_ln786_19 = xor i1 %tmp_387, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2138  %icmp_ln786_19 = icmp ne i7 %p_Result_90_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_19"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2139  %or_ln786_19 = or i1 %icmp_ln786_19, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="or_ln786_19"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2140  %and_ln786_89 = and i1 %or_ln786_19, %tmp_386

]]></Node>
<StgValue><ssdm name="and_ln786_89"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2141  %or_ln340_19 = or i1 %and_ln786_89, %and_ln785_70

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2142  %xor_ln340_19 = xor i1 %and_ln786_89, true

]]></Node>
<StgValue><ssdm name="xor_ln340_19"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2143  %or_ln340_165 = or i1 %and_ln785_70, %xor_ln340_19

]]></Node>
<StgValue><ssdm name="or_ln340_165"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2144  %select_ln340_19 = select i1 %or_ln340_19, i16 32767, i16 %shl_ln731_38

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2145  %select_ln388_19 = select i1 %and_ln786_89, i16 -32768, i16 %shl_ln731_38

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2146  %select_ln340_204 = select i1 %or_ln340_165, i16 %select_ln340_19, i16 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_204"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2238  %out_buf_all_20_V_lo = load i16* %out_buf_all_20_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_20_V_lo"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2239  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_20_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2240  %shl_ln731_40 = shl i16 %out_buf_all_20_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_40"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2241  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_20_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2242  %p_Result_90_19 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_20_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_19"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2243  %icmp_ln785_20 = icmp ne i7 %p_Result_90_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_20"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2244  %or_ln785_20 = or i1 %tmp_402, %icmp_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_20"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2245  %xor_ln785_20 = xor i1 %tmp_401, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2246  %and_ln785_72 = and i1 %or_ln785_20, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="and_ln785_72"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2247  %xor_ln786_20 = xor i1 %tmp_402, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2248  %icmp_ln786_20 = icmp ne i7 %p_Result_90_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_20"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2249  %or_ln786_20 = or i1 %icmp_ln786_20, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="or_ln786_20"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2250  %and_ln786_92 = and i1 %or_ln786_20, %tmp_401

]]></Node>
<StgValue><ssdm name="and_ln786_92"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2251  %or_ln340_20 = or i1 %and_ln786_92, %and_ln785_72

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2252  %xor_ln340_20 = xor i1 %and_ln786_92, true

]]></Node>
<StgValue><ssdm name="xor_ln340_20"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2253  %or_ln340_172 = or i1 %and_ln785_72, %xor_ln340_20

]]></Node>
<StgValue><ssdm name="or_ln340_172"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2254  %select_ln340_20 = select i1 %or_ln340_20, i16 32767, i16 %shl_ln731_40

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2255  %select_ln388_20 = select i1 %and_ln786_92, i16 -32768, i16 %shl_ln731_40

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2256  %select_ln340_208 = select i1 %or_ln340_172, i16 %select_ln340_20, i16 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_208"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2348  %out_buf_all_21_V_lo = load i16* %out_buf_all_21_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_21_V_lo"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2349  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_21_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2350  %shl_ln731_42 = shl i16 %out_buf_all_21_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_42"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2351  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_21_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2352  %p_Result_90_20 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_21_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_20"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2353  %icmp_ln785_21 = icmp ne i7 %p_Result_90_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_21"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2354  %or_ln785_21 = or i1 %tmp_417, %icmp_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln785_21"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2355  %xor_ln785_21 = xor i1 %tmp_416, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2356  %and_ln785_74 = and i1 %or_ln785_21, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="and_ln785_74"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2357  %xor_ln786_21 = xor i1 %tmp_417, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2358  %icmp_ln786_21 = icmp ne i7 %p_Result_90_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_21"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2359  %or_ln786_21 = or i1 %icmp_ln786_21, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="or_ln786_21"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2360  %and_ln786_95 = and i1 %or_ln786_21, %tmp_416

]]></Node>
<StgValue><ssdm name="and_ln786_95"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2361  %or_ln340_21 = or i1 %and_ln786_95, %and_ln785_74

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2362  %xor_ln340_21 = xor i1 %and_ln786_95, true

]]></Node>
<StgValue><ssdm name="xor_ln340_21"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2363  %or_ln340_179 = or i1 %and_ln785_74, %xor_ln340_21

]]></Node>
<StgValue><ssdm name="or_ln340_179"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2364  %select_ln340_21 = select i1 %or_ln340_21, i16 32767, i16 %shl_ln731_42

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2365  %select_ln388_21 = select i1 %and_ln786_95, i16 -32768, i16 %shl_ln731_42

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2366  %select_ln340_212 = select i1 %or_ln340_179, i16 %select_ln340_21, i16 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_212"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2458  %out_buf_all_22_V_lo = load i16* %out_buf_all_22_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_22_V_lo"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2459  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_22_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2460  %shl_ln731_44 = shl i16 %out_buf_all_22_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_44"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2461  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_22_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2462  %p_Result_90_21 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_22_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_21"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2463  %icmp_ln785_22 = icmp ne i7 %p_Result_90_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_22"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2464  %or_ln785_22 = or i1 %tmp_432, %icmp_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_22"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2465  %xor_ln785_22 = xor i1 %tmp_431, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2466  %and_ln785_76 = and i1 %or_ln785_22, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="and_ln785_76"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2467  %xor_ln786_22 = xor i1 %tmp_432, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2468  %icmp_ln786_22 = icmp ne i7 %p_Result_90_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_22"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2469  %or_ln786_22 = or i1 %icmp_ln786_22, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="or_ln786_22"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2470  %and_ln786_98 = and i1 %or_ln786_22, %tmp_431

]]></Node>
<StgValue><ssdm name="and_ln786_98"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2471  %or_ln340_22 = or i1 %and_ln786_98, %and_ln785_76

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2472  %xor_ln340_22 = xor i1 %and_ln786_98, true

]]></Node>
<StgValue><ssdm name="xor_ln340_22"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2473  %or_ln340_186 = or i1 %and_ln785_76, %xor_ln340_22

]]></Node>
<StgValue><ssdm name="or_ln340_186"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2474  %select_ln340_22 = select i1 %or_ln340_22, i16 32767, i16 %shl_ln731_44

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2475  %select_ln388_22 = select i1 %and_ln786_98, i16 -32768, i16 %shl_ln731_44

]]></Node>
<StgValue><ssdm name="select_ln388_22"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2476  %select_ln340_216 = select i1 %or_ln340_186, i16 %select_ln340_22, i16 %select_ln388_22

]]></Node>
<StgValue><ssdm name="select_ln340_216"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2568  %out_buf_all_23_V_lo = load i16* %out_buf_all_23_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_23_V_lo"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2569  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_23_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2570  %shl_ln731_46 = shl i16 %out_buf_all_23_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_46"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2571  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_23_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2572  %p_Result_90_22 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_23_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_22"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2573  %icmp_ln785_23 = icmp ne i7 %p_Result_90_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_23"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2574  %or_ln785_23 = or i1 %tmp_447, %icmp_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln785_23"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2575  %xor_ln785_23 = xor i1 %tmp_446, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2576  %and_ln785_78 = and i1 %or_ln785_23, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="and_ln785_78"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2577  %xor_ln786_23 = xor i1 %tmp_447, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2578  %icmp_ln786_23 = icmp ne i7 %p_Result_90_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_23"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2579  %or_ln786_23 = or i1 %icmp_ln786_23, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="or_ln786_23"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2580  %and_ln786_101 = and i1 %or_ln786_23, %tmp_446

]]></Node>
<StgValue><ssdm name="and_ln786_101"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2581  %or_ln340_23 = or i1 %and_ln786_101, %and_ln785_78

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2582  %xor_ln340_23 = xor i1 %and_ln786_101, true

]]></Node>
<StgValue><ssdm name="xor_ln340_23"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2583  %or_ln340_193 = or i1 %and_ln785_78, %xor_ln340_23

]]></Node>
<StgValue><ssdm name="or_ln340_193"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2584  %select_ln340_23 = select i1 %or_ln340_23, i16 32767, i16 %shl_ln731_46

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2585  %select_ln388_23 = select i1 %and_ln786_101, i16 -32768, i16 %shl_ln731_46

]]></Node>
<StgValue><ssdm name="select_ln388_23"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2586  %select_ln340_220 = select i1 %or_ln340_193, i16 %select_ln340_23, i16 %select_ln388_23

]]></Node>
<StgValue><ssdm name="select_ln340_220"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2678  %out_buf_all_24_V_lo = load i16* %out_buf_all_24_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_24_V_lo"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2679  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_24_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2680  %shl_ln731_48 = shl i16 %out_buf_all_24_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_48"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2681  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_24_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2682  %p_Result_90_23 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_24_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_23"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2683  %icmp_ln785_24 = icmp ne i7 %p_Result_90_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_24"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2684  %or_ln785_24 = or i1 %tmp_462, %icmp_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_24"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2685  %xor_ln785_24 = xor i1 %tmp_461, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2686  %and_ln785_80 = and i1 %or_ln785_24, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="and_ln785_80"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2687  %xor_ln786_24 = xor i1 %tmp_462, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2688  %icmp_ln786_24 = icmp ne i7 %p_Result_90_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_24"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2689  %or_ln786_24 = or i1 %icmp_ln786_24, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="or_ln786_24"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2690  %and_ln786_104 = and i1 %or_ln786_24, %tmp_461

]]></Node>
<StgValue><ssdm name="and_ln786_104"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2691  %or_ln340_24 = or i1 %and_ln786_104, %and_ln785_80

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2692  %xor_ln340_24 = xor i1 %and_ln786_104, true

]]></Node>
<StgValue><ssdm name="xor_ln340_24"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2693  %or_ln340_200 = or i1 %and_ln785_80, %xor_ln340_24

]]></Node>
<StgValue><ssdm name="or_ln340_200"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2694  %select_ln340_24 = select i1 %or_ln340_24, i16 32767, i16 %shl_ln731_48

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2695  %select_ln388_24 = select i1 %and_ln786_104, i16 -32768, i16 %shl_ln731_48

]]></Node>
<StgValue><ssdm name="select_ln388_24"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2696  %select_ln340_224 = select i1 %or_ln340_200, i16 %select_ln340_24, i16 %select_ln388_24

]]></Node>
<StgValue><ssdm name="select_ln340_224"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2788  %out_buf_all_25_V_lo = load i16* %out_buf_all_25_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_25_V_lo"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2789  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_25_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2790  %shl_ln731_50 = shl i16 %out_buf_all_25_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_50"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2791  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_25_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2792  %p_Result_90_24 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_25_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_24"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2793  %icmp_ln785_25 = icmp ne i7 %p_Result_90_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_25"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2794  %or_ln785_25 = or i1 %tmp_477, %icmp_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2795  %xor_ln785_25 = xor i1 %tmp_476, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2796  %and_ln785_82 = and i1 %or_ln785_25, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="and_ln785_82"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2797  %xor_ln786_25 = xor i1 %tmp_477, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2798  %icmp_ln786_25 = icmp ne i7 %p_Result_90_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_25"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2799  %or_ln786_25 = or i1 %icmp_ln786_25, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="or_ln786_25"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2800  %and_ln786_107 = and i1 %or_ln786_25, %tmp_476

]]></Node>
<StgValue><ssdm name="and_ln786_107"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2801  %or_ln340_25 = or i1 %and_ln786_107, %and_ln785_82

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2802  %xor_ln340_25 = xor i1 %and_ln786_107, true

]]></Node>
<StgValue><ssdm name="xor_ln340_25"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2803  %or_ln340_207 = or i1 %and_ln785_82, %xor_ln340_25

]]></Node>
<StgValue><ssdm name="or_ln340_207"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2804  %select_ln340_25 = select i1 %or_ln340_25, i16 32767, i16 %shl_ln731_50

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2805  %select_ln388_25 = select i1 %and_ln786_107, i16 -32768, i16 %shl_ln731_50

]]></Node>
<StgValue><ssdm name="select_ln388_25"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2806  %select_ln340_228 = select i1 %or_ln340_207, i16 %select_ln340_25, i16 %select_ln388_25

]]></Node>
<StgValue><ssdm name="select_ln340_228"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:2898  %out_buf_all_26_V_lo = load i16* %out_buf_all_26_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_26_V_lo"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2899  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_26_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2900  %shl_ln731_52 = shl i16 %out_buf_all_26_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_52"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2901  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_26_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2902  %p_Result_90_25 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_26_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_25"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2903  %icmp_ln785_26 = icmp ne i7 %p_Result_90_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_26"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2904  %or_ln785_26 = or i1 %tmp_492, %icmp_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2905  %xor_ln785_26 = xor i1 %tmp_491, true

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2906  %and_ln785_84 = and i1 %or_ln785_26, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="and_ln785_84"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2907  %xor_ln786_26 = xor i1 %tmp_492, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:2908  %icmp_ln786_26 = icmp ne i7 %p_Result_90_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_26"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2909  %or_ln786_26 = or i1 %icmp_ln786_26, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="or_ln786_26"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2910  %and_ln786_110 = and i1 %or_ln786_26, %tmp_491

]]></Node>
<StgValue><ssdm name="and_ln786_110"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2911  %or_ln340_26 = or i1 %and_ln786_110, %and_ln785_84

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2912  %xor_ln340_26 = xor i1 %and_ln786_110, true

]]></Node>
<StgValue><ssdm name="xor_ln340_26"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2913  %or_ln340_214 = or i1 %and_ln785_84, %xor_ln340_26

]]></Node>
<StgValue><ssdm name="or_ln340_214"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2914  %select_ln340_26 = select i1 %or_ln340_26, i16 32767, i16 %shl_ln731_52

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2915  %select_ln388_26 = select i1 %and_ln786_110, i16 -32768, i16 %shl_ln731_52

]]></Node>
<StgValue><ssdm name="select_ln388_26"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2916  %select_ln340_232 = select i1 %or_ln340_214, i16 %select_ln340_26, i16 %select_ln388_26

]]></Node>
<StgValue><ssdm name="select_ln340_232"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3008  %out_buf_all_27_V_lo = load i16* %out_buf_all_27_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_27_V_lo"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3009  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_27_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3010  %shl_ln731_54 = shl i16 %out_buf_all_27_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_54"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3011  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_27_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3012  %p_Result_90_26 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_27_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_26"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3013  %icmp_ln785_27 = icmp ne i7 %p_Result_90_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_27"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3014  %or_ln785_27 = or i1 %tmp_507, %icmp_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3015  %xor_ln785_27 = xor i1 %tmp_506, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3016  %and_ln785_86 = and i1 %or_ln785_27, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="and_ln785_86"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3017  %xor_ln786_27 = xor i1 %tmp_507, true

]]></Node>
<StgValue><ssdm name="xor_ln786_27"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3018  %icmp_ln786_27 = icmp ne i7 %p_Result_90_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_27"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3019  %or_ln786_27 = or i1 %icmp_ln786_27, %xor_ln786_27

]]></Node>
<StgValue><ssdm name="or_ln786_27"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3020  %and_ln786_113 = and i1 %or_ln786_27, %tmp_506

]]></Node>
<StgValue><ssdm name="and_ln786_113"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3021  %or_ln340_27 = or i1 %and_ln786_113, %and_ln785_86

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3022  %xor_ln340_27 = xor i1 %and_ln786_113, true

]]></Node>
<StgValue><ssdm name="xor_ln340_27"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3023  %or_ln340_221 = or i1 %and_ln785_86, %xor_ln340_27

]]></Node>
<StgValue><ssdm name="or_ln340_221"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3024  %select_ln340_27 = select i1 %or_ln340_27, i16 32767, i16 %shl_ln731_54

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3025  %select_ln388_27 = select i1 %and_ln786_113, i16 -32768, i16 %shl_ln731_54

]]></Node>
<StgValue><ssdm name="select_ln388_27"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3026  %select_ln340_236 = select i1 %or_ln340_221, i16 %select_ln340_27, i16 %select_ln388_27

]]></Node>
<StgValue><ssdm name="select_ln340_236"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3118  %out_buf_all_28_V_lo = load i16* %out_buf_all_28_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_28_V_lo"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3119  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_28_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3120  %shl_ln731_56 = shl i16 %out_buf_all_28_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_56"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3121  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_28_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3122  %p_Result_90_27 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_28_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_27"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3123  %icmp_ln785_28 = icmp ne i7 %p_Result_90_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_28"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3124  %or_ln785_28 = or i1 %tmp_522, %icmp_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3125  %xor_ln785_28 = xor i1 %tmp_521, true

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3126  %and_ln785_88 = and i1 %or_ln785_28, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="and_ln785_88"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3127  %xor_ln786_28 = xor i1 %tmp_522, true

]]></Node>
<StgValue><ssdm name="xor_ln786_28"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3128  %icmp_ln786_28 = icmp ne i7 %p_Result_90_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_28"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3129  %or_ln786_28 = or i1 %icmp_ln786_28, %xor_ln786_28

]]></Node>
<StgValue><ssdm name="or_ln786_28"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3130  %and_ln786_116 = and i1 %or_ln786_28, %tmp_521

]]></Node>
<StgValue><ssdm name="and_ln786_116"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3131  %or_ln340_28 = or i1 %and_ln786_116, %and_ln785_88

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3132  %xor_ln340_28 = xor i1 %and_ln786_116, true

]]></Node>
<StgValue><ssdm name="xor_ln340_28"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3133  %or_ln340_228 = or i1 %and_ln785_88, %xor_ln340_28

]]></Node>
<StgValue><ssdm name="or_ln340_228"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3134  %select_ln340_28 = select i1 %or_ln340_28, i16 32767, i16 %shl_ln731_56

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3135  %select_ln388_28 = select i1 %and_ln786_116, i16 -32768, i16 %shl_ln731_56

]]></Node>
<StgValue><ssdm name="select_ln388_28"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3136  %select_ln340_240 = select i1 %or_ln340_228, i16 %select_ln340_28, i16 %select_ln388_28

]]></Node>
<StgValue><ssdm name="select_ln340_240"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3228  %out_buf_all_29_V_lo = load i16* %out_buf_all_29_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_29_V_lo"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3229  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_29_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3230  %shl_ln731_58 = shl i16 %out_buf_all_29_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_58"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3231  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_29_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3232  %p_Result_90_28 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_29_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_28"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3233  %icmp_ln785_29 = icmp ne i7 %p_Result_90_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_29"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3234  %or_ln785_29 = or i1 %tmp_537, %icmp_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3235  %xor_ln785_29 = xor i1 %tmp_536, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3236  %and_ln785_90 = and i1 %or_ln785_29, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="and_ln785_90"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3237  %xor_ln786_29 = xor i1 %tmp_537, true

]]></Node>
<StgValue><ssdm name="xor_ln786_29"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3238  %icmp_ln786_29 = icmp ne i7 %p_Result_90_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_29"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3239  %or_ln786_29 = or i1 %icmp_ln786_29, %xor_ln786_29

]]></Node>
<StgValue><ssdm name="or_ln786_29"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3240  %and_ln786_119 = and i1 %or_ln786_29, %tmp_536

]]></Node>
<StgValue><ssdm name="and_ln786_119"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3241  %or_ln340_29 = or i1 %and_ln786_119, %and_ln785_90

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3242  %xor_ln340_29 = xor i1 %and_ln786_119, true

]]></Node>
<StgValue><ssdm name="xor_ln340_29"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3243  %or_ln340_235 = or i1 %and_ln785_90, %xor_ln340_29

]]></Node>
<StgValue><ssdm name="or_ln340_235"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3244  %select_ln340_29 = select i1 %or_ln340_29, i16 32767, i16 %shl_ln731_58

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3245  %select_ln388_29 = select i1 %and_ln786_119, i16 -32768, i16 %shl_ln731_58

]]></Node>
<StgValue><ssdm name="select_ln388_29"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3246  %select_ln340_244 = select i1 %or_ln340_235, i16 %select_ln340_29, i16 %select_ln388_29

]]></Node>
<StgValue><ssdm name="select_ln340_244"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3338  %out_buf_all_30_V_lo = load i16* %out_buf_all_30_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_30_V_lo"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3339  %tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_30_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3340  %shl_ln731_60 = shl i16 %out_buf_all_30_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_60"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3341  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_30_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3342  %p_Result_90_29 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_30_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_29"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3343  %icmp_ln785_30 = icmp ne i7 %p_Result_90_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_30"/></StgValue>
</operation>

<operation id="904" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3344  %or_ln785_30 = or i1 %tmp_552, %icmp_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="905" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3345  %xor_ln785_30 = xor i1 %tmp_551, true

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="906" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3346  %and_ln785_92 = and i1 %or_ln785_30, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="and_ln785_92"/></StgValue>
</operation>

<operation id="907" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3347  %xor_ln786_30 = xor i1 %tmp_552, true

]]></Node>
<StgValue><ssdm name="xor_ln786_30"/></StgValue>
</operation>

<operation id="908" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3348  %icmp_ln786_30 = icmp ne i7 %p_Result_90_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_30"/></StgValue>
</operation>

<operation id="909" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3349  %or_ln786_30 = or i1 %icmp_ln786_30, %xor_ln786_30

]]></Node>
<StgValue><ssdm name="or_ln786_30"/></StgValue>
</operation>

<operation id="910" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3350  %and_ln786_122 = and i1 %or_ln786_30, %tmp_551

]]></Node>
<StgValue><ssdm name="and_ln786_122"/></StgValue>
</operation>

<operation id="911" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3351  %or_ln340_30 = or i1 %and_ln786_122, %and_ln785_92

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="912" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3352  %xor_ln340_30 = xor i1 %and_ln786_122, true

]]></Node>
<StgValue><ssdm name="xor_ln340_30"/></StgValue>
</operation>

<operation id="913" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3353  %or_ln340_242 = or i1 %and_ln785_92, %xor_ln340_30

]]></Node>
<StgValue><ssdm name="or_ln340_242"/></StgValue>
</operation>

<operation id="914" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3354  %select_ln340_30 = select i1 %or_ln340_30, i16 32767, i16 %shl_ln731_60

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="915" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3355  %select_ln388_30 = select i1 %and_ln786_122, i16 -32768, i16 %shl_ln731_60

]]></Node>
<StgValue><ssdm name="select_ln388_30"/></StgValue>
</operation>

<operation id="916" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3356  %select_ln340_248 = select i1 %or_ln340_242, i16 %select_ln340_30, i16 %select_ln388_30

]]></Node>
<StgValue><ssdm name="select_ln340_248"/></StgValue>
</operation>

<operation id="917" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:3448  %out_buf_all_31_V_lo = load i16* %out_buf_all_31_V_ad, align 2

]]></Node>
<StgValue><ssdm name="out_buf_all_31_V_lo"/></StgValue>
</operation>

<operation id="918" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3449  %tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_31_V_lo, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3450  %shl_ln731_62 = shl i16 %out_buf_all_31_V_lo, 7

]]></Node>
<StgValue><ssdm name="shl_ln731_62"/></StgValue>
</operation>

<operation id="920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3451  %tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_all_31_V_lo, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3452  %p_Result_90_30 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %out_buf_all_31_V_lo, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_90_30"/></StgValue>
</operation>

<operation id="922" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3453  %icmp_ln785_31 = icmp ne i7 %p_Result_90_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_31"/></StgValue>
</operation>

<operation id="923" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3454  %or_ln785_31 = or i1 %tmp_567, %icmp_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="924" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3455  %xor_ln785_31 = xor i1 %tmp_566, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="925" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3456  %and_ln785_94 = and i1 %or_ln785_31, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="and_ln785_94"/></StgValue>
</operation>

<operation id="926" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3457  %xor_ln786_31 = xor i1 %tmp_567, true

]]></Node>
<StgValue><ssdm name="xor_ln786_31"/></StgValue>
</operation>

<operation id="927" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3458  %icmp_ln786_31 = icmp ne i7 %p_Result_90_30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_31"/></StgValue>
</operation>

<operation id="928" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3459  %or_ln786_31 = or i1 %icmp_ln786_31, %xor_ln786_31

]]></Node>
<StgValue><ssdm name="or_ln786_31"/></StgValue>
</operation>

<operation id="929" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3460  %and_ln786_125 = and i1 %or_ln786_31, %tmp_566

]]></Node>
<StgValue><ssdm name="and_ln786_125"/></StgValue>
</operation>

<operation id="930" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3461  %or_ln340_31 = or i1 %and_ln786_125, %and_ln785_94

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="931" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3462  %xor_ln340_31 = xor i1 %and_ln786_125, true

]]></Node>
<StgValue><ssdm name="xor_ln340_31"/></StgValue>
</operation>

<operation id="932" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3463  %or_ln340_249 = or i1 %and_ln785_94, %xor_ln340_31

]]></Node>
<StgValue><ssdm name="or_ln340_249"/></StgValue>
</operation>

<operation id="933" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3464  %select_ln340_31 = select i1 %or_ln340_31, i16 32767, i16 %shl_ln731_62

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="934" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3465  %select_ln388_31 = select i1 %and_ln786_125, i16 -32768, i16 %shl_ln731_62

]]></Node>
<StgValue><ssdm name="select_ln388_31"/></StgValue>
</operation>

<operation id="935" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3466  %select_ln340_252 = select i1 %or_ln340_249, i16 %select_ln340_31, i16 %select_ln388_31

]]></Node>
<StgValue><ssdm name="select_ln340_252"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="936" st_id="7" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_4:15  %mul_ln414 = mul i40 225, %sext_ln414

]]></Node>
<StgValue><ssdm name="mul_ln414"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:57  %sext_ln1118 = sext i16 %select_ln340_128 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:58  %mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:167  %sext_ln1118_1 = sext i16 %select_ln340_132 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:168  %mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:277  %sext_ln1118_2 = sext i16 %select_ln340_136 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:278  %mul_ln1118_2 = mul nsw i32 %sext_ln1116_2, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:387  %sext_ln1118_3 = sext i16 %select_ln340_140 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:388  %mul_ln1118_3 = mul nsw i32 %sext_ln1116_3, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:497  %sext_ln1118_4 = sext i16 %select_ln340_144 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:498  %mul_ln1118_4 = mul nsw i32 %sext_ln1116_4, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:607  %sext_ln1118_5 = sext i16 %select_ln340_148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:608  %mul_ln1118_5 = mul nsw i32 %sext_ln1116_5, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:717  %sext_ln1118_6 = sext i16 %select_ln340_152 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:718  %mul_ln1118_6 = mul nsw i32 %sext_ln1116_6, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:827  %sext_ln1118_7 = sext i16 %select_ln340_156 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:828  %mul_ln1118_7 = mul nsw i32 %sext_ln1116_7, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:937  %sext_ln1118_8 = sext i16 %select_ln340_160 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:938  %mul_ln1118_8 = mul nsw i32 %sext_ln1116_8, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1047  %sext_ln1118_9 = sext i16 %select_ln340_164 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1048  %mul_ln1118_9 = mul nsw i32 %sext_ln1116_9, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1157  %sext_ln1118_10 = sext i16 %select_ln340_168 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1158  %mul_ln1118_10 = mul nsw i32 %sext_ln1116_10, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1267  %sext_ln1118_11 = sext i16 %select_ln340_172 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1268  %mul_ln1118_11 = mul nsw i32 %sext_ln1116_11, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1377  %sext_ln1118_12 = sext i16 %select_ln340_176 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1378  %mul_ln1118_12 = mul nsw i32 %sext_ln1116_12, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1487  %sext_ln1118_13 = sext i16 %select_ln340_180 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1488  %mul_ln1118_13 = mul nsw i32 %sext_ln1116_13, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1597  %sext_ln1118_14 = sext i16 %select_ln340_184 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1598  %mul_ln1118_14 = mul nsw i32 %sext_ln1116_14, %sext_ln1118_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1707  %sext_ln1118_15 = sext i16 %select_ln340_188 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1708  %mul_ln1118_15 = mul nsw i32 %sext_ln1116_15, %sext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1817  %sext_ln1118_16 = sext i16 %select_ln340_192 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1818  %mul_ln1118_16 = mul nsw i32 %sext_ln1116_16, %sext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:1927  %sext_ln1118_17 = sext i16 %select_ln340_196 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1928  %mul_ln1118_17 = mul nsw i32 %sext_ln1116_17, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2037  %sext_ln1118_18 = sext i16 %select_ln340_200 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2038  %mul_ln1118_18 = mul nsw i32 %sext_ln1116_18, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2147  %sext_ln1118_19 = sext i16 %select_ln340_204 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2148  %mul_ln1118_19 = mul nsw i32 %sext_ln1116_19, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2257  %sext_ln1118_20 = sext i16 %select_ln340_208 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2258  %mul_ln1118_20 = mul nsw i32 %sext_ln1116_20, %sext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2367  %sext_ln1118_21 = sext i16 %select_ln340_212 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2368  %mul_ln1118_21 = mul nsw i32 %sext_ln1116_21, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2477  %sext_ln1118_22 = sext i16 %select_ln340_216 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2478  %mul_ln1118_22 = mul nsw i32 %sext_ln1116_22, %sext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2587  %sext_ln1118_23 = sext i16 %select_ln340_220 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2588  %mul_ln1118_23 = mul nsw i32 %sext_ln1116_23, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2697  %sext_ln1118_24 = sext i16 %select_ln340_224 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2698  %mul_ln1118_24 = mul nsw i32 %sext_ln1116_24, %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2807  %sext_ln1118_25 = sext i16 %select_ln340_228 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2808  %mul_ln1118_25 = mul nsw i32 %sext_ln1116_25, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:2917  %sext_ln1118_26 = sext i16 %select_ln340_232 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2918  %mul_ln1118_26 = mul nsw i32 %sext_ln1116_26, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:3027  %sext_ln1118_27 = sext i16 %select_ln340_236 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3028  %mul_ln1118_27 = mul nsw i32 %sext_ln1116_27, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:3137  %sext_ln1118_28 = sext i16 %select_ln340_240 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3138  %mul_ln1118_28 = mul nsw i32 %sext_ln1116_28, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:3247  %sext_ln1118_29 = sext i16 %select_ln340_244 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3248  %mul_ln1118_29 = mul nsw i32 %sext_ln1116_29, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:3357  %sext_ln1118_30 = sext i16 %select_ln340_248 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3358  %mul_ln1118_30 = mul nsw i32 %sext_ln1116_30, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="16">
<![CDATA[
hls_label_4:3467  %sext_ln1118_31 = sext i16 %select_ln340_252 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3468  %mul_ln1118_31 = mul nsw i32 %sext_ln1116_31, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1001" st_id="8" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:16  %mul_ln302_mid2 = mul i32 113, %sext_ln299_mid2_v

]]></Node>
<StgValue><ssdm name="mul_ln302_mid2"/></StgValue>
</operation>

<operation id="1002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="40" op_0_bw="7">
<![CDATA[
hls_label_4:26  %zext_ln414 = zext i7 %col_0_mid2 to i40

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="1003" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_4:27  %add_ln414 = add i40 %mul_ln414, %zext_ln414

]]></Node>
<StgValue><ssdm name="add_ln414"/></StgValue>
</operation>

<operation id="1004" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
hls_label_4:28  %add_ln414_1 = add i40 %zext_ln291, %add_ln414

]]></Node>
<StgValue><ssdm name="add_ln414_1"/></StgValue>
</operation>

<operation id="1005" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:59  %add_ln1192 = add i32 %sext_ln728, %mul_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:60  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:61  %trunc_ln6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="1008" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:62  %add_ln713 = add i32 %mul_ln1118, %zext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln713"/></StgValue>
</operation>

<operation id="1009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:63  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:64  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:65  %zext_ln415 = zext i1 %tmp_105 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="1012" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:66  %add_ln415 = add i16 %zext_ln415, %trunc_ln6

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="1013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:67  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1014" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:68  %xor_ln416 = xor i1 %tmp_106, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="1015" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:69  %and_ln416 = and i1 %tmp_104, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="1016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:70  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:71  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1018" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:72  %icmp_ln879 = icmp eq i4 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:73  %tmp_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:74  %icmp_ln879_1 = icmp eq i5 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:75  %icmp_ln768 = icmp eq i5 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:77  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:78  %xor_ln779 = xor i1 %tmp_108, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:79  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:80  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:81  %and_ln781 = and i1 %and_ln416, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:84  %xor_ln785_2 = xor i1 %tmp_103, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:86  %and_ln786_32 = and i1 %tmp_107, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786_32"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:87  %or_ln786_64 = or i1 %and_ln781, %and_ln786_32

]]></Node>
<StgValue><ssdm name="or_ln786_64"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:88  %xor_ln786_1 = xor i1 %or_ln786_64, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:89  %and_ln786_33 = and i1 %tmp_103, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_33"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:169  %add_ln1192_2 = add i32 %sext_ln728_1, %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:170  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:171  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_2, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:172  %add_ln713_1 = add i32 %mul_ln1118_1, %zext_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln713_1"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:173  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:174  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:175  %zext_ln415_2 = zext i1 %tmp_120 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:176  %add_ln415_2 = add i16 %zext_ln415_2, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:177  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:178  %xor_ln416_2 = xor i1 %tmp_121, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:179  %and_ln416_2 = and i1 %tmp_119, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:180  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:181  %tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_2, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:182  %icmp_ln879_3 = icmp eq i4 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:183  %tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_2, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:184  %icmp_ln879_4 = icmp eq i5 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:185  %icmp_ln768_2 = icmp eq i5 %tmp_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:187  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_2, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:188  %xor_ln779_1 = xor i1 %tmp_123, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:189  %and_ln779_1 = and i1 %icmp_ln879_3, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:190  %select_ln416_1 = select i1 %and_ln416_2, i1 %and_ln779_1, i1 %icmp_ln879_4

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:191  %and_ln781_32 = and i1 %and_ln416_2, %icmp_ln879_4

]]></Node>
<StgValue><ssdm name="and_ln781_32"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:194  %xor_ln785_35 = xor i1 %tmp_118, true

]]></Node>
<StgValue><ssdm name="xor_ln785_35"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:196  %and_ln786_1 = and i1 %tmp_122, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:197  %or_ln786_65 = or i1 %and_ln781_32, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_65"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:198  %xor_ln786_33 = xor i1 %or_ln786_65, true

]]></Node>
<StgValue><ssdm name="xor_ln786_33"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:199  %and_ln786_36 = and i1 %tmp_118, %xor_ln786_33

]]></Node>
<StgValue><ssdm name="and_ln786_36"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:279  %add_ln1192_4 = add i32 %sext_ln728_2, %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:280  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:281  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_4, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:282  %add_ln713_2 = add i32 %mul_ln1118_2, %zext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln713_2"/></StgValue>
</operation>

<operation id="1063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:283  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:284  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:285  %zext_ln415_4 = zext i1 %tmp_135 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="1066" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:286  %add_ln415_4 = add i16 %zext_ln415_4, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="1067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:287  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1068" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:288  %xor_ln416_4 = xor i1 %tmp_136, true

]]></Node>
<StgValue><ssdm name="xor_ln416_4"/></StgValue>
</operation>

<operation id="1069" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:289  %and_ln416_4 = and i1 %tmp_134, %xor_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="1070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:290  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:291  %tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_4, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1072" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:292  %icmp_ln879_6 = icmp eq i4 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="1073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:293  %tmp_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_4, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1074" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:294  %icmp_ln879_7 = icmp eq i5 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="1075" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:295  %icmp_ln768_4 = icmp eq i5 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>

<operation id="1076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:297  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_4, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1077" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:298  %xor_ln779_2 = xor i1 %tmp_138, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="1078" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:299  %and_ln779_2 = and i1 %icmp_ln879_6, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="1079" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:300  %select_ln416_2 = select i1 %and_ln416_4, i1 %and_ln779_2, i1 %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>

<operation id="1080" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:301  %and_ln781_2 = and i1 %and_ln416_4, %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="1081" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:304  %xor_ln785_40 = xor i1 %tmp_133, true

]]></Node>
<StgValue><ssdm name="xor_ln785_40"/></StgValue>
</operation>

<operation id="1082" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:306  %and_ln786_2 = and i1 %tmp_137, %select_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="1083" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:307  %or_ln786_66 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_66"/></StgValue>
</operation>

<operation id="1084" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:308  %xor_ln786_36 = xor i1 %or_ln786_66, true

]]></Node>
<StgValue><ssdm name="xor_ln786_36"/></StgValue>
</operation>

<operation id="1085" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:309  %and_ln786_39 = and i1 %tmp_133, %xor_ln786_36

]]></Node>
<StgValue><ssdm name="and_ln786_39"/></StgValue>
</operation>

<operation id="1086" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:389  %add_ln1192_6 = add i32 %sext_ln728_3, %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="1087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:390  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:391  %trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_6, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="1089" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:392  %add_ln713_3 = add i32 %mul_ln1118_3, %zext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln713_3"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:393  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:394  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:395  %zext_ln415_6 = zext i1 %tmp_150 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="1093" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:396  %add_ln415_6 = add i16 %zext_ln415_6, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="1094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:397  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1095" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:398  %xor_ln416_6 = xor i1 %tmp_151, true

]]></Node>
<StgValue><ssdm name="xor_ln416_6"/></StgValue>
</operation>

<operation id="1096" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:399  %and_ln416_6 = and i1 %tmp_149, %xor_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="1097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:400  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:401  %tmp_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_6, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1099" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:402  %icmp_ln879_9 = icmp eq i4 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="1100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:403  %tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_6, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1101" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:404  %icmp_ln879_10 = icmp eq i5 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="1102" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:405  %icmp_ln768_6 = icmp eq i5 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_6"/></StgValue>
</operation>

<operation id="1103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:407  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_6, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1104" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:408  %xor_ln779_3 = xor i1 %tmp_153, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="1105" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:409  %and_ln779_3 = and i1 %icmp_ln879_9, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="1106" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:410  %select_ln416_3 = select i1 %and_ln416_6, i1 %and_ln779_3, i1 %icmp_ln879_10

]]></Node>
<StgValue><ssdm name="select_ln416_3"/></StgValue>
</operation>

<operation id="1107" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:411  %and_ln781_3 = and i1 %and_ln416_6, %icmp_ln879_10

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="1108" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:414  %xor_ln785_45 = xor i1 %tmp_148, true

]]></Node>
<StgValue><ssdm name="xor_ln785_45"/></StgValue>
</operation>

<operation id="1109" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:416  %and_ln786_3 = and i1 %tmp_152, %select_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="1110" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:417  %or_ln786_67 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_67"/></StgValue>
</operation>

<operation id="1111" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:418  %xor_ln786_38 = xor i1 %or_ln786_67, true

]]></Node>
<StgValue><ssdm name="xor_ln786_38"/></StgValue>
</operation>

<operation id="1112" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:419  %and_ln786_42 = and i1 %tmp_148, %xor_ln786_38

]]></Node>
<StgValue><ssdm name="and_ln786_42"/></StgValue>
</operation>

<operation id="1113" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:499  %add_ln1192_8 = add i32 %sext_ln728_4, %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="1114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:500  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:501  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_8, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="1116" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:502  %add_ln713_4 = add i32 %mul_ln1118_4, %zext_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln713_4"/></StgValue>
</operation>

<operation id="1117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:503  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:504  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:505  %zext_ln415_8 = zext i1 %tmp_165 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="1120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:506  %add_ln415_8 = add i16 %zext_ln415_8, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="1121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:507  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:508  %xor_ln416_8 = xor i1 %tmp_166, true

]]></Node>
<StgValue><ssdm name="xor_ln416_8"/></StgValue>
</operation>

<operation id="1123" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:509  %and_ln416_8 = and i1 %tmp_164, %xor_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="1124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:510  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:511  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_8, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1126" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:512  %icmp_ln879_12 = icmp eq i4 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="1127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:513  %tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_8, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1128" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:514  %icmp_ln879_13 = icmp eq i5 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="1129" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:515  %icmp_ln768_8 = icmp eq i5 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_8"/></StgValue>
</operation>

<operation id="1130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:517  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_8, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1131" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:518  %xor_ln779_4 = xor i1 %tmp_168, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="1132" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:519  %and_ln779_4 = and i1 %icmp_ln879_12, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="1133" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:520  %select_ln416_4 = select i1 %and_ln416_8, i1 %and_ln779_4, i1 %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="select_ln416_4"/></StgValue>
</operation>

<operation id="1134" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:521  %and_ln781_4 = and i1 %and_ln416_8, %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="1135" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:524  %xor_ln785_49 = xor i1 %tmp_163, true

]]></Node>
<StgValue><ssdm name="xor_ln785_49"/></StgValue>
</operation>

<operation id="1136" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:526  %and_ln786_4 = and i1 %tmp_167, %select_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="1137" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:527  %or_ln786_68 = or i1 %and_ln781_4, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_68"/></StgValue>
</operation>

<operation id="1138" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:528  %xor_ln786_40 = xor i1 %or_ln786_68, true

]]></Node>
<StgValue><ssdm name="xor_ln786_40"/></StgValue>
</operation>

<operation id="1139" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:529  %and_ln786_45 = and i1 %tmp_163, %xor_ln786_40

]]></Node>
<StgValue><ssdm name="and_ln786_45"/></StgValue>
</operation>

<operation id="1140" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:609  %add_ln1192_10 = add i32 %sext_ln728_5, %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:610  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:611  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_10, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1143" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:612  %add_ln713_5 = add i32 %mul_ln1118_5, %zext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln713_5"/></StgValue>
</operation>

<operation id="1144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:613  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:614  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_5, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:615  %zext_ln415_10 = zext i1 %tmp_180 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="1147" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:616  %add_ln415_10 = add i16 %zext_ln415_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_10"/></StgValue>
</operation>

<operation id="1148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:617  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1149" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:618  %xor_ln416_10 = xor i1 %tmp_181, true

]]></Node>
<StgValue><ssdm name="xor_ln416_10"/></StgValue>
</operation>

<operation id="1150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:619  %and_ln416_10 = and i1 %tmp_179, %xor_ln416_10

]]></Node>
<StgValue><ssdm name="and_ln416_10"/></StgValue>
</operation>

<operation id="1151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:620  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:621  %tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_10, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1153" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:622  %icmp_ln879_15 = icmp eq i4 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>

<operation id="1154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:623  %tmp_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_10, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1155" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:624  %icmp_ln879_16 = icmp eq i5 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="1156" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:625  %icmp_ln768_10 = icmp eq i5 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_10"/></StgValue>
</operation>

<operation id="1157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:627  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_10, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1158" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:628  %xor_ln779_5 = xor i1 %tmp_183, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="1159" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:629  %and_ln779_5 = and i1 %icmp_ln879_15, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="1160" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:630  %select_ln416_5 = select i1 %and_ln416_10, i1 %and_ln779_5, i1 %icmp_ln879_16

]]></Node>
<StgValue><ssdm name="select_ln416_5"/></StgValue>
</operation>

<operation id="1161" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:631  %and_ln781_5 = and i1 %and_ln416_10, %icmp_ln879_16

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="1162" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:634  %xor_ln785_53 = xor i1 %tmp_178, true

]]></Node>
<StgValue><ssdm name="xor_ln785_53"/></StgValue>
</operation>

<operation id="1163" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:636  %and_ln786_5 = and i1 %tmp_182, %select_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="1164" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:637  %or_ln786_69 = or i1 %and_ln781_5, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_69"/></StgValue>
</operation>

<operation id="1165" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:638  %xor_ln786_42 = xor i1 %or_ln786_69, true

]]></Node>
<StgValue><ssdm name="xor_ln786_42"/></StgValue>
</operation>

<operation id="1166" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:639  %and_ln786_48 = and i1 %tmp_178, %xor_ln786_42

]]></Node>
<StgValue><ssdm name="and_ln786_48"/></StgValue>
</operation>

<operation id="1167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:719  %add_ln1192_12 = add i32 %sext_ln728_6, %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="1168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:720  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:721  %trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_12, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="1170" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:722  %add_ln713_6 = add i32 %mul_ln1118_6, %zext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln713_6"/></StgValue>
</operation>

<operation id="1171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:723  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:724  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_6, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:725  %zext_ln415_12 = zext i1 %tmp_195 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="1174" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:726  %add_ln415_12 = add i16 %zext_ln415_12, %trunc_ln708_11

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="1175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:727  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:728  %xor_ln416_12 = xor i1 %tmp_196, true

]]></Node>
<StgValue><ssdm name="xor_ln416_12"/></StgValue>
</operation>

<operation id="1177" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:729  %and_ln416_12 = and i1 %tmp_194, %xor_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln416_12"/></StgValue>
</operation>

<operation id="1178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:730  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:731  %tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_12, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1180" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:732  %icmp_ln879_18 = icmp eq i4 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="1181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:733  %tmp_19 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_12, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1182" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:734  %icmp_ln879_19 = icmp eq i5 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="1183" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:735  %icmp_ln768_12 = icmp eq i5 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_12"/></StgValue>
</operation>

<operation id="1184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:737  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_12, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1185" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:738  %xor_ln779_6 = xor i1 %tmp_198, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="1186" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:739  %and_ln779_6 = and i1 %icmp_ln879_18, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="1187" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:740  %select_ln416_6 = select i1 %and_ln416_12, i1 %and_ln779_6, i1 %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="select_ln416_6"/></StgValue>
</operation>

<operation id="1188" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:741  %and_ln781_6 = and i1 %and_ln416_12, %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="1189" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:744  %xor_ln785_57 = xor i1 %tmp_193, true

]]></Node>
<StgValue><ssdm name="xor_ln785_57"/></StgValue>
</operation>

<operation id="1190" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:746  %and_ln786_6 = and i1 %tmp_197, %select_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="1191" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:747  %or_ln786_70 = or i1 %and_ln781_6, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_70"/></StgValue>
</operation>

<operation id="1192" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:748  %xor_ln786_44 = xor i1 %or_ln786_70, true

]]></Node>
<StgValue><ssdm name="xor_ln786_44"/></StgValue>
</operation>

<operation id="1193" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:749  %and_ln786_51 = and i1 %tmp_193, %xor_ln786_44

]]></Node>
<StgValue><ssdm name="and_ln786_51"/></StgValue>
</operation>

<operation id="1194" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:829  %add_ln1192_14 = add i32 %sext_ln728_7, %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:830  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:831  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_14, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="1197" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:832  %add_ln713_7 = add i32 %mul_ln1118_7, %zext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln713_7"/></StgValue>
</operation>

<operation id="1198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:833  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:834  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_7, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:835  %zext_ln415_14 = zext i1 %tmp_210 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="1201" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:836  %add_ln415_14 = add i16 %zext_ln415_14, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="add_ln415_14"/></StgValue>
</operation>

<operation id="1202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:837  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1203" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:838  %xor_ln416_14 = xor i1 %tmp_211, true

]]></Node>
<StgValue><ssdm name="xor_ln416_14"/></StgValue>
</operation>

<operation id="1204" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:839  %and_ln416_14 = and i1 %tmp_209, %xor_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln416_14"/></StgValue>
</operation>

<operation id="1205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:840  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:841  %tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_14, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1207" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:842  %icmp_ln879_21 = icmp eq i4 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_21"/></StgValue>
</operation>

<operation id="1208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:843  %tmp_22 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_14, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1209" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:844  %icmp_ln879_22 = icmp eq i5 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_22"/></StgValue>
</operation>

<operation id="1210" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:845  %icmp_ln768_14 = icmp eq i5 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_14"/></StgValue>
</operation>

<operation id="1211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:847  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1212" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:848  %xor_ln779_7 = xor i1 %tmp_213, true

]]></Node>
<StgValue><ssdm name="xor_ln779_7"/></StgValue>
</operation>

<operation id="1213" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:849  %and_ln779_7 = and i1 %icmp_ln879_21, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="1214" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:850  %select_ln416_7 = select i1 %and_ln416_14, i1 %and_ln779_7, i1 %icmp_ln879_22

]]></Node>
<StgValue><ssdm name="select_ln416_7"/></StgValue>
</operation>

<operation id="1215" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:851  %and_ln781_7 = and i1 %and_ln416_14, %icmp_ln879_22

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="1216" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:854  %xor_ln785_61 = xor i1 %tmp_208, true

]]></Node>
<StgValue><ssdm name="xor_ln785_61"/></StgValue>
</operation>

<operation id="1217" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:856  %and_ln786_7 = and i1 %tmp_212, %select_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="1218" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:857  %or_ln786_71 = or i1 %and_ln781_7, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_71"/></StgValue>
</operation>

<operation id="1219" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:858  %xor_ln786_46 = xor i1 %or_ln786_71, true

]]></Node>
<StgValue><ssdm name="xor_ln786_46"/></StgValue>
</operation>

<operation id="1220" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:859  %and_ln786_54 = and i1 %tmp_208, %xor_ln786_46

]]></Node>
<StgValue><ssdm name="and_ln786_54"/></StgValue>
</operation>

<operation id="1221" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:939  %add_ln1192_16 = add i32 %sext_ln728_8, %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:940  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:941  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_16, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="1224" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:942  %add_ln713_8 = add i32 %mul_ln1118_8, %zext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln713_8"/></StgValue>
</operation>

<operation id="1225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:943  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:944  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_8, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:945  %zext_ln415_16 = zext i1 %tmp_225 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="1228" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:946  %add_ln415_16 = add i16 %zext_ln415_16, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="1229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:947  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1230" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:948  %xor_ln416_16 = xor i1 %tmp_226, true

]]></Node>
<StgValue><ssdm name="xor_ln416_16"/></StgValue>
</operation>

<operation id="1231" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:949  %and_ln416_16 = and i1 %tmp_224, %xor_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="1232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:950  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:951  %tmp_24 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_16, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1234" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:952  %icmp_ln879_24 = icmp eq i4 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_24"/></StgValue>
</operation>

<operation id="1235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:953  %tmp_25 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_16, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1236" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:954  %icmp_ln879_25 = icmp eq i5 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_25"/></StgValue>
</operation>

<operation id="1237" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:955  %icmp_ln768_16 = icmp eq i5 %tmp_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_16"/></StgValue>
</operation>

<operation id="1238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:957  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_16, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1239" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:958  %xor_ln779_8 = xor i1 %tmp_228, true

]]></Node>
<StgValue><ssdm name="xor_ln779_8"/></StgValue>
</operation>

<operation id="1240" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:959  %and_ln779_8 = and i1 %icmp_ln879_24, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="1241" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:960  %select_ln416_8 = select i1 %and_ln416_16, i1 %and_ln779_8, i1 %icmp_ln879_25

]]></Node>
<StgValue><ssdm name="select_ln416_8"/></StgValue>
</operation>

<operation id="1242" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:961  %and_ln781_8 = and i1 %and_ln416_16, %icmp_ln879_25

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="1243" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:964  %xor_ln785_65 = xor i1 %tmp_223, true

]]></Node>
<StgValue><ssdm name="xor_ln785_65"/></StgValue>
</operation>

<operation id="1244" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:966  %and_ln786_8 = and i1 %tmp_227, %select_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="1245" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:967  %or_ln786_72 = or i1 %and_ln781_8, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_72"/></StgValue>
</operation>

<operation id="1246" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:968  %xor_ln786_48 = xor i1 %or_ln786_72, true

]]></Node>
<StgValue><ssdm name="xor_ln786_48"/></StgValue>
</operation>

<operation id="1247" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:969  %and_ln786_57 = and i1 %tmp_223, %xor_ln786_48

]]></Node>
<StgValue><ssdm name="and_ln786_57"/></StgValue>
</operation>

<operation id="1248" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1049  %add_ln1192_18 = add i32 %sext_ln728_9, %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1050  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1051  %trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_18, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="1251" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1052  %add_ln713_9 = add i32 %mul_ln1118_9, %zext_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln713_9"/></StgValue>
</operation>

<operation id="1252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1053  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1054  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_9, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1055  %zext_ln415_18 = zext i1 %tmp_240 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="1255" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1056  %add_ln415_18 = add i16 %zext_ln415_18, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="1256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1057  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1257" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1058  %xor_ln416_18 = xor i1 %tmp_241, true

]]></Node>
<StgValue><ssdm name="xor_ln416_18"/></StgValue>
</operation>

<operation id="1258" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1059  %and_ln416_18 = and i1 %tmp_239, %xor_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln416_18"/></StgValue>
</operation>

<operation id="1259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1060  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1061  %tmp_27 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_18, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1261" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1062  %icmp_ln879_27 = icmp eq i4 %tmp_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_27"/></StgValue>
</operation>

<operation id="1262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1063  %tmp_28 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_18, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1263" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1064  %icmp_ln879_28 = icmp eq i5 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_28"/></StgValue>
</operation>

<operation id="1264" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1065  %icmp_ln768_18 = icmp eq i5 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_18"/></StgValue>
</operation>

<operation id="1265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1067  %tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_18, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1266" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1068  %xor_ln779_9 = xor i1 %tmp_243, true

]]></Node>
<StgValue><ssdm name="xor_ln779_9"/></StgValue>
</operation>

<operation id="1267" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1069  %and_ln779_9 = and i1 %icmp_ln879_27, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="1268" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1070  %select_ln416_9 = select i1 %and_ln416_18, i1 %and_ln779_9, i1 %icmp_ln879_28

]]></Node>
<StgValue><ssdm name="select_ln416_9"/></StgValue>
</operation>

<operation id="1269" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1071  %and_ln781_9 = and i1 %and_ln416_18, %icmp_ln879_28

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="1270" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1074  %xor_ln785_69 = xor i1 %tmp_238, true

]]></Node>
<StgValue><ssdm name="xor_ln785_69"/></StgValue>
</operation>

<operation id="1271" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1076  %and_ln786_9 = and i1 %tmp_242, %select_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="1272" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1077  %or_ln786_73 = or i1 %and_ln781_9, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_73"/></StgValue>
</operation>

<operation id="1273" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1078  %xor_ln786_50 = xor i1 %or_ln786_73, true

]]></Node>
<StgValue><ssdm name="xor_ln786_50"/></StgValue>
</operation>

<operation id="1274" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1079  %and_ln786_60 = and i1 %tmp_238, %xor_ln786_50

]]></Node>
<StgValue><ssdm name="and_ln786_60"/></StgValue>
</operation>

<operation id="1275" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1159  %add_ln1192_20 = add i32 %sext_ln728_10, %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1160  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1161  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_20, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="1278" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1162  %add_ln713_10 = add i32 %mul_ln1118_10, %zext_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln713_10"/></StgValue>
</operation>

<operation id="1279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1163  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1164  %tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_10, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1165  %zext_ln415_20 = zext i1 %tmp_255 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_20"/></StgValue>
</operation>

<operation id="1282" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1166  %add_ln415_20 = add i16 %zext_ln415_20, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="1283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1167  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1284" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1168  %xor_ln416_20 = xor i1 %tmp_256, true

]]></Node>
<StgValue><ssdm name="xor_ln416_20"/></StgValue>
</operation>

<operation id="1285" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1169  %and_ln416_20 = and i1 %tmp_254, %xor_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln416_20"/></StgValue>
</operation>

<operation id="1286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1170  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1171  %tmp_30 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_20, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1288" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1172  %icmp_ln879_30 = icmp eq i4 %tmp_30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_30"/></StgValue>
</operation>

<operation id="1289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1173  %tmp_31 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_20, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1290" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1174  %icmp_ln879_31 = icmp eq i5 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_31"/></StgValue>
</operation>

<operation id="1291" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1175  %icmp_ln768_20 = icmp eq i5 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_20"/></StgValue>
</operation>

<operation id="1292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1177  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_20, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1293" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1178  %xor_ln779_10 = xor i1 %tmp_258, true

]]></Node>
<StgValue><ssdm name="xor_ln779_10"/></StgValue>
</operation>

<operation id="1294" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1179  %and_ln779_10 = and i1 %icmp_ln879_30, %xor_ln779_10

]]></Node>
<StgValue><ssdm name="and_ln779_10"/></StgValue>
</operation>

<operation id="1295" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1180  %select_ln416_10 = select i1 %and_ln416_20, i1 %and_ln779_10, i1 %icmp_ln879_31

]]></Node>
<StgValue><ssdm name="select_ln416_10"/></StgValue>
</operation>

<operation id="1296" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1181  %and_ln781_10 = and i1 %and_ln416_20, %icmp_ln879_31

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="1297" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1184  %xor_ln785_73 = xor i1 %tmp_253, true

]]></Node>
<StgValue><ssdm name="xor_ln785_73"/></StgValue>
</operation>

<operation id="1298" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1186  %and_ln786_10 = and i1 %tmp_257, %select_ln416_10

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="1299" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1187  %or_ln786_74 = or i1 %and_ln781_10, %and_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_74"/></StgValue>
</operation>

<operation id="1300" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1188  %xor_ln786_52 = xor i1 %or_ln786_74, true

]]></Node>
<StgValue><ssdm name="xor_ln786_52"/></StgValue>
</operation>

<operation id="1301" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1189  %and_ln786_63 = and i1 %tmp_253, %xor_ln786_52

]]></Node>
<StgValue><ssdm name="and_ln786_63"/></StgValue>
</operation>

<operation id="1302" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1269  %add_ln1192_22 = add i32 %sext_ln728_11, %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1270  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1271  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_22, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1305" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1272  %add_ln713_11 = add i32 %mul_ln1118_11, %zext_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln713_11"/></StgValue>
</operation>

<operation id="1306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1273  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1274  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1275  %zext_ln415_22 = zext i1 %tmp_270 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_22"/></StgValue>
</operation>

<operation id="1309" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1276  %add_ln415_22 = add i16 %zext_ln415_22, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="1310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1277  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1311" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1278  %xor_ln416_22 = xor i1 %tmp_271, true

]]></Node>
<StgValue><ssdm name="xor_ln416_22"/></StgValue>
</operation>

<operation id="1312" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1279  %and_ln416_22 = and i1 %tmp_269, %xor_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln416_22"/></StgValue>
</operation>

<operation id="1313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1280  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1281  %tmp_33 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_22, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1315" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1282  %icmp_ln879_33 = icmp eq i4 %tmp_33, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_33"/></StgValue>
</operation>

<operation id="1316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1283  %tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_22, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1317" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1284  %icmp_ln879_34 = icmp eq i5 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_34"/></StgValue>
</operation>

<operation id="1318" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1285  %icmp_ln768_22 = icmp eq i5 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_22"/></StgValue>
</operation>

<operation id="1319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1287  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_22, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1320" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1288  %xor_ln779_11 = xor i1 %tmp_273, true

]]></Node>
<StgValue><ssdm name="xor_ln779_11"/></StgValue>
</operation>

<operation id="1321" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1289  %and_ln779_11 = and i1 %icmp_ln879_33, %xor_ln779_11

]]></Node>
<StgValue><ssdm name="and_ln779_11"/></StgValue>
</operation>

<operation id="1322" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1290  %select_ln416_11 = select i1 %and_ln416_22, i1 %and_ln779_11, i1 %icmp_ln879_34

]]></Node>
<StgValue><ssdm name="select_ln416_11"/></StgValue>
</operation>

<operation id="1323" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1291  %and_ln781_11 = and i1 %and_ln416_22, %icmp_ln879_34

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="1324" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1294  %xor_ln785_77 = xor i1 %tmp_268, true

]]></Node>
<StgValue><ssdm name="xor_ln785_77"/></StgValue>
</operation>

<operation id="1325" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1296  %and_ln786_11 = and i1 %tmp_272, %select_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="1326" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1297  %or_ln786_75 = or i1 %and_ln781_11, %and_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_75"/></StgValue>
</operation>

<operation id="1327" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1298  %xor_ln786_54 = xor i1 %or_ln786_75, true

]]></Node>
<StgValue><ssdm name="xor_ln786_54"/></StgValue>
</operation>

<operation id="1328" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1299  %and_ln786_66 = and i1 %tmp_268, %xor_ln786_54

]]></Node>
<StgValue><ssdm name="and_ln786_66"/></StgValue>
</operation>

<operation id="1329" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1379  %add_ln1192_24 = add i32 %sext_ln728_12, %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1380  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1381  %trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_24, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="1332" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1382  %add_ln713_12 = add i32 %mul_ln1118_12, %zext_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln713_12"/></StgValue>
</operation>

<operation id="1333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1383  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1384  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_12, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1385  %zext_ln415_24 = zext i1 %tmp_285 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_24"/></StgValue>
</operation>

<operation id="1336" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1386  %add_ln415_24 = add i16 %zext_ln415_24, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="1337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1387  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1338" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1388  %xor_ln416_24 = xor i1 %tmp_286, true

]]></Node>
<StgValue><ssdm name="xor_ln416_24"/></StgValue>
</operation>

<operation id="1339" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1389  %and_ln416_24 = and i1 %tmp_284, %xor_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln416_24"/></StgValue>
</operation>

<operation id="1340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1390  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1391  %tmp_36 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_24, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1342" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1392  %icmp_ln879_36 = icmp eq i4 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_36"/></StgValue>
</operation>

<operation id="1343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1393  %tmp_37 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_24, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1344" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1394  %icmp_ln879_37 = icmp eq i5 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_37"/></StgValue>
</operation>

<operation id="1345" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1395  %icmp_ln768_24 = icmp eq i5 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_24"/></StgValue>
</operation>

<operation id="1346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1397  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_24, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1347" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1398  %xor_ln779_12 = xor i1 %tmp_288, true

]]></Node>
<StgValue><ssdm name="xor_ln779_12"/></StgValue>
</operation>

<operation id="1348" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1399  %and_ln779_12 = and i1 %icmp_ln879_36, %xor_ln779_12

]]></Node>
<StgValue><ssdm name="and_ln779_12"/></StgValue>
</operation>

<operation id="1349" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1400  %select_ln416_12 = select i1 %and_ln416_24, i1 %and_ln779_12, i1 %icmp_ln879_37

]]></Node>
<StgValue><ssdm name="select_ln416_12"/></StgValue>
</operation>

<operation id="1350" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1401  %and_ln781_12 = and i1 %and_ln416_24, %icmp_ln879_37

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="1351" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1404  %xor_ln785_81 = xor i1 %tmp_283, true

]]></Node>
<StgValue><ssdm name="xor_ln785_81"/></StgValue>
</operation>

<operation id="1352" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1406  %and_ln786_12 = and i1 %tmp_287, %select_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="1353" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1407  %or_ln786_76 = or i1 %and_ln781_12, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_76"/></StgValue>
</operation>

<operation id="1354" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1408  %xor_ln786_56 = xor i1 %or_ln786_76, true

]]></Node>
<StgValue><ssdm name="xor_ln786_56"/></StgValue>
</operation>

<operation id="1355" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1409  %and_ln786_69 = and i1 %tmp_283, %xor_ln786_56

]]></Node>
<StgValue><ssdm name="and_ln786_69"/></StgValue>
</operation>

<operation id="1356" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1489  %add_ln1192_26 = add i32 %sext_ln728_13, %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1490  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1491  %trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_26, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="1359" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1492  %add_ln713_13 = add i32 %mul_ln1118_13, %zext_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln713_13"/></StgValue>
</operation>

<operation id="1360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1493  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1494  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_13, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1495  %zext_ln415_26 = zext i1 %tmp_300 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="1363" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1496  %add_ln415_26 = add i16 %zext_ln415_26, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="1364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1497  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1365" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1498  %xor_ln416_26 = xor i1 %tmp_301, true

]]></Node>
<StgValue><ssdm name="xor_ln416_26"/></StgValue>
</operation>

<operation id="1366" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1499  %and_ln416_26 = and i1 %tmp_299, %xor_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln416_26"/></StgValue>
</operation>

<operation id="1367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1500  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_26, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1501  %tmp_39 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_26, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1369" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1502  %icmp_ln879_39 = icmp eq i4 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_39"/></StgValue>
</operation>

<operation id="1370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1503  %tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_26, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1371" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1504  %icmp_ln879_40 = icmp eq i5 %tmp_40, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_40"/></StgValue>
</operation>

<operation id="1372" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1505  %icmp_ln768_26 = icmp eq i5 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_26"/></StgValue>
</operation>

<operation id="1373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1507  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_26, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1374" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1508  %xor_ln779_13 = xor i1 %tmp_303, true

]]></Node>
<StgValue><ssdm name="xor_ln779_13"/></StgValue>
</operation>

<operation id="1375" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1509  %and_ln779_13 = and i1 %icmp_ln879_39, %xor_ln779_13

]]></Node>
<StgValue><ssdm name="and_ln779_13"/></StgValue>
</operation>

<operation id="1376" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1510  %select_ln416_13 = select i1 %and_ln416_26, i1 %and_ln779_13, i1 %icmp_ln879_40

]]></Node>
<StgValue><ssdm name="select_ln416_13"/></StgValue>
</operation>

<operation id="1377" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1511  %and_ln781_13 = and i1 %and_ln416_26, %icmp_ln879_40

]]></Node>
<StgValue><ssdm name="and_ln781_13"/></StgValue>
</operation>

<operation id="1378" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1514  %xor_ln785_85 = xor i1 %tmp_298, true

]]></Node>
<StgValue><ssdm name="xor_ln785_85"/></StgValue>
</operation>

<operation id="1379" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1516  %and_ln786_13 = and i1 %tmp_302, %select_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="1380" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1517  %or_ln786_77 = or i1 %and_ln781_13, %and_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_77"/></StgValue>
</operation>

<operation id="1381" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1518  %xor_ln786_58 = xor i1 %or_ln786_77, true

]]></Node>
<StgValue><ssdm name="xor_ln786_58"/></StgValue>
</operation>

<operation id="1382" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1519  %and_ln786_72 = and i1 %tmp_298, %xor_ln786_58

]]></Node>
<StgValue><ssdm name="and_ln786_72"/></StgValue>
</operation>

<operation id="1383" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1599  %add_ln1192_28 = add i32 %sext_ln728_14, %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1600  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1601  %trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_28, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="1386" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1602  %add_ln713_14 = add i32 %mul_ln1118_14, %zext_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln713_14"/></StgValue>
</operation>

<operation id="1387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1603  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1604  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_14, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1605  %zext_ln415_28 = zext i1 %tmp_315 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="1390" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1606  %add_ln415_28 = add i16 %zext_ln415_28, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="1391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1607  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1392" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1608  %xor_ln416_28 = xor i1 %tmp_316, true

]]></Node>
<StgValue><ssdm name="xor_ln416_28"/></StgValue>
</operation>

<operation id="1393" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1609  %and_ln416_28 = and i1 %tmp_314, %xor_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln416_28"/></StgValue>
</operation>

<operation id="1394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1610  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_28, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1611  %tmp_42 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_28, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1396" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1612  %icmp_ln879_42 = icmp eq i4 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_42"/></StgValue>
</operation>

<operation id="1397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1613  %tmp_43 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_28, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1398" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1614  %icmp_ln879_43 = icmp eq i5 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_43"/></StgValue>
</operation>

<operation id="1399" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1615  %icmp_ln768_28 = icmp eq i5 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_28"/></StgValue>
</operation>

<operation id="1400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1617  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_28, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1401" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1618  %xor_ln779_14 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="xor_ln779_14"/></StgValue>
</operation>

<operation id="1402" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1619  %and_ln779_14 = and i1 %icmp_ln879_42, %xor_ln779_14

]]></Node>
<StgValue><ssdm name="and_ln779_14"/></StgValue>
</operation>

<operation id="1403" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1620  %select_ln416_14 = select i1 %and_ln416_28, i1 %and_ln779_14, i1 %icmp_ln879_43

]]></Node>
<StgValue><ssdm name="select_ln416_14"/></StgValue>
</operation>

<operation id="1404" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1621  %and_ln781_14 = and i1 %and_ln416_28, %icmp_ln879_43

]]></Node>
<StgValue><ssdm name="and_ln781_14"/></StgValue>
</operation>

<operation id="1405" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1624  %xor_ln785_89 = xor i1 %tmp_313, true

]]></Node>
<StgValue><ssdm name="xor_ln785_89"/></StgValue>
</operation>

<operation id="1406" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1626  %and_ln786_14 = and i1 %tmp_317, %select_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="1407" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1627  %or_ln786_78 = or i1 %and_ln781_14, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_78"/></StgValue>
</operation>

<operation id="1408" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1628  %xor_ln786_60 = xor i1 %or_ln786_78, true

]]></Node>
<StgValue><ssdm name="xor_ln786_60"/></StgValue>
</operation>

<operation id="1409" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1629  %and_ln786_75 = and i1 %tmp_313, %xor_ln786_60

]]></Node>
<StgValue><ssdm name="and_ln786_75"/></StgValue>
</operation>

<operation id="1410" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1709  %add_ln1192_30 = add i32 %sext_ln728_15, %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1710  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1711  %trunc_ln708_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_30, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_29"/></StgValue>
</operation>

<operation id="1413" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1712  %add_ln713_15 = add i32 %mul_ln1118_15, %zext_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln713_15"/></StgValue>
</operation>

<operation id="1414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1713  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1714  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_15, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1715  %zext_ln415_30 = zext i1 %tmp_330 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="1417" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1716  %add_ln415_30 = add i16 %zext_ln415_30, %trunc_ln708_29

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="1418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1717  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1419" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1718  %xor_ln416_30 = xor i1 %tmp_331, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="1420" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1719  %and_ln416_30 = and i1 %tmp_329, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_30"/></StgValue>
</operation>

<operation id="1421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1720  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_30, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1721  %tmp_45 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_30, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1423" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1722  %icmp_ln879_45 = icmp eq i4 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_45"/></StgValue>
</operation>

<operation id="1424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1723  %tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_30, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1425" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1724  %icmp_ln879_46 = icmp eq i5 %tmp_46, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_46"/></StgValue>
</operation>

<operation id="1426" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1725  %icmp_ln768_30 = icmp eq i5 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_30"/></StgValue>
</operation>

<operation id="1427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1727  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_30, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1428" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1728  %xor_ln779_15 = xor i1 %tmp_333, true

]]></Node>
<StgValue><ssdm name="xor_ln779_15"/></StgValue>
</operation>

<operation id="1429" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1729  %and_ln779_15 = and i1 %icmp_ln879_45, %xor_ln779_15

]]></Node>
<StgValue><ssdm name="and_ln779_15"/></StgValue>
</operation>

<operation id="1430" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1730  %select_ln416_15 = select i1 %and_ln416_30, i1 %and_ln779_15, i1 %icmp_ln879_46

]]></Node>
<StgValue><ssdm name="select_ln416_15"/></StgValue>
</operation>

<operation id="1431" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1731  %and_ln781_15 = and i1 %and_ln416_30, %icmp_ln879_46

]]></Node>
<StgValue><ssdm name="and_ln781_15"/></StgValue>
</operation>

<operation id="1432" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1734  %xor_ln785_93 = xor i1 %tmp_328, true

]]></Node>
<StgValue><ssdm name="xor_ln785_93"/></StgValue>
</operation>

<operation id="1433" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1736  %and_ln786_15 = and i1 %tmp_332, %select_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="1434" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1737  %or_ln786_79 = or i1 %and_ln781_15, %and_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_79"/></StgValue>
</operation>

<operation id="1435" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1738  %xor_ln786_62 = xor i1 %or_ln786_79, true

]]></Node>
<StgValue><ssdm name="xor_ln786_62"/></StgValue>
</operation>

<operation id="1436" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1739  %and_ln786_78 = and i1 %tmp_328, %xor_ln786_62

]]></Node>
<StgValue><ssdm name="and_ln786_78"/></StgValue>
</operation>

<operation id="1437" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1819  %add_ln1192_32 = add i32 %sext_ln728_16, %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1820  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1821  %trunc_ln708_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_32, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_31"/></StgValue>
</operation>

<operation id="1440" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1822  %add_ln713_16 = add i32 %mul_ln1118_16, %zext_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln713_16"/></StgValue>
</operation>

<operation id="1441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1823  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1824  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_16, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1825  %zext_ln415_32 = zext i1 %tmp_345 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="1444" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1826  %add_ln415_32 = add i16 %zext_ln415_32, %trunc_ln708_31

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="1445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1827  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1446" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1828  %xor_ln416_32 = xor i1 %tmp_346, true

]]></Node>
<StgValue><ssdm name="xor_ln416_32"/></StgValue>
</operation>

<operation id="1447" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1829  %and_ln416_32 = and i1 %tmp_344, %xor_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln416_32"/></StgValue>
</operation>

<operation id="1448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1830  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1831  %tmp_48 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_32, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1450" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1832  %icmp_ln879_48 = icmp eq i4 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_48"/></StgValue>
</operation>

<operation id="1451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1833  %tmp_49 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_32, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1452" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1834  %icmp_ln879_49 = icmp eq i5 %tmp_49, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_49"/></StgValue>
</operation>

<operation id="1453" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1835  %icmp_ln768_32 = icmp eq i5 %tmp_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_32"/></StgValue>
</operation>

<operation id="1454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1837  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_32, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1455" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1838  %xor_ln779_16 = xor i1 %tmp_348, true

]]></Node>
<StgValue><ssdm name="xor_ln779_16"/></StgValue>
</operation>

<operation id="1456" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1839  %and_ln779_16 = and i1 %icmp_ln879_48, %xor_ln779_16

]]></Node>
<StgValue><ssdm name="and_ln779_16"/></StgValue>
</operation>

<operation id="1457" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1840  %select_ln416_16 = select i1 %and_ln416_32, i1 %and_ln779_16, i1 %icmp_ln879_49

]]></Node>
<StgValue><ssdm name="select_ln416_16"/></StgValue>
</operation>

<operation id="1458" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1841  %and_ln781_16 = and i1 %and_ln416_32, %icmp_ln879_49

]]></Node>
<StgValue><ssdm name="and_ln781_16"/></StgValue>
</operation>

<operation id="1459" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1844  %xor_ln785_97 = xor i1 %tmp_343, true

]]></Node>
<StgValue><ssdm name="xor_ln785_97"/></StgValue>
</operation>

<operation id="1460" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1846  %and_ln786_16 = and i1 %tmp_347, %select_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln786_16"/></StgValue>
</operation>

<operation id="1461" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1847  %or_ln786_80 = or i1 %and_ln781_16, %and_ln786_16

]]></Node>
<StgValue><ssdm name="or_ln786_80"/></StgValue>
</operation>

<operation id="1462" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1848  %xor_ln786_64 = xor i1 %or_ln786_80, true

]]></Node>
<StgValue><ssdm name="xor_ln786_64"/></StgValue>
</operation>

<operation id="1463" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1849  %and_ln786_81 = and i1 %tmp_343, %xor_ln786_64

]]></Node>
<StgValue><ssdm name="and_ln786_81"/></StgValue>
</operation>

<operation id="1464" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1929  %add_ln1192_34 = add i32 %sext_ln728_17, %mul_ln1118_17

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1930  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1931  %trunc_ln708_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_34, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_33"/></StgValue>
</operation>

<operation id="1467" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:1932  %add_ln713_17 = add i32 %mul_ln1118_17, %zext_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln713_17"/></StgValue>
</operation>

<operation id="1468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1933  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1934  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_17, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:1935  %zext_ln415_34 = zext i1 %tmp_360 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="1471" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1936  %add_ln415_34 = add i16 %zext_ln415_34, %trunc_ln708_33

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="1472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1937  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1473" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1938  %xor_ln416_34 = xor i1 %tmp_361, true

]]></Node>
<StgValue><ssdm name="xor_ln416_34"/></StgValue>
</operation>

<operation id="1474" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1939  %and_ln416_34 = and i1 %tmp_359, %xor_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln416_34"/></StgValue>
</operation>

<operation id="1475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1940  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_34, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1941  %tmp_51 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_34, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1477" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:1942  %icmp_ln879_51 = icmp eq i4 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_51"/></StgValue>
</operation>

<operation id="1478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1943  %tmp_52 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_34, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1479" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1944  %icmp_ln879_52 = icmp eq i5 %tmp_52, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_52"/></StgValue>
</operation>

<operation id="1480" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1945  %icmp_ln768_34 = icmp eq i5 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_34"/></StgValue>
</operation>

<operation id="1481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:1947  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_34, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1482" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1948  %xor_ln779_17 = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="xor_ln779_17"/></StgValue>
</operation>

<operation id="1483" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1949  %and_ln779_17 = and i1 %icmp_ln879_51, %xor_ln779_17

]]></Node>
<StgValue><ssdm name="and_ln779_17"/></StgValue>
</operation>

<operation id="1484" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1950  %select_ln416_17 = select i1 %and_ln416_34, i1 %and_ln779_17, i1 %icmp_ln879_52

]]></Node>
<StgValue><ssdm name="select_ln416_17"/></StgValue>
</operation>

<operation id="1485" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1951  %and_ln781_17 = and i1 %and_ln416_34, %icmp_ln879_52

]]></Node>
<StgValue><ssdm name="and_ln781_17"/></StgValue>
</operation>

<operation id="1486" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1954  %xor_ln785_101 = xor i1 %tmp_358, true

]]></Node>
<StgValue><ssdm name="xor_ln785_101"/></StgValue>
</operation>

<operation id="1487" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1956  %and_ln786_17 = and i1 %tmp_362, %select_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln786_17"/></StgValue>
</operation>

<operation id="1488" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1957  %or_ln786_81 = or i1 %and_ln781_17, %and_ln786_17

]]></Node>
<StgValue><ssdm name="or_ln786_81"/></StgValue>
</operation>

<operation id="1489" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1958  %xor_ln786_66 = xor i1 %or_ln786_81, true

]]></Node>
<StgValue><ssdm name="xor_ln786_66"/></StgValue>
</operation>

<operation id="1490" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1959  %and_ln786_84 = and i1 %tmp_358, %xor_ln786_66

]]></Node>
<StgValue><ssdm name="and_ln786_84"/></StgValue>
</operation>

<operation id="1491" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2039  %add_ln1192_36 = add i32 %sext_ln728_18, %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2040  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2041  %trunc_ln708_35 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_36, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_35"/></StgValue>
</operation>

<operation id="1494" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2042  %add_ln713_18 = add i32 %mul_ln1118_18, %zext_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln713_18"/></StgValue>
</operation>

<operation id="1495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2043  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2044  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_18, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2045  %zext_ln415_36 = zext i1 %tmp_375 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="1498" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2046  %add_ln415_36 = add i16 %zext_ln415_36, %trunc_ln708_35

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="1499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2047  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1500" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2048  %xor_ln416_36 = xor i1 %tmp_376, true

]]></Node>
<StgValue><ssdm name="xor_ln416_36"/></StgValue>
</operation>

<operation id="1501" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2049  %and_ln416_36 = and i1 %tmp_374, %xor_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln416_36"/></StgValue>
</operation>

<operation id="1502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2050  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_36, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2051  %tmp_54 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_36, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1504" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2052  %icmp_ln879_54 = icmp eq i4 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_54"/></StgValue>
</operation>

<operation id="1505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2053  %tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_36, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1506" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2054  %icmp_ln879_55 = icmp eq i5 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_55"/></StgValue>
</operation>

<operation id="1507" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2055  %icmp_ln768_36 = icmp eq i5 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_36"/></StgValue>
</operation>

<operation id="1508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2057  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_36, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1509" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2058  %xor_ln779_18 = xor i1 %tmp_378, true

]]></Node>
<StgValue><ssdm name="xor_ln779_18"/></StgValue>
</operation>

<operation id="1510" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2059  %and_ln779_18 = and i1 %icmp_ln879_54, %xor_ln779_18

]]></Node>
<StgValue><ssdm name="and_ln779_18"/></StgValue>
</operation>

<operation id="1511" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2060  %select_ln416_18 = select i1 %and_ln416_36, i1 %and_ln779_18, i1 %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="select_ln416_18"/></StgValue>
</operation>

<operation id="1512" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2061  %and_ln781_18 = and i1 %and_ln416_36, %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="and_ln781_18"/></StgValue>
</operation>

<operation id="1513" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2064  %xor_ln785_105 = xor i1 %tmp_373, true

]]></Node>
<StgValue><ssdm name="xor_ln785_105"/></StgValue>
</operation>

<operation id="1514" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2066  %and_ln786_18 = and i1 %tmp_377, %select_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln786_18"/></StgValue>
</operation>

<operation id="1515" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2067  %or_ln786_82 = or i1 %and_ln781_18, %and_ln786_18

]]></Node>
<StgValue><ssdm name="or_ln786_82"/></StgValue>
</operation>

<operation id="1516" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2068  %xor_ln786_68 = xor i1 %or_ln786_82, true

]]></Node>
<StgValue><ssdm name="xor_ln786_68"/></StgValue>
</operation>

<operation id="1517" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2069  %and_ln786_87 = and i1 %tmp_373, %xor_ln786_68

]]></Node>
<StgValue><ssdm name="and_ln786_87"/></StgValue>
</operation>

<operation id="1518" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2149  %add_ln1192_38 = add i32 %sext_ln728_19, %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2150  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2151  %trunc_ln708_37 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_38, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_37"/></StgValue>
</operation>

<operation id="1521" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2152  %add_ln713_19 = add i32 %mul_ln1118_19, %zext_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln713_19"/></StgValue>
</operation>

<operation id="1522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2153  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2154  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_19, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2155  %zext_ln415_38 = zext i1 %tmp_390 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="1525" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2156  %add_ln415_38 = add i16 %zext_ln415_38, %trunc_ln708_37

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="1526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2157  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1527" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2158  %xor_ln416_38 = xor i1 %tmp_391, true

]]></Node>
<StgValue><ssdm name="xor_ln416_38"/></StgValue>
</operation>

<operation id="1528" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2159  %and_ln416_38 = and i1 %tmp_389, %xor_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln416_38"/></StgValue>
</operation>

<operation id="1529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2160  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_38, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2161  %tmp_57 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_38, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1531" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2162  %icmp_ln879_57 = icmp eq i4 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_57"/></StgValue>
</operation>

<operation id="1532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2163  %tmp_58 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_38, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1533" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2164  %icmp_ln879_58 = icmp eq i5 %tmp_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_58"/></StgValue>
</operation>

<operation id="1534" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2165  %icmp_ln768_38 = icmp eq i5 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_38"/></StgValue>
</operation>

<operation id="1535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2167  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_38, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1536" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2168  %xor_ln779_19 = xor i1 %tmp_393, true

]]></Node>
<StgValue><ssdm name="xor_ln779_19"/></StgValue>
</operation>

<operation id="1537" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2169  %and_ln779_19 = and i1 %icmp_ln879_57, %xor_ln779_19

]]></Node>
<StgValue><ssdm name="and_ln779_19"/></StgValue>
</operation>

<operation id="1538" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2170  %select_ln416_19 = select i1 %and_ln416_38, i1 %and_ln779_19, i1 %icmp_ln879_58

]]></Node>
<StgValue><ssdm name="select_ln416_19"/></StgValue>
</operation>

<operation id="1539" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2171  %and_ln781_19 = and i1 %and_ln416_38, %icmp_ln879_58

]]></Node>
<StgValue><ssdm name="and_ln781_19"/></StgValue>
</operation>

<operation id="1540" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2174  %xor_ln785_109 = xor i1 %tmp_388, true

]]></Node>
<StgValue><ssdm name="xor_ln785_109"/></StgValue>
</operation>

<operation id="1541" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2176  %and_ln786_19 = and i1 %tmp_392, %select_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln786_19"/></StgValue>
</operation>

<operation id="1542" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2177  %or_ln786_83 = or i1 %and_ln781_19, %and_ln786_19

]]></Node>
<StgValue><ssdm name="or_ln786_83"/></StgValue>
</operation>

<operation id="1543" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2178  %xor_ln786_70 = xor i1 %or_ln786_83, true

]]></Node>
<StgValue><ssdm name="xor_ln786_70"/></StgValue>
</operation>

<operation id="1544" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2179  %and_ln786_90 = and i1 %tmp_388, %xor_ln786_70

]]></Node>
<StgValue><ssdm name="and_ln786_90"/></StgValue>
</operation>

<operation id="1545" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2259  %add_ln1192_40 = add i32 %sext_ln728_20, %mul_ln1118_20

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2260  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2261  %trunc_ln708_39 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_40, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_39"/></StgValue>
</operation>

<operation id="1548" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2262  %add_ln713_20 = add i32 %mul_ln1118_20, %zext_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln713_20"/></StgValue>
</operation>

<operation id="1549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2263  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2264  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_20, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2265  %zext_ln415_40 = zext i1 %tmp_405 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="1552" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2266  %add_ln415_40 = add i16 %zext_ln415_40, %trunc_ln708_39

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="1553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2267  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1554" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2268  %xor_ln416_40 = xor i1 %tmp_406, true

]]></Node>
<StgValue><ssdm name="xor_ln416_40"/></StgValue>
</operation>

<operation id="1555" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2269  %and_ln416_40 = and i1 %tmp_404, %xor_ln416_40

]]></Node>
<StgValue><ssdm name="and_ln416_40"/></StgValue>
</operation>

<operation id="1556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2270  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_40, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2271  %tmp_60 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_40, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1558" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2272  %icmp_ln879_60 = icmp eq i4 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_60"/></StgValue>
</operation>

<operation id="1559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2273  %tmp_61 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_40, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1560" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2274  %icmp_ln879_61 = icmp eq i5 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_61"/></StgValue>
</operation>

<operation id="1561" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2275  %icmp_ln768_40 = icmp eq i5 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_40"/></StgValue>
</operation>

<operation id="1562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2277  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_40, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1563" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2278  %xor_ln779_20 = xor i1 %tmp_408, true

]]></Node>
<StgValue><ssdm name="xor_ln779_20"/></StgValue>
</operation>

<operation id="1564" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2279  %and_ln779_20 = and i1 %icmp_ln879_60, %xor_ln779_20

]]></Node>
<StgValue><ssdm name="and_ln779_20"/></StgValue>
</operation>

<operation id="1565" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2280  %select_ln416_20 = select i1 %and_ln416_40, i1 %and_ln779_20, i1 %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="select_ln416_20"/></StgValue>
</operation>

<operation id="1566" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2281  %and_ln781_20 = and i1 %and_ln416_40, %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="and_ln781_20"/></StgValue>
</operation>

<operation id="1567" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2284  %xor_ln785_113 = xor i1 %tmp_403, true

]]></Node>
<StgValue><ssdm name="xor_ln785_113"/></StgValue>
</operation>

<operation id="1568" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2286  %and_ln786_20 = and i1 %tmp_407, %select_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln786_20"/></StgValue>
</operation>

<operation id="1569" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2287  %or_ln786_84 = or i1 %and_ln781_20, %and_ln786_20

]]></Node>
<StgValue><ssdm name="or_ln786_84"/></StgValue>
</operation>

<operation id="1570" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2288  %xor_ln786_72 = xor i1 %or_ln786_84, true

]]></Node>
<StgValue><ssdm name="xor_ln786_72"/></StgValue>
</operation>

<operation id="1571" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2289  %and_ln786_93 = and i1 %tmp_403, %xor_ln786_72

]]></Node>
<StgValue><ssdm name="and_ln786_93"/></StgValue>
</operation>

<operation id="1572" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2369  %add_ln1192_42 = add i32 %sext_ln728_21, %mul_ln1118_21

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2370  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2371  %trunc_ln708_41 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_42, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="1575" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2372  %add_ln713_21 = add i32 %mul_ln1118_21, %zext_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln713_21"/></StgValue>
</operation>

<operation id="1576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2373  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2374  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_21, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2375  %zext_ln415_42 = zext i1 %tmp_420 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="1579" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2376  %add_ln415_42 = add i16 %zext_ln415_42, %trunc_ln708_41

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="1580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2377  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1581" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2378  %xor_ln416_42 = xor i1 %tmp_421, true

]]></Node>
<StgValue><ssdm name="xor_ln416_42"/></StgValue>
</operation>

<operation id="1582" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2379  %and_ln416_42 = and i1 %tmp_419, %xor_ln416_42

]]></Node>
<StgValue><ssdm name="and_ln416_42"/></StgValue>
</operation>

<operation id="1583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2380  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_42, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2381  %tmp_63 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_42, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1585" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2382  %icmp_ln879_63 = icmp eq i4 %tmp_63, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_63"/></StgValue>
</operation>

<operation id="1586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2383  %tmp_64 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_42, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1587" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2384  %icmp_ln879_64 = icmp eq i5 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_64"/></StgValue>
</operation>

<operation id="1588" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2385  %icmp_ln768_42 = icmp eq i5 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_42"/></StgValue>
</operation>

<operation id="1589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2387  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_42, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1590" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2388  %xor_ln779_21 = xor i1 %tmp_423, true

]]></Node>
<StgValue><ssdm name="xor_ln779_21"/></StgValue>
</operation>

<operation id="1591" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2389  %and_ln779_21 = and i1 %icmp_ln879_63, %xor_ln779_21

]]></Node>
<StgValue><ssdm name="and_ln779_21"/></StgValue>
</operation>

<operation id="1592" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2390  %select_ln416_21 = select i1 %and_ln416_42, i1 %and_ln779_21, i1 %icmp_ln879_64

]]></Node>
<StgValue><ssdm name="select_ln416_21"/></StgValue>
</operation>

<operation id="1593" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2391  %and_ln781_21 = and i1 %and_ln416_42, %icmp_ln879_64

]]></Node>
<StgValue><ssdm name="and_ln781_21"/></StgValue>
</operation>

<operation id="1594" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2394  %xor_ln785_117 = xor i1 %tmp_418, true

]]></Node>
<StgValue><ssdm name="xor_ln785_117"/></StgValue>
</operation>

<operation id="1595" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2396  %and_ln786_21 = and i1 %tmp_422, %select_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln786_21"/></StgValue>
</operation>

<operation id="1596" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2397  %or_ln786_85 = or i1 %and_ln781_21, %and_ln786_21

]]></Node>
<StgValue><ssdm name="or_ln786_85"/></StgValue>
</operation>

<operation id="1597" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2398  %xor_ln786_74 = xor i1 %or_ln786_85, true

]]></Node>
<StgValue><ssdm name="xor_ln786_74"/></StgValue>
</operation>

<operation id="1598" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2399  %and_ln786_96 = and i1 %tmp_418, %xor_ln786_74

]]></Node>
<StgValue><ssdm name="and_ln786_96"/></StgValue>
</operation>

<operation id="1599" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2479  %add_ln1192_44 = add i32 %sext_ln728_22, %mul_ln1118_22

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2480  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="1601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2481  %trunc_ln708_43 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_44, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="1602" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2482  %add_ln713_22 = add i32 %mul_ln1118_22, %zext_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln713_22"/></StgValue>
</operation>

<operation id="1603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2483  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2484  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_22, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2485  %zext_ln415_44 = zext i1 %tmp_435 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="1606" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2486  %add_ln415_44 = add i16 %zext_ln415_44, %trunc_ln708_43

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="1607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2487  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1608" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2488  %xor_ln416_44 = xor i1 %tmp_436, true

]]></Node>
<StgValue><ssdm name="xor_ln416_44"/></StgValue>
</operation>

<operation id="1609" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2489  %and_ln416_44 = and i1 %tmp_434, %xor_ln416_44

]]></Node>
<StgValue><ssdm name="and_ln416_44"/></StgValue>
</operation>

<operation id="1610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2490  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_44, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2491  %tmp_66 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_44, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1612" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2492  %icmp_ln879_66 = icmp eq i4 %tmp_66, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_66"/></StgValue>
</operation>

<operation id="1613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2493  %tmp_67 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_44, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1614" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2494  %icmp_ln879_67 = icmp eq i5 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_67"/></StgValue>
</operation>

<operation id="1615" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2495  %icmp_ln768_44 = icmp eq i5 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_44"/></StgValue>
</operation>

<operation id="1616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2497  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_44, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1617" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2498  %xor_ln779_22 = xor i1 %tmp_438, true

]]></Node>
<StgValue><ssdm name="xor_ln779_22"/></StgValue>
</operation>

<operation id="1618" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2499  %and_ln779_22 = and i1 %icmp_ln879_66, %xor_ln779_22

]]></Node>
<StgValue><ssdm name="and_ln779_22"/></StgValue>
</operation>

<operation id="1619" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2500  %select_ln416_22 = select i1 %and_ln416_44, i1 %and_ln779_22, i1 %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="select_ln416_22"/></StgValue>
</operation>

<operation id="1620" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2501  %and_ln781_22 = and i1 %and_ln416_44, %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="and_ln781_22"/></StgValue>
</operation>

<operation id="1621" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2504  %xor_ln785_121 = xor i1 %tmp_433, true

]]></Node>
<StgValue><ssdm name="xor_ln785_121"/></StgValue>
</operation>

<operation id="1622" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2506  %and_ln786_22 = and i1 %tmp_437, %select_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln786_22"/></StgValue>
</operation>

<operation id="1623" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2507  %or_ln786_86 = or i1 %and_ln781_22, %and_ln786_22

]]></Node>
<StgValue><ssdm name="or_ln786_86"/></StgValue>
</operation>

<operation id="1624" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2508  %xor_ln786_76 = xor i1 %or_ln786_86, true

]]></Node>
<StgValue><ssdm name="xor_ln786_76"/></StgValue>
</operation>

<operation id="1625" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2509  %and_ln786_99 = and i1 %tmp_433, %xor_ln786_76

]]></Node>
<StgValue><ssdm name="and_ln786_99"/></StgValue>
</operation>

<operation id="1626" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2589  %add_ln1192_46 = add i32 %sext_ln728_23, %mul_ln1118_23

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2590  %tmp_448 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="1628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2591  %trunc_ln708_45 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_46, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="1629" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2592  %add_ln713_23 = add i32 %mul_ln1118_23, %zext_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln713_23"/></StgValue>
</operation>

<operation id="1630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2593  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="1631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2594  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_23, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="1632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2595  %zext_ln415_46 = zext i1 %tmp_450 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="1633" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2596  %add_ln415_46 = add i16 %zext_ln415_46, %trunc_ln708_45

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="1634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2597  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1635" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2598  %xor_ln416_46 = xor i1 %tmp_451, true

]]></Node>
<StgValue><ssdm name="xor_ln416_46"/></StgValue>
</operation>

<operation id="1636" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2599  %and_ln416_46 = and i1 %tmp_449, %xor_ln416_46

]]></Node>
<StgValue><ssdm name="and_ln416_46"/></StgValue>
</operation>

<operation id="1637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2600  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_46, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2601  %tmp_69 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_46, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1639" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2602  %icmp_ln879_69 = icmp eq i4 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_69"/></StgValue>
</operation>

<operation id="1640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2603  %tmp_70 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_46, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1641" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2604  %icmp_ln879_70 = icmp eq i5 %tmp_70, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_70"/></StgValue>
</operation>

<operation id="1642" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2605  %icmp_ln768_46 = icmp eq i5 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_46"/></StgValue>
</operation>

<operation id="1643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2607  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_46, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="1644" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2608  %xor_ln779_23 = xor i1 %tmp_453, true

]]></Node>
<StgValue><ssdm name="xor_ln779_23"/></StgValue>
</operation>

<operation id="1645" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2609  %and_ln779_23 = and i1 %icmp_ln879_69, %xor_ln779_23

]]></Node>
<StgValue><ssdm name="and_ln779_23"/></StgValue>
</operation>

<operation id="1646" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2610  %select_ln416_23 = select i1 %and_ln416_46, i1 %and_ln779_23, i1 %icmp_ln879_70

]]></Node>
<StgValue><ssdm name="select_ln416_23"/></StgValue>
</operation>

<operation id="1647" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2611  %and_ln781_23 = and i1 %and_ln416_46, %icmp_ln879_70

]]></Node>
<StgValue><ssdm name="and_ln781_23"/></StgValue>
</operation>

<operation id="1648" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2614  %xor_ln785_125 = xor i1 %tmp_448, true

]]></Node>
<StgValue><ssdm name="xor_ln785_125"/></StgValue>
</operation>

<operation id="1649" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2616  %and_ln786_23 = and i1 %tmp_452, %select_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln786_23"/></StgValue>
</operation>

<operation id="1650" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2617  %or_ln786_87 = or i1 %and_ln781_23, %and_ln786_23

]]></Node>
<StgValue><ssdm name="or_ln786_87"/></StgValue>
</operation>

<operation id="1651" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2618  %xor_ln786_78 = xor i1 %or_ln786_87, true

]]></Node>
<StgValue><ssdm name="xor_ln786_78"/></StgValue>
</operation>

<operation id="1652" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2619  %and_ln786_102 = and i1 %tmp_448, %xor_ln786_78

]]></Node>
<StgValue><ssdm name="and_ln786_102"/></StgValue>
</operation>

<operation id="1653" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2699  %add_ln1192_48 = add i32 %sext_ln728_24, %mul_ln1118_24

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2700  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_48, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2701  %trunc_ln708_47 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_48, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="1656" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2702  %add_ln713_24 = add i32 %mul_ln1118_24, %zext_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln713_24"/></StgValue>
</operation>

<operation id="1657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2703  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_48, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2704  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_24, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2705  %zext_ln415_48 = zext i1 %tmp_465 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="1660" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2706  %add_ln415_48 = add i16 %zext_ln415_48, %trunc_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln415_48"/></StgValue>
</operation>

<operation id="1661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2707  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_48, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1662" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2708  %xor_ln416_48 = xor i1 %tmp_466, true

]]></Node>
<StgValue><ssdm name="xor_ln416_48"/></StgValue>
</operation>

<operation id="1663" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2709  %and_ln416_48 = and i1 %tmp_464, %xor_ln416_48

]]></Node>
<StgValue><ssdm name="and_ln416_48"/></StgValue>
</operation>

<operation id="1664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2710  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_48, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2711  %tmp_72 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_48, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1666" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2712  %icmp_ln879_72 = icmp eq i4 %tmp_72, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_72"/></StgValue>
</operation>

<operation id="1667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2713  %tmp_73 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_48, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1668" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2714  %icmp_ln879_73 = icmp eq i5 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_73"/></StgValue>
</operation>

<operation id="1669" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2715  %icmp_ln768_48 = icmp eq i5 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_48"/></StgValue>
</operation>

<operation id="1670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2717  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_48, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1671" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2718  %xor_ln779_24 = xor i1 %tmp_468, true

]]></Node>
<StgValue><ssdm name="xor_ln779_24"/></StgValue>
</operation>

<operation id="1672" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2719  %and_ln779_24 = and i1 %icmp_ln879_72, %xor_ln779_24

]]></Node>
<StgValue><ssdm name="and_ln779_24"/></StgValue>
</operation>

<operation id="1673" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2720  %select_ln416_24 = select i1 %and_ln416_48, i1 %and_ln779_24, i1 %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="select_ln416_24"/></StgValue>
</operation>

<operation id="1674" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2721  %and_ln781_24 = and i1 %and_ln416_48, %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="and_ln781_24"/></StgValue>
</operation>

<operation id="1675" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2724  %xor_ln785_129 = xor i1 %tmp_463, true

]]></Node>
<StgValue><ssdm name="xor_ln785_129"/></StgValue>
</operation>

<operation id="1676" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2726  %and_ln786_24 = and i1 %tmp_467, %select_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln786_24"/></StgValue>
</operation>

<operation id="1677" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2727  %or_ln786_88 = or i1 %and_ln781_24, %and_ln786_24

]]></Node>
<StgValue><ssdm name="or_ln786_88"/></StgValue>
</operation>

<operation id="1678" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2728  %xor_ln786_80 = xor i1 %or_ln786_88, true

]]></Node>
<StgValue><ssdm name="xor_ln786_80"/></StgValue>
</operation>

<operation id="1679" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2729  %and_ln786_105 = and i1 %tmp_463, %xor_ln786_80

]]></Node>
<StgValue><ssdm name="and_ln786_105"/></StgValue>
</operation>

<operation id="1680" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2809  %add_ln1192_50 = add i32 %sext_ln728_25, %mul_ln1118_25

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2810  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_50, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="1682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2811  %trunc_ln708_49 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_50, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="1683" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2812  %add_ln713_25 = add i32 %mul_ln1118_25, %zext_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln713_25"/></StgValue>
</operation>

<operation id="1684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2813  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_50, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2814  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_25, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2815  %zext_ln415_50 = zext i1 %tmp_480 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_50"/></StgValue>
</operation>

<operation id="1687" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2816  %add_ln415_50 = add i16 %zext_ln415_50, %trunc_ln708_49

]]></Node>
<StgValue><ssdm name="add_ln415_50"/></StgValue>
</operation>

<operation id="1688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2817  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_50, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1689" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2818  %xor_ln416_50 = xor i1 %tmp_481, true

]]></Node>
<StgValue><ssdm name="xor_ln416_50"/></StgValue>
</operation>

<operation id="1690" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2819  %and_ln416_50 = and i1 %tmp_479, %xor_ln416_50

]]></Node>
<StgValue><ssdm name="and_ln416_50"/></StgValue>
</operation>

<operation id="1691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2820  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_50, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2821  %tmp_75 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_50, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1693" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2822  %icmp_ln879_75 = icmp eq i4 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_75"/></StgValue>
</operation>

<operation id="1694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2823  %tmp_76 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_50, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1695" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2824  %icmp_ln879_76 = icmp eq i5 %tmp_76, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_76"/></StgValue>
</operation>

<operation id="1696" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2825  %icmp_ln768_50 = icmp eq i5 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_50"/></StgValue>
</operation>

<operation id="1697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2827  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_50, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1698" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2828  %xor_ln779_25 = xor i1 %tmp_483, true

]]></Node>
<StgValue><ssdm name="xor_ln779_25"/></StgValue>
</operation>

<operation id="1699" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2829  %and_ln779_25 = and i1 %icmp_ln879_75, %xor_ln779_25

]]></Node>
<StgValue><ssdm name="and_ln779_25"/></StgValue>
</operation>

<operation id="1700" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2830  %select_ln416_25 = select i1 %and_ln416_50, i1 %and_ln779_25, i1 %icmp_ln879_76

]]></Node>
<StgValue><ssdm name="select_ln416_25"/></StgValue>
</operation>

<operation id="1701" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2831  %and_ln781_25 = and i1 %and_ln416_50, %icmp_ln879_76

]]></Node>
<StgValue><ssdm name="and_ln781_25"/></StgValue>
</operation>

<operation id="1702" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2834  %xor_ln785_133 = xor i1 %tmp_478, true

]]></Node>
<StgValue><ssdm name="xor_ln785_133"/></StgValue>
</operation>

<operation id="1703" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2836  %and_ln786_25 = and i1 %tmp_482, %select_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln786_25"/></StgValue>
</operation>

<operation id="1704" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2837  %or_ln786_89 = or i1 %and_ln781_25, %and_ln786_25

]]></Node>
<StgValue><ssdm name="or_ln786_89"/></StgValue>
</operation>

<operation id="1705" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2838  %xor_ln786_82 = xor i1 %or_ln786_89, true

]]></Node>
<StgValue><ssdm name="xor_ln786_82"/></StgValue>
</operation>

<operation id="1706" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2839  %and_ln786_108 = and i1 %tmp_478, %xor_ln786_82

]]></Node>
<StgValue><ssdm name="and_ln786_108"/></StgValue>
</operation>

<operation id="1707" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2919  %add_ln1192_52 = add i32 %sext_ln728_26, %mul_ln1118_26

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2920  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_52, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="1709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2921  %trunc_ln708_51 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_52, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="1710" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:2922  %add_ln713_26 = add i32 %mul_ln1118_26, %zext_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln713_26"/></StgValue>
</operation>

<operation id="1711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2923  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_52, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="1712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2924  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_26, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="1713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:2925  %zext_ln415_52 = zext i1 %tmp_495 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_52"/></StgValue>
</operation>

<operation id="1714" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2926  %add_ln415_52 = add i16 %zext_ln415_52, %trunc_ln708_51

]]></Node>
<StgValue><ssdm name="add_ln415_52"/></StgValue>
</operation>

<operation id="1715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2927  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_52, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="1716" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2928  %xor_ln416_52 = xor i1 %tmp_496, true

]]></Node>
<StgValue><ssdm name="xor_ln416_52"/></StgValue>
</operation>

<operation id="1717" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2929  %and_ln416_52 = and i1 %tmp_494, %xor_ln416_52

]]></Node>
<StgValue><ssdm name="and_ln416_52"/></StgValue>
</operation>

<operation id="1718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2930  %tmp_497 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_52, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="1719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2931  %tmp_78 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_52, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1720" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:2932  %icmp_ln879_78 = icmp eq i4 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_78"/></StgValue>
</operation>

<operation id="1721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2933  %tmp_79 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_52, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1722" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2934  %icmp_ln879_79 = icmp eq i5 %tmp_79, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_79"/></StgValue>
</operation>

<operation id="1723" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2935  %icmp_ln768_52 = icmp eq i5 %tmp_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_52"/></StgValue>
</operation>

<operation id="1724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:2937  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_52, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="1725" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2938  %xor_ln779_26 = xor i1 %tmp_498, true

]]></Node>
<StgValue><ssdm name="xor_ln779_26"/></StgValue>
</operation>

<operation id="1726" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2939  %and_ln779_26 = and i1 %icmp_ln879_78, %xor_ln779_26

]]></Node>
<StgValue><ssdm name="and_ln779_26"/></StgValue>
</operation>

<operation id="1727" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2940  %select_ln416_26 = select i1 %and_ln416_52, i1 %and_ln779_26, i1 %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="select_ln416_26"/></StgValue>
</operation>

<operation id="1728" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2941  %and_ln781_26 = and i1 %and_ln416_52, %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="and_ln781_26"/></StgValue>
</operation>

<operation id="1729" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2944  %xor_ln785_137 = xor i1 %tmp_493, true

]]></Node>
<StgValue><ssdm name="xor_ln785_137"/></StgValue>
</operation>

<operation id="1730" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2946  %and_ln786_26 = and i1 %tmp_497, %select_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln786_26"/></StgValue>
</operation>

<operation id="1731" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2947  %or_ln786_90 = or i1 %and_ln781_26, %and_ln786_26

]]></Node>
<StgValue><ssdm name="or_ln786_90"/></StgValue>
</operation>

<operation id="1732" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2948  %xor_ln786_84 = xor i1 %or_ln786_90, true

]]></Node>
<StgValue><ssdm name="xor_ln786_84"/></StgValue>
</operation>

<operation id="1733" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2949  %and_ln786_111 = and i1 %tmp_493, %xor_ln786_84

]]></Node>
<StgValue><ssdm name="and_ln786_111"/></StgValue>
</operation>

<operation id="1734" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3029  %add_ln1192_54 = add i32 %sext_ln728_27, %mul_ln1118_27

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3030  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_54, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="1736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3031  %trunc_ln708_53 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_54, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="1737" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3032  %add_ln713_27 = add i32 %mul_ln1118_27, %zext_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln713_27"/></StgValue>
</operation>

<operation id="1738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3033  %tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_54, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="1739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3034  %tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_27, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="1740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:3035  %zext_ln415_54 = zext i1 %tmp_510 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_54"/></StgValue>
</operation>

<operation id="1741" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3036  %add_ln415_54 = add i16 %zext_ln415_54, %trunc_ln708_53

]]></Node>
<StgValue><ssdm name="add_ln415_54"/></StgValue>
</operation>

<operation id="1742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3037  %tmp_511 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_54, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="1743" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3038  %xor_ln416_54 = xor i1 %tmp_511, true

]]></Node>
<StgValue><ssdm name="xor_ln416_54"/></StgValue>
</operation>

<operation id="1744" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3039  %and_ln416_54 = and i1 %tmp_509, %xor_ln416_54

]]></Node>
<StgValue><ssdm name="and_ln416_54"/></StgValue>
</operation>

<operation id="1745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3040  %tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_54, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="1746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3041  %tmp_81 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_54, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1747" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:3042  %icmp_ln879_81 = icmp eq i4 %tmp_81, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_81"/></StgValue>
</operation>

<operation id="1748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3043  %tmp_82 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_54, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1749" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3044  %icmp_ln879_82 = icmp eq i5 %tmp_82, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_82"/></StgValue>
</operation>

<operation id="1750" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3045  %icmp_ln768_54 = icmp eq i5 %tmp_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_54"/></StgValue>
</operation>

<operation id="1751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3047  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_54, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="1752" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3048  %xor_ln779_27 = xor i1 %tmp_513, true

]]></Node>
<StgValue><ssdm name="xor_ln779_27"/></StgValue>
</operation>

<operation id="1753" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3049  %and_ln779_27 = and i1 %icmp_ln879_81, %xor_ln779_27

]]></Node>
<StgValue><ssdm name="and_ln779_27"/></StgValue>
</operation>

<operation id="1754" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3050  %select_ln416_27 = select i1 %and_ln416_54, i1 %and_ln779_27, i1 %icmp_ln879_82

]]></Node>
<StgValue><ssdm name="select_ln416_27"/></StgValue>
</operation>

<operation id="1755" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3051  %and_ln781_27 = and i1 %and_ln416_54, %icmp_ln879_82

]]></Node>
<StgValue><ssdm name="and_ln781_27"/></StgValue>
</operation>

<operation id="1756" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3054  %xor_ln785_141 = xor i1 %tmp_508, true

]]></Node>
<StgValue><ssdm name="xor_ln785_141"/></StgValue>
</operation>

<operation id="1757" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3056  %and_ln786_27 = and i1 %tmp_512, %select_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln786_27"/></StgValue>
</operation>

<operation id="1758" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3057  %or_ln786_91 = or i1 %and_ln781_27, %and_ln786_27

]]></Node>
<StgValue><ssdm name="or_ln786_91"/></StgValue>
</operation>

<operation id="1759" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3058  %xor_ln786_86 = xor i1 %or_ln786_91, true

]]></Node>
<StgValue><ssdm name="xor_ln786_86"/></StgValue>
</operation>

<operation id="1760" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3059  %and_ln786_114 = and i1 %tmp_508, %xor_ln786_86

]]></Node>
<StgValue><ssdm name="and_ln786_114"/></StgValue>
</operation>

<operation id="1761" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3139  %add_ln1192_56 = add i32 %sext_ln728_28, %mul_ln1118_28

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3140  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_56, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="1763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3141  %trunc_ln708_55 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_56, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="1764" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3142  %add_ln713_28 = add i32 %mul_ln1118_28, %zext_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln713_28"/></StgValue>
</operation>

<operation id="1765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3143  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_56, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="1766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3144  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_28, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="1767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:3145  %zext_ln415_56 = zext i1 %tmp_525 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_56"/></StgValue>
</operation>

<operation id="1768" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3146  %add_ln415_56 = add i16 %zext_ln415_56, %trunc_ln708_55

]]></Node>
<StgValue><ssdm name="add_ln415_56"/></StgValue>
</operation>

<operation id="1769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3147  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_56, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="1770" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3148  %xor_ln416_56 = xor i1 %tmp_526, true

]]></Node>
<StgValue><ssdm name="xor_ln416_56"/></StgValue>
</operation>

<operation id="1771" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3149  %and_ln416_56 = and i1 %tmp_524, %xor_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln416_56"/></StgValue>
</operation>

<operation id="1772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3150  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_56, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="1773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3151  %tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_56, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1774" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:3152  %icmp_ln879_84 = icmp eq i4 %tmp_84, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_84"/></StgValue>
</operation>

<operation id="1775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3153  %tmp_85 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_56, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1776" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3154  %icmp_ln879_85 = icmp eq i5 %tmp_85, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_85"/></StgValue>
</operation>

<operation id="1777" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3155  %icmp_ln768_56 = icmp eq i5 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_56"/></StgValue>
</operation>

<operation id="1778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3157  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_56, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="1779" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3158  %xor_ln779_28 = xor i1 %tmp_528, true

]]></Node>
<StgValue><ssdm name="xor_ln779_28"/></StgValue>
</operation>

<operation id="1780" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3159  %and_ln779_28 = and i1 %icmp_ln879_84, %xor_ln779_28

]]></Node>
<StgValue><ssdm name="and_ln779_28"/></StgValue>
</operation>

<operation id="1781" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3160  %select_ln416_28 = select i1 %and_ln416_56, i1 %and_ln779_28, i1 %icmp_ln879_85

]]></Node>
<StgValue><ssdm name="select_ln416_28"/></StgValue>
</operation>

<operation id="1782" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3161  %and_ln781_28 = and i1 %and_ln416_56, %icmp_ln879_85

]]></Node>
<StgValue><ssdm name="and_ln781_28"/></StgValue>
</operation>

<operation id="1783" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3164  %xor_ln785_145 = xor i1 %tmp_523, true

]]></Node>
<StgValue><ssdm name="xor_ln785_145"/></StgValue>
</operation>

<operation id="1784" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3166  %and_ln786_28 = and i1 %tmp_527, %select_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln786_28"/></StgValue>
</operation>

<operation id="1785" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3167  %or_ln786_92 = or i1 %and_ln781_28, %and_ln786_28

]]></Node>
<StgValue><ssdm name="or_ln786_92"/></StgValue>
</operation>

<operation id="1786" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3168  %xor_ln786_88 = xor i1 %or_ln786_92, true

]]></Node>
<StgValue><ssdm name="xor_ln786_88"/></StgValue>
</operation>

<operation id="1787" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3169  %and_ln786_117 = and i1 %tmp_523, %xor_ln786_88

]]></Node>
<StgValue><ssdm name="and_ln786_117"/></StgValue>
</operation>

<operation id="1788" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3249  %add_ln1192_58 = add i32 %sext_ln728_29, %mul_ln1118_29

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3250  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_58, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="1790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3251  %trunc_ln708_57 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_58, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="1791" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3252  %add_ln713_29 = add i32 %mul_ln1118_29, %zext_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln713_29"/></StgValue>
</operation>

<operation id="1792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3253  %tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_58, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="1793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3254  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_29, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="1794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:3255  %zext_ln415_58 = zext i1 %tmp_540 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_58"/></StgValue>
</operation>

<operation id="1795" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3256  %add_ln415_58 = add i16 %zext_ln415_58, %trunc_ln708_57

]]></Node>
<StgValue><ssdm name="add_ln415_58"/></StgValue>
</operation>

<operation id="1796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3257  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_58, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="1797" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3258  %xor_ln416_58 = xor i1 %tmp_541, true

]]></Node>
<StgValue><ssdm name="xor_ln416_58"/></StgValue>
</operation>

<operation id="1798" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3259  %and_ln416_58 = and i1 %tmp_539, %xor_ln416_58

]]></Node>
<StgValue><ssdm name="and_ln416_58"/></StgValue>
</operation>

<operation id="1799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3260  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_58, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="1800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3261  %tmp_87 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_58, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1801" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:3262  %icmp_ln879_87 = icmp eq i4 %tmp_87, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_87"/></StgValue>
</operation>

<operation id="1802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3263  %tmp_88 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_58, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1803" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3264  %icmp_ln879_88 = icmp eq i5 %tmp_88, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_88"/></StgValue>
</operation>

<operation id="1804" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3265  %icmp_ln768_58 = icmp eq i5 %tmp_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_58"/></StgValue>
</operation>

<operation id="1805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3267  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_58, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="1806" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3268  %xor_ln779_29 = xor i1 %tmp_543, true

]]></Node>
<StgValue><ssdm name="xor_ln779_29"/></StgValue>
</operation>

<operation id="1807" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3269  %and_ln779_29 = and i1 %icmp_ln879_87, %xor_ln779_29

]]></Node>
<StgValue><ssdm name="and_ln779_29"/></StgValue>
</operation>

<operation id="1808" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3270  %select_ln416_29 = select i1 %and_ln416_58, i1 %and_ln779_29, i1 %icmp_ln879_88

]]></Node>
<StgValue><ssdm name="select_ln416_29"/></StgValue>
</operation>

<operation id="1809" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3271  %and_ln781_29 = and i1 %and_ln416_58, %icmp_ln879_88

]]></Node>
<StgValue><ssdm name="and_ln781_29"/></StgValue>
</operation>

<operation id="1810" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3274  %xor_ln785_149 = xor i1 %tmp_538, true

]]></Node>
<StgValue><ssdm name="xor_ln785_149"/></StgValue>
</operation>

<operation id="1811" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3276  %and_ln786_29 = and i1 %tmp_542, %select_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln786_29"/></StgValue>
</operation>

<operation id="1812" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3277  %or_ln786_93 = or i1 %and_ln781_29, %and_ln786_29

]]></Node>
<StgValue><ssdm name="or_ln786_93"/></StgValue>
</operation>

<operation id="1813" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3278  %xor_ln786_90 = xor i1 %or_ln786_93, true

]]></Node>
<StgValue><ssdm name="xor_ln786_90"/></StgValue>
</operation>

<operation id="1814" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3279  %and_ln786_120 = and i1 %tmp_538, %xor_ln786_90

]]></Node>
<StgValue><ssdm name="and_ln786_120"/></StgValue>
</operation>

<operation id="1815" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3359  %add_ln1192_60 = add i32 %sext_ln728_30, %mul_ln1118_30

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3360  %tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_60, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="1817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3361  %trunc_ln708_59 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_60, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_59"/></StgValue>
</operation>

<operation id="1818" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3362  %add_ln713_30 = add i32 %mul_ln1118_30, %zext_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln713_30"/></StgValue>
</operation>

<operation id="1819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3363  %tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_60, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="1820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3364  %tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_30, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="1821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:3365  %zext_ln415_60 = zext i1 %tmp_555 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_60"/></StgValue>
</operation>

<operation id="1822" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3366  %add_ln415_60 = add i16 %zext_ln415_60, %trunc_ln708_59

]]></Node>
<StgValue><ssdm name="add_ln415_60"/></StgValue>
</operation>

<operation id="1823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3367  %tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_60, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="1824" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3368  %xor_ln416_60 = xor i1 %tmp_556, true

]]></Node>
<StgValue><ssdm name="xor_ln416_60"/></StgValue>
</operation>

<operation id="1825" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3369  %and_ln416_60 = and i1 %tmp_554, %xor_ln416_60

]]></Node>
<StgValue><ssdm name="and_ln416_60"/></StgValue>
</operation>

<operation id="1826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3370  %tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_60, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="1827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3371  %tmp_90 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_60, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1828" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:3372  %icmp_ln879_90 = icmp eq i4 %tmp_90, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_90"/></StgValue>
</operation>

<operation id="1829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3373  %tmp_91 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_60, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1830" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3374  %icmp_ln879_91 = icmp eq i5 %tmp_91, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_91"/></StgValue>
</operation>

<operation id="1831" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3375  %icmp_ln768_60 = icmp eq i5 %tmp_91, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_60"/></StgValue>
</operation>

<operation id="1832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3377  %tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_60, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="1833" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3378  %xor_ln779_30 = xor i1 %tmp_558, true

]]></Node>
<StgValue><ssdm name="xor_ln779_30"/></StgValue>
</operation>

<operation id="1834" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3379  %and_ln779_30 = and i1 %icmp_ln879_90, %xor_ln779_30

]]></Node>
<StgValue><ssdm name="and_ln779_30"/></StgValue>
</operation>

<operation id="1835" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3380  %select_ln416_30 = select i1 %and_ln416_60, i1 %and_ln779_30, i1 %icmp_ln879_91

]]></Node>
<StgValue><ssdm name="select_ln416_30"/></StgValue>
</operation>

<operation id="1836" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3381  %and_ln781_30 = and i1 %and_ln416_60, %icmp_ln879_91

]]></Node>
<StgValue><ssdm name="and_ln781_30"/></StgValue>
</operation>

<operation id="1837" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3384  %xor_ln785_153 = xor i1 %tmp_553, true

]]></Node>
<StgValue><ssdm name="xor_ln785_153"/></StgValue>
</operation>

<operation id="1838" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3386  %and_ln786_30 = and i1 %tmp_557, %select_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln786_30"/></StgValue>
</operation>

<operation id="1839" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3387  %or_ln786_94 = or i1 %and_ln781_30, %and_ln786_30

]]></Node>
<StgValue><ssdm name="or_ln786_94"/></StgValue>
</operation>

<operation id="1840" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3388  %xor_ln786_92 = xor i1 %or_ln786_94, true

]]></Node>
<StgValue><ssdm name="xor_ln786_92"/></StgValue>
</operation>

<operation id="1841" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3389  %and_ln786_123 = and i1 %tmp_553, %xor_ln786_92

]]></Node>
<StgValue><ssdm name="and_ln786_123"/></StgValue>
</operation>

<operation id="1842" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3469  %add_ln1192_62 = add i32 %sext_ln728_31, %mul_ln1118_31

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1843" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3470  %tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_62, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="1844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3471  %trunc_ln708_61 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192_62, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_61"/></StgValue>
</operation>

<operation id="1845" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:3472  %add_ln713_31 = add i32 %mul_ln1118_31, %zext_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln713_31"/></StgValue>
</operation>

<operation id="1846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3473  %tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_62, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="1847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3474  %tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln713_31, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="1848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="16" op_0_bw="1">
<![CDATA[
hls_label_4:3475  %zext_ln415_62 = zext i1 %tmp_570 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_62"/></StgValue>
</operation>

<operation id="1849" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3476  %add_ln415_62 = add i16 %zext_ln415_62, %trunc_ln708_61

]]></Node>
<StgValue><ssdm name="add_ln415_62"/></StgValue>
</operation>

<operation id="1850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3477  %tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_62, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="1851" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3478  %xor_ln416_62 = xor i1 %tmp_571, true

]]></Node>
<StgValue><ssdm name="xor_ln416_62"/></StgValue>
</operation>

<operation id="1852" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3479  %and_ln416_62 = and i1 %tmp_569, %xor_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln416_62"/></StgValue>
</operation>

<operation id="1853" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3480  %tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_62, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="1854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3481  %tmp_93 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %add_ln1192_62, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1855" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:3482  %icmp_ln879_93 = icmp eq i4 %tmp_93, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_93"/></StgValue>
</operation>

<operation id="1856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3483  %tmp_94 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192_62, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1857" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3484  %icmp_ln879_94 = icmp eq i5 %tmp_94, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_94"/></StgValue>
</operation>

<operation id="1858" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3485  %icmp_ln768_62 = icmp eq i5 %tmp_94, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_62"/></StgValue>
</operation>

<operation id="1859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4:3487  %tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192_62, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="1860" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3488  %xor_ln779_31 = xor i1 %tmp_573, true

]]></Node>
<StgValue><ssdm name="xor_ln779_31"/></StgValue>
</operation>

<operation id="1861" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3489  %and_ln779_31 = and i1 %icmp_ln879_93, %xor_ln779_31

]]></Node>
<StgValue><ssdm name="and_ln779_31"/></StgValue>
</operation>

<operation id="1862" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3490  %select_ln416_31 = select i1 %and_ln416_62, i1 %and_ln779_31, i1 %icmp_ln879_94

]]></Node>
<StgValue><ssdm name="select_ln416_31"/></StgValue>
</operation>

<operation id="1863" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3491  %and_ln781_31 = and i1 %and_ln416_62, %icmp_ln879_94

]]></Node>
<StgValue><ssdm name="and_ln781_31"/></StgValue>
</operation>

<operation id="1864" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3494  %xor_ln785_157 = xor i1 %tmp_568, true

]]></Node>
<StgValue><ssdm name="xor_ln785_157"/></StgValue>
</operation>

<operation id="1865" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3496  %and_ln786_31 = and i1 %tmp_572, %select_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln786_31"/></StgValue>
</operation>

<operation id="1866" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3497  %or_ln786_95 = or i1 %and_ln781_31, %and_ln786_31

]]></Node>
<StgValue><ssdm name="or_ln786_95"/></StgValue>
</operation>

<operation id="1867" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3498  %xor_ln786_94 = xor i1 %or_ln786_95, true

]]></Node>
<StgValue><ssdm name="xor_ln786_94"/></StgValue>
</operation>

<operation id="1868" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3499  %and_ln786_126 = and i1 %tmp_568, %xor_ln786_94

]]></Node>
<StgValue><ssdm name="and_ln786_126"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1869" st_id="9" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:16  %mul_ln302_mid2 = mul i32 113, %sext_ln299_mid2_v

]]></Node>
<StgValue><ssdm name="mul_ln302_mid2"/></StgValue>
</operation>

<operation id="1870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="40">
<![CDATA[
hls_label_4:29  %sext_ln414_1 = sext i40 %add_ln414_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln414_1"/></StgValue>
</operation>

<operation id="1871" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_4:30  %DDR_buf_V_addr = getelementptr i512* %DDR_buf_V, i64 %sext_ln414_1

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr"/></StgValue>
</operation>

<operation id="1872" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:76  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="1873" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:82  %xor_ln785_1 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="1874" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:83  %or_ln785_1 = or i1 %tmp_107, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="1875" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:85  %and_ln785 = and i1 %or_ln785_1, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="1876" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:90  %or_ln340_2 = or i1 %and_ln786_33, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="1877" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:91  %or_ln340_4 = or i1 %and_ln786_32, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="1878" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:92  %or_ln340_3 = or i1 %or_ln340_4, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="1879" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:93  %select_ln340_1 = select i1 %or_ln340_2, i16 32767, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="1880" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:94  %select_ln388_1 = select i1 %and_ln786_33, i16 -32768, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="1881" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:95  %select_ln340_129 = select i1 %or_ln340_3, i16 %select_ln340_1, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_129"/></StgValue>
</operation>

<operation id="1882" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:96  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_129, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:97  %shl_ln731_1 = shl i16 %select_ln340_129, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_1"/></StgValue>
</operation>

<operation id="1884" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:98  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_129, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1885" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:99  %p_Result_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_129, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="1886" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:100  %icmp_ln785_1 = icmp ne i5 %p_Result_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="1887" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:101  %or_ln785_2 = or i1 %tmp_110, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="1888" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:102  %xor_ln785_3 = xor i1 %tmp_109, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="1889" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:103  %and_ln785_33 = and i1 %or_ln785_2, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="and_ln785_33"/></StgValue>
</operation>

<operation id="1890" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:104  %xor_ln786_2 = xor i1 %tmp_110, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="1891" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:105  %icmp_ln786_1 = icmp ne i5 %p_Result_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_1"/></StgValue>
</operation>

<operation id="1892" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:106  %or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="1893" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:107  %and_ln786_34 = and i1 %or_ln786_1, %tmp_109

]]></Node>
<StgValue><ssdm name="and_ln786_34"/></StgValue>
</operation>

<operation id="1894" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:108  %or_ln340_5 = or i1 %and_ln786_34, %and_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="1895" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:109  %xor_ln340_1 = xor i1 %and_ln786_34, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="1896" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:110  %or_ln340_6 = or i1 %and_ln785_33, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="1897" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:111  %select_ln340_2 = select i1 %or_ln340_5, i16 32767, i16 %shl_ln731_1

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="1898" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:112  %select_ln388_2 = select i1 %and_ln786_34, i16 -32768, i16 %shl_ln731_1

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="1899" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:113  %select_ln340_130 = select i1 %or_ln340_6, i16 %select_ln340_2, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_130"/></StgValue>
</operation>

<operation id="1900" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:114  %sext_ln1192 = sext i16 %select_ln340_129 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="1901" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:115  %add_ln1192_1 = add i17 128, %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1902" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:116  %shl_ln4 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_1, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="1903" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:117  %shl_ln1118_1 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="1904" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:118  %sext_ln1118_32 = sext i27 %shl_ln1118_1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1905" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:119  %sub_ln1118 = sub i29 %shl_ln4, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="1906" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:120  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1907" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:121  %trunc_ln708_1 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="1908" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:123  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1909" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:129  %tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1910" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:186  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_4, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="1911" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:192  %xor_ln785_34 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_34"/></StgValue>
</operation>

<operation id="1912" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:193  %or_ln785_33 = or i1 %tmp_122, %xor_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln785_33"/></StgValue>
</operation>

<operation id="1913" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:195  %and_ln785_1 = and i1 %or_ln785_33, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="1914" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:200  %or_ln340_34 = or i1 %and_ln786_36, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="1915" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:201  %or_ln340_44 = or i1 %and_ln786_1, %xor_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_44"/></StgValue>
</operation>

<operation id="1916" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:202  %or_ln340_35 = or i1 %or_ln340_44, %and_ln781_32

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="1917" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:203  %select_ln340_33 = select i1 %or_ln340_34, i16 32767, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="1918" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:204  %select_ln388_33 = select i1 %and_ln786_36, i16 -32768, i16 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln388_33"/></StgValue>
</operation>

<operation id="1919" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:205  %select_ln340_133 = select i1 %or_ln340_35, i16 %select_ln340_33, i16 %select_ln388_33

]]></Node>
<StgValue><ssdm name="select_ln340_133"/></StgValue>
</operation>

<operation id="1920" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:206  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_133, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1921" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:207  %shl_ln731_3 = shl i16 %select_ln340_133, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_3"/></StgValue>
</operation>

<operation id="1922" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:208  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_133, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1923" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:209  %p_Result_98_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_133, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_1"/></StgValue>
</operation>

<operation id="1924" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:210  %icmp_ln785_33 = icmp ne i5 %p_Result_98_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_33"/></StgValue>
</operation>

<operation id="1925" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:211  %or_ln785_34 = or i1 %tmp_125, %icmp_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln785_34"/></StgValue>
</operation>

<operation id="1926" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:212  %xor_ln785_36 = xor i1 %tmp_124, true

]]></Node>
<StgValue><ssdm name="xor_ln785_36"/></StgValue>
</operation>

<operation id="1927" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:213  %and_ln785_35 = and i1 %or_ln785_34, %xor_ln785_36

]]></Node>
<StgValue><ssdm name="and_ln785_35"/></StgValue>
</operation>

<operation id="1928" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:214  %xor_ln786_34 = xor i1 %tmp_125, true

]]></Node>
<StgValue><ssdm name="xor_ln786_34"/></StgValue>
</operation>

<operation id="1929" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:215  %icmp_ln786_33 = icmp ne i5 %p_Result_98_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_33"/></StgValue>
</operation>

<operation id="1930" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:216  %or_ln786_33 = or i1 %icmp_ln786_33, %xor_ln786_34

]]></Node>
<StgValue><ssdm name="or_ln786_33"/></StgValue>
</operation>

<operation id="1931" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:217  %and_ln786_37 = and i1 %or_ln786_33, %tmp_124

]]></Node>
<StgValue><ssdm name="and_ln786_37"/></StgValue>
</operation>

<operation id="1932" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:218  %or_ln340_37 = or i1 %and_ln786_37, %and_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="1933" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:219  %xor_ln340_32 = xor i1 %and_ln786_37, true

]]></Node>
<StgValue><ssdm name="xor_ln340_32"/></StgValue>
</operation>

<operation id="1934" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:220  %or_ln340_38 = or i1 %and_ln785_35, %xor_ln340_32

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="1935" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:221  %select_ln340_34 = select i1 %or_ln340_37, i16 32767, i16 %shl_ln731_3

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="1936" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:222  %select_ln388_34 = select i1 %and_ln786_37, i16 -32768, i16 %shl_ln731_3

]]></Node>
<StgValue><ssdm name="select_ln388_34"/></StgValue>
</operation>

<operation id="1937" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:223  %select_ln340_134 = select i1 %or_ln340_38, i16 %select_ln340_34, i16 %select_ln388_34

]]></Node>
<StgValue><ssdm name="select_ln340_134"/></StgValue>
</operation>

<operation id="1938" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:224  %sext_ln1192_1 = sext i16 %select_ln340_133 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="1939" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:225  %add_ln1192_3 = add i17 128, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="1940" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:226  %shl_ln1118_2 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_3, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="1941" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:227  %shl_ln1118_3 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="1942" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:228  %sext_ln1118_33 = sext i27 %shl_ln1118_3 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1943" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:229  %sub_ln1118_1 = sub i29 %shl_ln1118_2, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="1944" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:230  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_1, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1945" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:231  %trunc_ln708_3 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_1, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="1946" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:233  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1947" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:239  %tmp_6 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_1, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1948" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:296  %select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_7, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln777_4"/></StgValue>
</operation>

<operation id="1949" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:302  %xor_ln785_39 = xor i1 %select_ln777_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_39"/></StgValue>
</operation>

<operation id="1950" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:303  %or_ln785_37 = or i1 %tmp_137, %xor_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln785_37"/></StgValue>
</operation>

<operation id="1951" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:305  %and_ln785_2 = and i1 %or_ln785_37, %xor_ln785_40

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="1952" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:310  %or_ln340_42 = or i1 %and_ln786_39, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_42"/></StgValue>
</operation>

<operation id="1953" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:311  %or_ln340_60 = or i1 %and_ln786_2, %xor_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln340_60"/></StgValue>
</operation>

<operation id="1954" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:312  %or_ln340_43 = or i1 %or_ln340_60, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_43"/></StgValue>
</operation>

<operation id="1955" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:313  %select_ln340_37 = select i1 %or_ln340_42, i16 32767, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="1956" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:314  %select_ln388_36 = select i1 %and_ln786_39, i16 -32768, i16 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln388_36"/></StgValue>
</operation>

<operation id="1957" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:315  %select_ln340_137 = select i1 %or_ln340_43, i16 %select_ln340_37, i16 %select_ln388_36

]]></Node>
<StgValue><ssdm name="select_ln340_137"/></StgValue>
</operation>

<operation id="1958" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:316  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_137, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1959" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:317  %shl_ln731_5 = shl i16 %select_ln340_137, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_5"/></StgValue>
</operation>

<operation id="1960" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:318  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_137, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1961" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:319  %p_Result_98_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_137, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_2"/></StgValue>
</operation>

<operation id="1962" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:320  %icmp_ln785_34 = icmp ne i5 %p_Result_98_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_34"/></StgValue>
</operation>

<operation id="1963" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:321  %or_ln785_38 = or i1 %tmp_140, %icmp_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln785_38"/></StgValue>
</operation>

<operation id="1964" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:322  %xor_ln785_41 = xor i1 %tmp_139, true

]]></Node>
<StgValue><ssdm name="xor_ln785_41"/></StgValue>
</operation>

<operation id="1965" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:323  %and_ln785_37 = and i1 %or_ln785_38, %xor_ln785_41

]]></Node>
<StgValue><ssdm name="and_ln785_37"/></StgValue>
</operation>

<operation id="1966" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:324  %xor_ln786_37 = xor i1 %tmp_140, true

]]></Node>
<StgValue><ssdm name="xor_ln786_37"/></StgValue>
</operation>

<operation id="1967" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:325  %icmp_ln786_34 = icmp ne i5 %p_Result_98_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_34"/></StgValue>
</operation>

<operation id="1968" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:326  %or_ln786_34 = or i1 %icmp_ln786_34, %xor_ln786_37

]]></Node>
<StgValue><ssdm name="or_ln786_34"/></StgValue>
</operation>

<operation id="1969" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:327  %and_ln786_40 = and i1 %or_ln786_34, %tmp_139

]]></Node>
<StgValue><ssdm name="and_ln786_40"/></StgValue>
</operation>

<operation id="1970" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:328  %or_ln340_45 = or i1 %and_ln786_40, %and_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_45"/></StgValue>
</operation>

<operation id="1971" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:329  %xor_ln340_35 = xor i1 %and_ln786_40, true

]]></Node>
<StgValue><ssdm name="xor_ln340_35"/></StgValue>
</operation>

<operation id="1972" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:330  %or_ln340_46 = or i1 %and_ln785_37, %xor_ln340_35

]]></Node>
<StgValue><ssdm name="or_ln340_46"/></StgValue>
</operation>

<operation id="1973" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:331  %select_ln340_38 = select i1 %or_ln340_45, i16 32767, i16 %shl_ln731_5

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="1974" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:332  %select_ln388_37 = select i1 %and_ln786_40, i16 -32768, i16 %shl_ln731_5

]]></Node>
<StgValue><ssdm name="select_ln388_37"/></StgValue>
</operation>

<operation id="1975" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:333  %select_ln340_138 = select i1 %or_ln340_46, i16 %select_ln340_38, i16 %select_ln388_37

]]></Node>
<StgValue><ssdm name="select_ln340_138"/></StgValue>
</operation>

<operation id="1976" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:334  %sext_ln1192_2 = sext i16 %select_ln340_137 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="1977" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:335  %add_ln1192_5 = add i17 128, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="1978" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:336  %shl_ln1118_4 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_5, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="1979" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:337  %shl_ln1118_5 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="1980" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:338  %sext_ln1118_34 = sext i27 %shl_ln1118_5 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1981" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:339  %sub_ln1118_2 = sub i29 %shl_ln1118_4, %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="1982" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:340  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_2, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1983" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:341  %trunc_ln708_5 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_2, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="1984" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:343  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_2, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1985" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:349  %tmp_9 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_2, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1986" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:406  %select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_10, i1 %icmp_ln768_6

]]></Node>
<StgValue><ssdm name="select_ln777_6"/></StgValue>
</operation>

<operation id="1987" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:412  %xor_ln785_44 = xor i1 %select_ln777_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_44"/></StgValue>
</operation>

<operation id="1988" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:413  %or_ln785_41 = or i1 %tmp_152, %xor_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln785_41"/></StgValue>
</operation>

<operation id="1989" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:415  %and_ln785_3 = and i1 %or_ln785_41, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="1990" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:420  %or_ln340_50 = or i1 %and_ln786_42, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_50"/></StgValue>
</operation>

<operation id="1991" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:421  %or_ln340_76 = or i1 %and_ln786_3, %xor_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_76"/></StgValue>
</operation>

<operation id="1992" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:422  %or_ln340_51 = or i1 %or_ln340_76, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_51"/></StgValue>
</operation>

<operation id="1993" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:423  %select_ln340_41 = select i1 %or_ln340_50, i16 32767, i16 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="1994" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:424  %select_ln388_38 = select i1 %and_ln786_42, i16 -32768, i16 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln388_38"/></StgValue>
</operation>

<operation id="1995" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:425  %select_ln340_141 = select i1 %or_ln340_51, i16 %select_ln340_41, i16 %select_ln388_38

]]></Node>
<StgValue><ssdm name="select_ln340_141"/></StgValue>
</operation>

<operation id="1996" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:426  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_141, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1997" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:427  %shl_ln731_7 = shl i16 %select_ln340_141, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_7"/></StgValue>
</operation>

<operation id="1998" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:428  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_141, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1999" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:429  %p_Result_98_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_141, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_3"/></StgValue>
</operation>

<operation id="2000" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:430  %icmp_ln785_35 = icmp ne i5 %p_Result_98_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_35"/></StgValue>
</operation>

<operation id="2001" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:431  %or_ln785_42 = or i1 %tmp_155, %icmp_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln785_42"/></StgValue>
</operation>

<operation id="2002" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:432  %xor_ln785_46 = xor i1 %tmp_154, true

]]></Node>
<StgValue><ssdm name="xor_ln785_46"/></StgValue>
</operation>

<operation id="2003" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:433  %and_ln785_39 = and i1 %or_ln785_42, %xor_ln785_46

]]></Node>
<StgValue><ssdm name="and_ln785_39"/></StgValue>
</operation>

<operation id="2004" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:434  %xor_ln786_39 = xor i1 %tmp_155, true

]]></Node>
<StgValue><ssdm name="xor_ln786_39"/></StgValue>
</operation>

<operation id="2005" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:435  %icmp_ln786_35 = icmp ne i5 %p_Result_98_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_35"/></StgValue>
</operation>

<operation id="2006" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:436  %or_ln786_35 = or i1 %icmp_ln786_35, %xor_ln786_39

]]></Node>
<StgValue><ssdm name="or_ln786_35"/></StgValue>
</operation>

<operation id="2007" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:437  %and_ln786_43 = and i1 %or_ln786_35, %tmp_154

]]></Node>
<StgValue><ssdm name="and_ln786_43"/></StgValue>
</operation>

<operation id="2008" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:438  %or_ln340_53 = or i1 %and_ln786_43, %and_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_53"/></StgValue>
</operation>

<operation id="2009" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:439  %xor_ln340_38 = xor i1 %and_ln786_43, true

]]></Node>
<StgValue><ssdm name="xor_ln340_38"/></StgValue>
</operation>

<operation id="2010" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:440  %or_ln340_54 = or i1 %and_ln785_39, %xor_ln340_38

]]></Node>
<StgValue><ssdm name="or_ln340_54"/></StgValue>
</operation>

<operation id="2011" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:441  %select_ln340_42 = select i1 %or_ln340_53, i16 32767, i16 %shl_ln731_7

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="2012" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:442  %select_ln388_39 = select i1 %and_ln786_43, i16 -32768, i16 %shl_ln731_7

]]></Node>
<StgValue><ssdm name="select_ln388_39"/></StgValue>
</operation>

<operation id="2013" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:443  %select_ln340_142 = select i1 %or_ln340_54, i16 %select_ln340_42, i16 %select_ln388_39

]]></Node>
<StgValue><ssdm name="select_ln340_142"/></StgValue>
</operation>

<operation id="2014" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:444  %sext_ln1192_3 = sext i16 %select_ln340_141 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="2015" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:445  %add_ln1192_7 = add i17 128, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="2016" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:446  %shl_ln1118_6 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_7, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="2017" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:447  %shl_ln1118_7 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_7, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="2018" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:448  %sext_ln1118_35 = sext i27 %shl_ln1118_7 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="2019" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:449  %sub_ln1118_3 = sub i29 %shl_ln1118_6, %sext_ln1118_35

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="2020" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:450  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_3, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:451  %trunc_ln708_7 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_3, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="2022" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:453  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_3, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:459  %tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_3, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2024" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:516  %select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_13, i1 %icmp_ln768_8

]]></Node>
<StgValue><ssdm name="select_ln777_8"/></StgValue>
</operation>

<operation id="2025" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:522  %xor_ln785_48 = xor i1 %select_ln777_8, true

]]></Node>
<StgValue><ssdm name="xor_ln785_48"/></StgValue>
</operation>

<operation id="2026" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:523  %or_ln785_44 = or i1 %tmp_167, %xor_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln785_44"/></StgValue>
</operation>

<operation id="2027" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:525  %and_ln785_4 = and i1 %or_ln785_44, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="and_ln785_4"/></StgValue>
</operation>

<operation id="2028" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:530  %or_ln340_58 = or i1 %and_ln786_45, %and_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_58"/></StgValue>
</operation>

<operation id="2029" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:531  %or_ln340_91 = or i1 %and_ln786_4, %xor_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_91"/></StgValue>
</operation>

<operation id="2030" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:532  %or_ln340_59 = or i1 %or_ln340_91, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_59"/></StgValue>
</operation>

<operation id="2031" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:533  %select_ln340_44 = select i1 %or_ln340_58, i16 32767, i16 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="2032" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:534  %select_ln388_40 = select i1 %and_ln786_45, i16 -32768, i16 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln388_40"/></StgValue>
</operation>

<operation id="2033" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:535  %select_ln340_145 = select i1 %or_ln340_59, i16 %select_ln340_44, i16 %select_ln388_40

]]></Node>
<StgValue><ssdm name="select_ln340_145"/></StgValue>
</operation>

<operation id="2034" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:536  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_145, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2035" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:537  %shl_ln731_9 = shl i16 %select_ln340_145, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_9"/></StgValue>
</operation>

<operation id="2036" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:538  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_145, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2037" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:539  %p_Result_98_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_145, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_4"/></StgValue>
</operation>

<operation id="2038" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:540  %icmp_ln785_36 = icmp ne i5 %p_Result_98_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_36"/></StgValue>
</operation>

<operation id="2039" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:541  %or_ln785_45 = or i1 %tmp_170, %icmp_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln785_45"/></StgValue>
</operation>

<operation id="2040" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:542  %xor_ln785_50 = xor i1 %tmp_169, true

]]></Node>
<StgValue><ssdm name="xor_ln785_50"/></StgValue>
</operation>

<operation id="2041" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:543  %and_ln785_41 = and i1 %or_ln785_45, %xor_ln785_50

]]></Node>
<StgValue><ssdm name="and_ln785_41"/></StgValue>
</operation>

<operation id="2042" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:544  %xor_ln786_41 = xor i1 %tmp_170, true

]]></Node>
<StgValue><ssdm name="xor_ln786_41"/></StgValue>
</operation>

<operation id="2043" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:545  %icmp_ln786_36 = icmp ne i5 %p_Result_98_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_36"/></StgValue>
</operation>

<operation id="2044" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:546  %or_ln786_36 = or i1 %icmp_ln786_36, %xor_ln786_41

]]></Node>
<StgValue><ssdm name="or_ln786_36"/></StgValue>
</operation>

<operation id="2045" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:547  %and_ln786_46 = and i1 %or_ln786_36, %tmp_169

]]></Node>
<StgValue><ssdm name="and_ln786_46"/></StgValue>
</operation>

<operation id="2046" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:548  %or_ln340_61 = or i1 %and_ln786_46, %and_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln340_61"/></StgValue>
</operation>

<operation id="2047" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:549  %xor_ln340_40 = xor i1 %and_ln786_46, true

]]></Node>
<StgValue><ssdm name="xor_ln340_40"/></StgValue>
</operation>

<operation id="2048" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:550  %or_ln340_62 = or i1 %and_ln785_41, %xor_ln340_40

]]></Node>
<StgValue><ssdm name="or_ln340_62"/></StgValue>
</operation>

<operation id="2049" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:551  %select_ln340_45 = select i1 %or_ln340_61, i16 32767, i16 %shl_ln731_9

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="2050" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:552  %select_ln388_41 = select i1 %and_ln786_46, i16 -32768, i16 %shl_ln731_9

]]></Node>
<StgValue><ssdm name="select_ln388_41"/></StgValue>
</operation>

<operation id="2051" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:553  %select_ln340_146 = select i1 %or_ln340_62, i16 %select_ln340_45, i16 %select_ln388_41

]]></Node>
<StgValue><ssdm name="select_ln340_146"/></StgValue>
</operation>

<operation id="2052" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:554  %sext_ln1192_4 = sext i16 %select_ln340_145 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="2053" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:555  %add_ln1192_9 = add i17 128, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="2054" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:556  %shl_ln1118_8 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_9, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="2055" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:557  %shl_ln1118_9 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_9, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="2056" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:558  %sext_ln1118_36 = sext i27 %shl_ln1118_9 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="2057" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:559  %sub_ln1118_4 = sub i29 %shl_ln1118_8, %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="2058" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:560  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_4, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2059" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:561  %trunc_ln708_9 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_4, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="2060" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:563  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_4, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2061" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:569  %tmp_14 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_4, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2062" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:626  %select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_16, i1 %icmp_ln768_10

]]></Node>
<StgValue><ssdm name="select_ln777_10"/></StgValue>
</operation>

<operation id="2063" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:632  %xor_ln785_52 = xor i1 %select_ln777_10, true

]]></Node>
<StgValue><ssdm name="xor_ln785_52"/></StgValue>
</operation>

<operation id="2064" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:633  %or_ln785_47 = or i1 %tmp_182, %xor_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_47"/></StgValue>
</operation>

<operation id="2065" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:635  %and_ln785_5 = and i1 %or_ln785_47, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="and_ln785_5"/></StgValue>
</operation>

<operation id="2066" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:640  %or_ln340_66 = or i1 %and_ln786_48, %and_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_66"/></StgValue>
</operation>

<operation id="2067" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:641  %or_ln340_105 = or i1 %and_ln786_5, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_105"/></StgValue>
</operation>

<operation id="2068" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:642  %or_ln340_67 = or i1 %or_ln340_105, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_67"/></StgValue>
</operation>

<operation id="2069" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:643  %select_ln340_47 = select i1 %or_ln340_66, i16 32767, i16 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln340_47"/></StgValue>
</operation>

<operation id="2070" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:644  %select_ln388_42 = select i1 %and_ln786_48, i16 -32768, i16 %add_ln415_10

]]></Node>
<StgValue><ssdm name="select_ln388_42"/></StgValue>
</operation>

<operation id="2071" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:645  %select_ln340_149 = select i1 %or_ln340_67, i16 %select_ln340_47, i16 %select_ln388_42

]]></Node>
<StgValue><ssdm name="select_ln340_149"/></StgValue>
</operation>

<operation id="2072" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:646  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_149, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2073" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:647  %shl_ln731_11 = shl i16 %select_ln340_149, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_11"/></StgValue>
</operation>

<operation id="2074" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:648  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_149, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2075" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:649  %p_Result_98_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_149, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_5"/></StgValue>
</operation>

<operation id="2076" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:650  %icmp_ln785_37 = icmp ne i5 %p_Result_98_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_37"/></StgValue>
</operation>

<operation id="2077" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:651  %or_ln785_48 = or i1 %tmp_185, %icmp_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln785_48"/></StgValue>
</operation>

<operation id="2078" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:652  %xor_ln785_54 = xor i1 %tmp_184, true

]]></Node>
<StgValue><ssdm name="xor_ln785_54"/></StgValue>
</operation>

<operation id="2079" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:653  %and_ln785_43 = and i1 %or_ln785_48, %xor_ln785_54

]]></Node>
<StgValue><ssdm name="and_ln785_43"/></StgValue>
</operation>

<operation id="2080" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:654  %xor_ln786_43 = xor i1 %tmp_185, true

]]></Node>
<StgValue><ssdm name="xor_ln786_43"/></StgValue>
</operation>

<operation id="2081" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:655  %icmp_ln786_37 = icmp ne i5 %p_Result_98_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_37"/></StgValue>
</operation>

<operation id="2082" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:656  %or_ln786_37 = or i1 %icmp_ln786_37, %xor_ln786_43

]]></Node>
<StgValue><ssdm name="or_ln786_37"/></StgValue>
</operation>

<operation id="2083" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:657  %and_ln786_49 = and i1 %or_ln786_37, %tmp_184

]]></Node>
<StgValue><ssdm name="and_ln786_49"/></StgValue>
</operation>

<operation id="2084" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:658  %or_ln340_69 = or i1 %and_ln786_49, %and_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln340_69"/></StgValue>
</operation>

<operation id="2085" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:659  %xor_ln340_42 = xor i1 %and_ln786_49, true

]]></Node>
<StgValue><ssdm name="xor_ln340_42"/></StgValue>
</operation>

<operation id="2086" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:660  %or_ln340_70 = or i1 %and_ln785_43, %xor_ln340_42

]]></Node>
<StgValue><ssdm name="or_ln340_70"/></StgValue>
</operation>

<operation id="2087" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:661  %select_ln340_48 = select i1 %or_ln340_69, i16 32767, i16 %shl_ln731_11

]]></Node>
<StgValue><ssdm name="select_ln340_48"/></StgValue>
</operation>

<operation id="2088" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:662  %select_ln388_43 = select i1 %and_ln786_49, i16 -32768, i16 %shl_ln731_11

]]></Node>
<StgValue><ssdm name="select_ln388_43"/></StgValue>
</operation>

<operation id="2089" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:663  %select_ln340_150 = select i1 %or_ln340_70, i16 %select_ln340_48, i16 %select_ln388_43

]]></Node>
<StgValue><ssdm name="select_ln340_150"/></StgValue>
</operation>

<operation id="2090" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:664  %sext_ln1192_5 = sext i16 %select_ln340_149 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="2091" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:665  %add_ln1192_11 = add i17 128, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="2092" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:666  %shl_ln1118_s = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_11, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="2093" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:667  %shl_ln1118_10 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_11, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_10"/></StgValue>
</operation>

<operation id="2094" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:668  %sext_ln1118_37 = sext i27 %shl_ln1118_10 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="2095" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:669  %sub_ln1118_5 = sub i29 %shl_ln1118_s, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="2096" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:670  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_5, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2097" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:671  %trunc_ln708_10 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_5, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="2098" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:673  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_5, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2099" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:679  %tmp_17 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_5, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2100" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:736  %select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_19, i1 %icmp_ln768_12

]]></Node>
<StgValue><ssdm name="select_ln777_12"/></StgValue>
</operation>

<operation id="2101" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:742  %xor_ln785_56 = xor i1 %select_ln777_12, true

]]></Node>
<StgValue><ssdm name="xor_ln785_56"/></StgValue>
</operation>

<operation id="2102" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:743  %or_ln785_50 = or i1 %tmp_197, %xor_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_50"/></StgValue>
</operation>

<operation id="2103" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:745  %and_ln785_6 = and i1 %or_ln785_50, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="and_ln785_6"/></StgValue>
</operation>

<operation id="2104" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:750  %or_ln340_74 = or i1 %and_ln786_51, %and_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_74"/></StgValue>
</operation>

<operation id="2105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:751  %or_ln340_119 = or i1 %and_ln786_6, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_119"/></StgValue>
</operation>

<operation id="2106" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:752  %or_ln340_75 = or i1 %or_ln340_119, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_75"/></StgValue>
</operation>

<operation id="2107" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:753  %select_ln340_50 = select i1 %or_ln340_74, i16 32767, i16 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln340_50"/></StgValue>
</operation>

<operation id="2108" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:754  %select_ln388_44 = select i1 %and_ln786_51, i16 -32768, i16 %add_ln415_12

]]></Node>
<StgValue><ssdm name="select_ln388_44"/></StgValue>
</operation>

<operation id="2109" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:755  %select_ln340_153 = select i1 %or_ln340_75, i16 %select_ln340_50, i16 %select_ln388_44

]]></Node>
<StgValue><ssdm name="select_ln340_153"/></StgValue>
</operation>

<operation id="2110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:756  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_153, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:757  %shl_ln731_13 = shl i16 %select_ln340_153, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_13"/></StgValue>
</operation>

<operation id="2112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:758  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_153, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:759  %p_Result_98_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_153, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_6"/></StgValue>
</operation>

<operation id="2114" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:760  %icmp_ln785_38 = icmp ne i5 %p_Result_98_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_38"/></StgValue>
</operation>

<operation id="2115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:761  %or_ln785_51 = or i1 %tmp_200, %icmp_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln785_51"/></StgValue>
</operation>

<operation id="2116" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:762  %xor_ln785_58 = xor i1 %tmp_199, true

]]></Node>
<StgValue><ssdm name="xor_ln785_58"/></StgValue>
</operation>

<operation id="2117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:763  %and_ln785_45 = and i1 %or_ln785_51, %xor_ln785_58

]]></Node>
<StgValue><ssdm name="and_ln785_45"/></StgValue>
</operation>

<operation id="2118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:764  %xor_ln786_45 = xor i1 %tmp_200, true

]]></Node>
<StgValue><ssdm name="xor_ln786_45"/></StgValue>
</operation>

<operation id="2119" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:765  %icmp_ln786_38 = icmp ne i5 %p_Result_98_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_38"/></StgValue>
</operation>

<operation id="2120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:766  %or_ln786_38 = or i1 %icmp_ln786_38, %xor_ln786_45

]]></Node>
<StgValue><ssdm name="or_ln786_38"/></StgValue>
</operation>

<operation id="2121" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:767  %and_ln786_52 = and i1 %or_ln786_38, %tmp_199

]]></Node>
<StgValue><ssdm name="and_ln786_52"/></StgValue>
</operation>

<operation id="2122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:768  %or_ln340_77 = or i1 %and_ln786_52, %and_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln340_77"/></StgValue>
</operation>

<operation id="2123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:769  %xor_ln340_44 = xor i1 %and_ln786_52, true

]]></Node>
<StgValue><ssdm name="xor_ln340_44"/></StgValue>
</operation>

<operation id="2124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:770  %or_ln340_78 = or i1 %and_ln785_45, %xor_ln340_44

]]></Node>
<StgValue><ssdm name="or_ln340_78"/></StgValue>
</operation>

<operation id="2125" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:771  %select_ln340_51 = select i1 %or_ln340_77, i16 32767, i16 %shl_ln731_13

]]></Node>
<StgValue><ssdm name="select_ln340_51"/></StgValue>
</operation>

<operation id="2126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:772  %select_ln388_45 = select i1 %and_ln786_52, i16 -32768, i16 %shl_ln731_13

]]></Node>
<StgValue><ssdm name="select_ln388_45"/></StgValue>
</operation>

<operation id="2127" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:773  %select_ln340_154 = select i1 %or_ln340_78, i16 %select_ln340_51, i16 %select_ln388_45

]]></Node>
<StgValue><ssdm name="select_ln340_154"/></StgValue>
</operation>

<operation id="2128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:774  %sext_ln1192_6 = sext i16 %select_ln340_153 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="2129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:775  %add_ln1192_13 = add i17 128, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="2130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:776  %shl_ln1118_11 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_13, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_11"/></StgValue>
</operation>

<operation id="2131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:777  %shl_ln1118_12 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_13, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_12"/></StgValue>
</operation>

<operation id="2132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:778  %sext_ln1118_38 = sext i27 %shl_ln1118_12 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="2133" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:779  %sub_ln1118_6 = sub i29 %shl_ln1118_11, %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="2134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:780  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_6, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:781  %trunc_ln708_12 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_6, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="2136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:783  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_6, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:789  %tmp_20 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_6, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2138" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:846  %select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_22, i1 %icmp_ln768_14

]]></Node>
<StgValue><ssdm name="select_ln777_14"/></StgValue>
</operation>

<operation id="2139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:852  %xor_ln785_60 = xor i1 %select_ln777_14, true

]]></Node>
<StgValue><ssdm name="xor_ln785_60"/></StgValue>
</operation>

<operation id="2140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:853  %or_ln785_53 = or i1 %tmp_212, %xor_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_53"/></StgValue>
</operation>

<operation id="2141" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:855  %and_ln785_7 = and i1 %or_ln785_53, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="and_ln785_7"/></StgValue>
</operation>

<operation id="2142" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:860  %or_ln340_82 = or i1 %and_ln786_54, %and_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_82"/></StgValue>
</operation>

<operation id="2143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:861  %or_ln340_133 = or i1 %and_ln786_7, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_133"/></StgValue>
</operation>

<operation id="2144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:862  %or_ln340_83 = or i1 %or_ln340_133, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_83"/></StgValue>
</operation>

<operation id="2145" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:863  %select_ln340_53 = select i1 %or_ln340_82, i16 32767, i16 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln340_53"/></StgValue>
</operation>

<operation id="2146" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:864  %select_ln388_46 = select i1 %and_ln786_54, i16 -32768, i16 %add_ln415_14

]]></Node>
<StgValue><ssdm name="select_ln388_46"/></StgValue>
</operation>

<operation id="2147" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:865  %select_ln340_157 = select i1 %or_ln340_83, i16 %select_ln340_53, i16 %select_ln388_46

]]></Node>
<StgValue><ssdm name="select_ln340_157"/></StgValue>
</operation>

<operation id="2148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:866  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_157, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:867  %shl_ln731_15 = shl i16 %select_ln340_157, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_15"/></StgValue>
</operation>

<operation id="2150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:868  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_157, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:869  %p_Result_98_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_157, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_7"/></StgValue>
</operation>

<operation id="2152" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:870  %icmp_ln785_39 = icmp ne i5 %p_Result_98_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_39"/></StgValue>
</operation>

<operation id="2153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:871  %or_ln785_54 = or i1 %tmp_215, %icmp_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln785_54"/></StgValue>
</operation>

<operation id="2154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:872  %xor_ln785_62 = xor i1 %tmp_214, true

]]></Node>
<StgValue><ssdm name="xor_ln785_62"/></StgValue>
</operation>

<operation id="2155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:873  %and_ln785_47 = and i1 %or_ln785_54, %xor_ln785_62

]]></Node>
<StgValue><ssdm name="and_ln785_47"/></StgValue>
</operation>

<operation id="2156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:874  %xor_ln786_47 = xor i1 %tmp_215, true

]]></Node>
<StgValue><ssdm name="xor_ln786_47"/></StgValue>
</operation>

<operation id="2157" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:875  %icmp_ln786_39 = icmp ne i5 %p_Result_98_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_39"/></StgValue>
</operation>

<operation id="2158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:876  %or_ln786_39 = or i1 %icmp_ln786_39, %xor_ln786_47

]]></Node>
<StgValue><ssdm name="or_ln786_39"/></StgValue>
</operation>

<operation id="2159" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:877  %and_ln786_55 = and i1 %or_ln786_39, %tmp_214

]]></Node>
<StgValue><ssdm name="and_ln786_55"/></StgValue>
</operation>

<operation id="2160" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:878  %or_ln340_85 = or i1 %and_ln786_55, %and_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_85"/></StgValue>
</operation>

<operation id="2161" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:879  %xor_ln340_46 = xor i1 %and_ln786_55, true

]]></Node>
<StgValue><ssdm name="xor_ln340_46"/></StgValue>
</operation>

<operation id="2162" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:880  %or_ln340_86 = or i1 %and_ln785_47, %xor_ln340_46

]]></Node>
<StgValue><ssdm name="or_ln340_86"/></StgValue>
</operation>

<operation id="2163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:881  %select_ln340_54 = select i1 %or_ln340_85, i16 32767, i16 %shl_ln731_15

]]></Node>
<StgValue><ssdm name="select_ln340_54"/></StgValue>
</operation>

<operation id="2164" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:882  %select_ln388_47 = select i1 %and_ln786_55, i16 -32768, i16 %shl_ln731_15

]]></Node>
<StgValue><ssdm name="select_ln388_47"/></StgValue>
</operation>

<operation id="2165" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:883  %select_ln340_158 = select i1 %or_ln340_86, i16 %select_ln340_54, i16 %select_ln388_47

]]></Node>
<StgValue><ssdm name="select_ln340_158"/></StgValue>
</operation>

<operation id="2166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:884  %sext_ln1192_7 = sext i16 %select_ln340_157 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="2167" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:885  %add_ln1192_15 = add i17 128, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="2168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:886  %shl_ln1118_13 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_15, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_13"/></StgValue>
</operation>

<operation id="2169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:887  %shl_ln1118_14 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_15, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_14"/></StgValue>
</operation>

<operation id="2170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:888  %sext_ln1118_39 = sext i27 %shl_ln1118_14 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="2171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:889  %sub_ln1118_7 = sub i29 %shl_ln1118_13, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="2172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:890  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_7, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:891  %trunc_ln708_14 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_7, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="2174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:893  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:899  %tmp_23 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_7, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2176" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:956  %select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_25, i1 %icmp_ln768_16

]]></Node>
<StgValue><ssdm name="select_ln777_16"/></StgValue>
</operation>

<operation id="2177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:962  %xor_ln785_64 = xor i1 %select_ln777_16, true

]]></Node>
<StgValue><ssdm name="xor_ln785_64"/></StgValue>
</operation>

<operation id="2178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:963  %or_ln785_56 = or i1 %tmp_227, %xor_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln785_56"/></StgValue>
</operation>

<operation id="2179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:965  %and_ln785_8 = and i1 %or_ln785_56, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="and_ln785_8"/></StgValue>
</operation>

<operation id="2180" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:970  %or_ln340_89 = or i1 %and_ln786_57, %and_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_89"/></StgValue>
</operation>

<operation id="2181" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:971  %or_ln340_147 = or i1 %and_ln786_8, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_147"/></StgValue>
</operation>

<operation id="2182" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:972  %or_ln340_90 = or i1 %or_ln340_147, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_90"/></StgValue>
</operation>

<operation id="2183" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:973  %select_ln340_56 = select i1 %or_ln340_89, i16 32767, i16 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln340_56"/></StgValue>
</operation>

<operation id="2184" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:974  %select_ln388_48 = select i1 %and_ln786_57, i16 -32768, i16 %add_ln415_16

]]></Node>
<StgValue><ssdm name="select_ln388_48"/></StgValue>
</operation>

<operation id="2185" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:975  %select_ln340_161 = select i1 %or_ln340_90, i16 %select_ln340_56, i16 %select_ln388_48

]]></Node>
<StgValue><ssdm name="select_ln340_161"/></StgValue>
</operation>

<operation id="2186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:976  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_161, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="2187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:977  %shl_ln731_17 = shl i16 %select_ln340_161, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_17"/></StgValue>
</operation>

<operation id="2188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:978  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_161, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:979  %p_Result_98_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_161, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_8"/></StgValue>
</operation>

<operation id="2190" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:980  %icmp_ln785_40 = icmp ne i5 %p_Result_98_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_40"/></StgValue>
</operation>

<operation id="2191" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:981  %or_ln785_57 = or i1 %tmp_230, %icmp_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln785_57"/></StgValue>
</operation>

<operation id="2192" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:982  %xor_ln785_66 = xor i1 %tmp_229, true

]]></Node>
<StgValue><ssdm name="xor_ln785_66"/></StgValue>
</operation>

<operation id="2193" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:983  %and_ln785_49 = and i1 %or_ln785_57, %xor_ln785_66

]]></Node>
<StgValue><ssdm name="and_ln785_49"/></StgValue>
</operation>

<operation id="2194" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:984  %xor_ln786_49 = xor i1 %tmp_230, true

]]></Node>
<StgValue><ssdm name="xor_ln786_49"/></StgValue>
</operation>

<operation id="2195" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:985  %icmp_ln786_40 = icmp ne i5 %p_Result_98_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_40"/></StgValue>
</operation>

<operation id="2196" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:986  %or_ln786_40 = or i1 %icmp_ln786_40, %xor_ln786_49

]]></Node>
<StgValue><ssdm name="or_ln786_40"/></StgValue>
</operation>

<operation id="2197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:987  %and_ln786_58 = and i1 %or_ln786_40, %tmp_229

]]></Node>
<StgValue><ssdm name="and_ln786_58"/></StgValue>
</operation>

<operation id="2198" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:988  %or_ln340_92 = or i1 %and_ln786_58, %and_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln340_92"/></StgValue>
</operation>

<operation id="2199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:989  %xor_ln340_48 = xor i1 %and_ln786_58, true

]]></Node>
<StgValue><ssdm name="xor_ln340_48"/></StgValue>
</operation>

<operation id="2200" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:990  %or_ln340_93 = or i1 %and_ln785_49, %xor_ln340_48

]]></Node>
<StgValue><ssdm name="or_ln340_93"/></StgValue>
</operation>

<operation id="2201" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:991  %select_ln340_57 = select i1 %or_ln340_92, i16 32767, i16 %shl_ln731_17

]]></Node>
<StgValue><ssdm name="select_ln340_57"/></StgValue>
</operation>

<operation id="2202" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:992  %select_ln388_49 = select i1 %and_ln786_58, i16 -32768, i16 %shl_ln731_17

]]></Node>
<StgValue><ssdm name="select_ln388_49"/></StgValue>
</operation>

<operation id="2203" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:993  %select_ln340_162 = select i1 %or_ln340_93, i16 %select_ln340_57, i16 %select_ln388_49

]]></Node>
<StgValue><ssdm name="select_ln340_162"/></StgValue>
</operation>

<operation id="2204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:994  %sext_ln1192_8 = sext i16 %select_ln340_161 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="2205" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:995  %add_ln1192_17 = add i17 128, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="2206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:996  %shl_ln1118_15 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_17, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_15"/></StgValue>
</operation>

<operation id="2207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:997  %shl_ln1118_16 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_17, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_16"/></StgValue>
</operation>

<operation id="2208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:998  %sext_ln1118_40 = sext i27 %shl_ln1118_16 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="2209" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:999  %sub_ln1118_8 = sub i29 %shl_ln1118_15, %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="2210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1000  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_8, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1001  %trunc_ln708_16 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_8, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="2212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1003  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_8, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1009  %tmp_26 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_8, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2214" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1066  %select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_28, i1 %icmp_ln768_18

]]></Node>
<StgValue><ssdm name="select_ln777_18"/></StgValue>
</operation>

<operation id="2215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1072  %xor_ln785_68 = xor i1 %select_ln777_18, true

]]></Node>
<StgValue><ssdm name="xor_ln785_68"/></StgValue>
</operation>

<operation id="2216" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1073  %or_ln785_59 = or i1 %tmp_242, %xor_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln785_59"/></StgValue>
</operation>

<operation id="2217" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1075  %and_ln785_9 = and i1 %or_ln785_59, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="and_ln785_9"/></StgValue>
</operation>

<operation id="2218" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1080  %or_ln340_96 = or i1 %and_ln786_60, %and_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_96"/></StgValue>
</operation>

<operation id="2219" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1081  %or_ln340_161 = or i1 %and_ln786_9, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_161"/></StgValue>
</operation>

<operation id="2220" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1082  %or_ln340_97 = or i1 %or_ln340_161, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_97"/></StgValue>
</operation>

<operation id="2221" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1083  %select_ln340_59 = select i1 %or_ln340_96, i16 32767, i16 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln340_59"/></StgValue>
</operation>

<operation id="2222" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1084  %select_ln388_50 = select i1 %and_ln786_60, i16 -32768, i16 %add_ln415_18

]]></Node>
<StgValue><ssdm name="select_ln388_50"/></StgValue>
</operation>

<operation id="2223" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1085  %select_ln340_165 = select i1 %or_ln340_97, i16 %select_ln340_59, i16 %select_ln388_50

]]></Node>
<StgValue><ssdm name="select_ln340_165"/></StgValue>
</operation>

<operation id="2224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1086  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_165, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1087  %shl_ln731_19 = shl i16 %select_ln340_165, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_19"/></StgValue>
</operation>

<operation id="2226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1088  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_165, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1089  %p_Result_98_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_165, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_9"/></StgValue>
</operation>

<operation id="2228" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1090  %icmp_ln785_41 = icmp ne i5 %p_Result_98_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_41"/></StgValue>
</operation>

<operation id="2229" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1091  %or_ln785_60 = or i1 %tmp_245, %icmp_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln785_60"/></StgValue>
</operation>

<operation id="2230" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1092  %xor_ln785_70 = xor i1 %tmp_244, true

]]></Node>
<StgValue><ssdm name="xor_ln785_70"/></StgValue>
</operation>

<operation id="2231" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1093  %and_ln785_51 = and i1 %or_ln785_60, %xor_ln785_70

]]></Node>
<StgValue><ssdm name="and_ln785_51"/></StgValue>
</operation>

<operation id="2232" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1094  %xor_ln786_51 = xor i1 %tmp_245, true

]]></Node>
<StgValue><ssdm name="xor_ln786_51"/></StgValue>
</operation>

<operation id="2233" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1095  %icmp_ln786_41 = icmp ne i5 %p_Result_98_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_41"/></StgValue>
</operation>

<operation id="2234" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1096  %or_ln786_41 = or i1 %icmp_ln786_41, %xor_ln786_51

]]></Node>
<StgValue><ssdm name="or_ln786_41"/></StgValue>
</operation>

<operation id="2235" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1097  %and_ln786_61 = and i1 %or_ln786_41, %tmp_244

]]></Node>
<StgValue><ssdm name="and_ln786_61"/></StgValue>
</operation>

<operation id="2236" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1098  %or_ln340_99 = or i1 %and_ln786_61, %and_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_99"/></StgValue>
</operation>

<operation id="2237" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1099  %xor_ln340_50 = xor i1 %and_ln786_61, true

]]></Node>
<StgValue><ssdm name="xor_ln340_50"/></StgValue>
</operation>

<operation id="2238" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1100  %or_ln340_100 = or i1 %and_ln785_51, %xor_ln340_50

]]></Node>
<StgValue><ssdm name="or_ln340_100"/></StgValue>
</operation>

<operation id="2239" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1101  %select_ln340_60 = select i1 %or_ln340_99, i16 32767, i16 %shl_ln731_19

]]></Node>
<StgValue><ssdm name="select_ln340_60"/></StgValue>
</operation>

<operation id="2240" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1102  %select_ln388_51 = select i1 %and_ln786_61, i16 -32768, i16 %shl_ln731_19

]]></Node>
<StgValue><ssdm name="select_ln388_51"/></StgValue>
</operation>

<operation id="2241" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1103  %select_ln340_166 = select i1 %or_ln340_100, i16 %select_ln340_60, i16 %select_ln388_51

]]></Node>
<StgValue><ssdm name="select_ln340_166"/></StgValue>
</operation>

<operation id="2242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1104  %sext_ln1192_9 = sext i16 %select_ln340_165 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="2243" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1105  %add_ln1192_19 = add i17 128, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="2244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1106  %shl_ln1118_17 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_19, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_17"/></StgValue>
</operation>

<operation id="2245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1107  %shl_ln1118_18 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_19, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_18"/></StgValue>
</operation>

<operation id="2246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1108  %sext_ln1118_41 = sext i27 %shl_ln1118_18 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="2247" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1109  %sub_ln1118_9 = sub i29 %shl_ln1118_17, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="2248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1110  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_9, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1111  %trunc_ln708_18 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_9, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="2250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1113  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_9, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="2251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1119  %tmp_29 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_9, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2252" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1176  %select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_31, i1 %icmp_ln768_20

]]></Node>
<StgValue><ssdm name="select_ln777_20"/></StgValue>
</operation>

<operation id="2253" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1182  %xor_ln785_72 = xor i1 %select_ln777_20, true

]]></Node>
<StgValue><ssdm name="xor_ln785_72"/></StgValue>
</operation>

<operation id="2254" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1183  %or_ln785_62 = or i1 %tmp_257, %xor_ln785_72

]]></Node>
<StgValue><ssdm name="or_ln785_62"/></StgValue>
</operation>

<operation id="2255" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1185  %and_ln785_10 = and i1 %or_ln785_62, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="and_ln785_10"/></StgValue>
</operation>

<operation id="2256" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1190  %or_ln340_103 = or i1 %and_ln786_63, %and_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_103"/></StgValue>
</operation>

<operation id="2257" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1191  %or_ln340_175 = or i1 %and_ln786_10, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="or_ln340_175"/></StgValue>
</operation>

<operation id="2258" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1192  %or_ln340_104 = or i1 %or_ln340_175, %and_ln781_10

]]></Node>
<StgValue><ssdm name="or_ln340_104"/></StgValue>
</operation>

<operation id="2259" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1193  %select_ln340_62 = select i1 %or_ln340_103, i16 32767, i16 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln340_62"/></StgValue>
</operation>

<operation id="2260" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1194  %select_ln388_52 = select i1 %and_ln786_63, i16 -32768, i16 %add_ln415_20

]]></Node>
<StgValue><ssdm name="select_ln388_52"/></StgValue>
</operation>

<operation id="2261" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1195  %select_ln340_169 = select i1 %or_ln340_104, i16 %select_ln340_62, i16 %select_ln388_52

]]></Node>
<StgValue><ssdm name="select_ln340_169"/></StgValue>
</operation>

<operation id="2262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1196  %tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_169, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1197  %shl_ln731_21 = shl i16 %select_ln340_169, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_21"/></StgValue>
</operation>

<operation id="2264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1198  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_169, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1199  %p_Result_98_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_169, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_s"/></StgValue>
</operation>

<operation id="2266" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1200  %icmp_ln785_42 = icmp ne i5 %p_Result_98_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_42"/></StgValue>
</operation>

<operation id="2267" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1201  %or_ln785_63 = or i1 %tmp_260, %icmp_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln785_63"/></StgValue>
</operation>

<operation id="2268" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1202  %xor_ln785_74 = xor i1 %tmp_259, true

]]></Node>
<StgValue><ssdm name="xor_ln785_74"/></StgValue>
</operation>

<operation id="2269" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1203  %and_ln785_53 = and i1 %or_ln785_63, %xor_ln785_74

]]></Node>
<StgValue><ssdm name="and_ln785_53"/></StgValue>
</operation>

<operation id="2270" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1204  %xor_ln786_53 = xor i1 %tmp_260, true

]]></Node>
<StgValue><ssdm name="xor_ln786_53"/></StgValue>
</operation>

<operation id="2271" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1205  %icmp_ln786_42 = icmp ne i5 %p_Result_98_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_42"/></StgValue>
</operation>

<operation id="2272" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1206  %or_ln786_42 = or i1 %icmp_ln786_42, %xor_ln786_53

]]></Node>
<StgValue><ssdm name="or_ln786_42"/></StgValue>
</operation>

<operation id="2273" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1207  %and_ln786_64 = and i1 %or_ln786_42, %tmp_259

]]></Node>
<StgValue><ssdm name="and_ln786_64"/></StgValue>
</operation>

<operation id="2274" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1208  %or_ln340_106 = or i1 %and_ln786_64, %and_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_106"/></StgValue>
</operation>

<operation id="2275" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1209  %xor_ln340_52 = xor i1 %and_ln786_64, true

]]></Node>
<StgValue><ssdm name="xor_ln340_52"/></StgValue>
</operation>

<operation id="2276" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1210  %or_ln340_107 = or i1 %and_ln785_53, %xor_ln340_52

]]></Node>
<StgValue><ssdm name="or_ln340_107"/></StgValue>
</operation>

<operation id="2277" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1211  %select_ln340_63 = select i1 %or_ln340_106, i16 32767, i16 %shl_ln731_21

]]></Node>
<StgValue><ssdm name="select_ln340_63"/></StgValue>
</operation>

<operation id="2278" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1212  %select_ln388_53 = select i1 %and_ln786_64, i16 -32768, i16 %shl_ln731_21

]]></Node>
<StgValue><ssdm name="select_ln388_53"/></StgValue>
</operation>

<operation id="2279" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1213  %select_ln340_170 = select i1 %or_ln340_107, i16 %select_ln340_63, i16 %select_ln388_53

]]></Node>
<StgValue><ssdm name="select_ln340_170"/></StgValue>
</operation>

<operation id="2280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1214  %sext_ln1192_10 = sext i16 %select_ln340_169 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="2281" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1215  %add_ln1192_21 = add i17 128, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="2282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1216  %shl_ln1118_19 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_21, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_19"/></StgValue>
</operation>

<operation id="2283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1217  %shl_ln1118_20 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_21, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_20"/></StgValue>
</operation>

<operation id="2284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1218  %sext_ln1118_42 = sext i27 %shl_ln1118_20 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="2285" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1219  %sub_ln1118_10 = sub i29 %shl_ln1118_19, %sext_ln1118_42

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="2286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1220  %tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_10, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1221  %trunc_ln708_20 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_10, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="2288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1223  %tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_10, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1229  %tmp_32 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_10, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2290" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1286  %select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_34, i1 %icmp_ln768_22

]]></Node>
<StgValue><ssdm name="select_ln777_22"/></StgValue>
</operation>

<operation id="2291" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1292  %xor_ln785_76 = xor i1 %select_ln777_22, true

]]></Node>
<StgValue><ssdm name="xor_ln785_76"/></StgValue>
</operation>

<operation id="2292" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1293  %or_ln785_65 = or i1 %tmp_272, %xor_ln785_76

]]></Node>
<StgValue><ssdm name="or_ln785_65"/></StgValue>
</operation>

<operation id="2293" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1295  %and_ln785_11 = and i1 %or_ln785_65, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="and_ln785_11"/></StgValue>
</operation>

<operation id="2294" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1300  %or_ln340_110 = or i1 %and_ln786_66, %and_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_110"/></StgValue>
</operation>

<operation id="2295" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1301  %or_ln340_189 = or i1 %and_ln786_11, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="or_ln340_189"/></StgValue>
</operation>

<operation id="2296" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1302  %or_ln340_111 = or i1 %or_ln340_189, %and_ln781_11

]]></Node>
<StgValue><ssdm name="or_ln340_111"/></StgValue>
</operation>

<operation id="2297" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1303  %select_ln340_65 = select i1 %or_ln340_110, i16 32767, i16 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln340_65"/></StgValue>
</operation>

<operation id="2298" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1304  %select_ln388_54 = select i1 %and_ln786_66, i16 -32768, i16 %add_ln415_22

]]></Node>
<StgValue><ssdm name="select_ln388_54"/></StgValue>
</operation>

<operation id="2299" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1305  %select_ln340_173 = select i1 %or_ln340_111, i16 %select_ln340_65, i16 %select_ln388_54

]]></Node>
<StgValue><ssdm name="select_ln340_173"/></StgValue>
</operation>

<operation id="2300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1306  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_173, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1307  %shl_ln731_23 = shl i16 %select_ln340_173, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_23"/></StgValue>
</operation>

<operation id="2302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1308  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_173, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1309  %p_Result_98_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_173, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_10"/></StgValue>
</operation>

<operation id="2304" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1310  %icmp_ln785_43 = icmp ne i5 %p_Result_98_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_43"/></StgValue>
</operation>

<operation id="2305" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1311  %or_ln785_66 = or i1 %tmp_275, %icmp_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln785_66"/></StgValue>
</operation>

<operation id="2306" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1312  %xor_ln785_78 = xor i1 %tmp_274, true

]]></Node>
<StgValue><ssdm name="xor_ln785_78"/></StgValue>
</operation>

<operation id="2307" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1313  %and_ln785_55 = and i1 %or_ln785_66, %xor_ln785_78

]]></Node>
<StgValue><ssdm name="and_ln785_55"/></StgValue>
</operation>

<operation id="2308" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1314  %xor_ln786_55 = xor i1 %tmp_275, true

]]></Node>
<StgValue><ssdm name="xor_ln786_55"/></StgValue>
</operation>

<operation id="2309" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1315  %icmp_ln786_43 = icmp ne i5 %p_Result_98_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_43"/></StgValue>
</operation>

<operation id="2310" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1316  %or_ln786_43 = or i1 %icmp_ln786_43, %xor_ln786_55

]]></Node>
<StgValue><ssdm name="or_ln786_43"/></StgValue>
</operation>

<operation id="2311" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1317  %and_ln786_67 = and i1 %or_ln786_43, %tmp_274

]]></Node>
<StgValue><ssdm name="and_ln786_67"/></StgValue>
</operation>

<operation id="2312" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1318  %or_ln340_113 = or i1 %and_ln786_67, %and_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_113"/></StgValue>
</operation>

<operation id="2313" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1319  %xor_ln340_54 = xor i1 %and_ln786_67, true

]]></Node>
<StgValue><ssdm name="xor_ln340_54"/></StgValue>
</operation>

<operation id="2314" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1320  %or_ln340_114 = or i1 %and_ln785_55, %xor_ln340_54

]]></Node>
<StgValue><ssdm name="or_ln340_114"/></StgValue>
</operation>

<operation id="2315" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1321  %select_ln340_66 = select i1 %or_ln340_113, i16 32767, i16 %shl_ln731_23

]]></Node>
<StgValue><ssdm name="select_ln340_66"/></StgValue>
</operation>

<operation id="2316" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1322  %select_ln388_55 = select i1 %and_ln786_67, i16 -32768, i16 %shl_ln731_23

]]></Node>
<StgValue><ssdm name="select_ln388_55"/></StgValue>
</operation>

<operation id="2317" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1323  %select_ln340_174 = select i1 %or_ln340_114, i16 %select_ln340_66, i16 %select_ln388_55

]]></Node>
<StgValue><ssdm name="select_ln340_174"/></StgValue>
</operation>

<operation id="2318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1324  %sext_ln1192_11 = sext i16 %select_ln340_173 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="2319" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1325  %add_ln1192_23 = add i17 128, %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="2320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1326  %shl_ln1118_21 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_23, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_21"/></StgValue>
</operation>

<operation id="2321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1327  %shl_ln1118_22 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_23, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_22"/></StgValue>
</operation>

<operation id="2322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1328  %sext_ln1118_43 = sext i27 %shl_ln1118_22 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="2323" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1329  %sub_ln1118_11 = sub i29 %shl_ln1118_21, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="2324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1330  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_11, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1331  %trunc_ln708_22 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_11, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="2326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1333  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_11, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1339  %tmp_35 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_11, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2328" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1396  %select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_37, i1 %icmp_ln768_24

]]></Node>
<StgValue><ssdm name="select_ln777_24"/></StgValue>
</operation>

<operation id="2329" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1402  %xor_ln785_80 = xor i1 %select_ln777_24, true

]]></Node>
<StgValue><ssdm name="xor_ln785_80"/></StgValue>
</operation>

<operation id="2330" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1403  %or_ln785_68 = or i1 %tmp_287, %xor_ln785_80

]]></Node>
<StgValue><ssdm name="or_ln785_68"/></StgValue>
</operation>

<operation id="2331" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1405  %and_ln785_12 = and i1 %or_ln785_68, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="and_ln785_12"/></StgValue>
</operation>

<operation id="2332" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1410  %or_ln340_117 = or i1 %and_ln786_69, %and_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_117"/></StgValue>
</operation>

<operation id="2333" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1411  %or_ln340_203 = or i1 %and_ln786_12, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="or_ln340_203"/></StgValue>
</operation>

<operation id="2334" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1412  %or_ln340_118 = or i1 %or_ln340_203, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_118"/></StgValue>
</operation>

<operation id="2335" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1413  %select_ln340_68 = select i1 %or_ln340_117, i16 32767, i16 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln340_68"/></StgValue>
</operation>

<operation id="2336" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1414  %select_ln388_56 = select i1 %and_ln786_69, i16 -32768, i16 %add_ln415_24

]]></Node>
<StgValue><ssdm name="select_ln388_56"/></StgValue>
</operation>

<operation id="2337" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1415  %select_ln340_177 = select i1 %or_ln340_118, i16 %select_ln340_68, i16 %select_ln388_56

]]></Node>
<StgValue><ssdm name="select_ln340_177"/></StgValue>
</operation>

<operation id="2338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1416  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_177, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1417  %shl_ln731_25 = shl i16 %select_ln340_177, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_25"/></StgValue>
</operation>

<operation id="2340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1418  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_177, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1419  %p_Result_98_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_177, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_11"/></StgValue>
</operation>

<operation id="2342" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1420  %icmp_ln785_44 = icmp ne i5 %p_Result_98_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_44"/></StgValue>
</operation>

<operation id="2343" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1421  %or_ln785_69 = or i1 %tmp_290, %icmp_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln785_69"/></StgValue>
</operation>

<operation id="2344" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1422  %xor_ln785_82 = xor i1 %tmp_289, true

]]></Node>
<StgValue><ssdm name="xor_ln785_82"/></StgValue>
</operation>

<operation id="2345" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1423  %and_ln785_57 = and i1 %or_ln785_69, %xor_ln785_82

]]></Node>
<StgValue><ssdm name="and_ln785_57"/></StgValue>
</operation>

<operation id="2346" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1424  %xor_ln786_57 = xor i1 %tmp_290, true

]]></Node>
<StgValue><ssdm name="xor_ln786_57"/></StgValue>
</operation>

<operation id="2347" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1425  %icmp_ln786_44 = icmp ne i5 %p_Result_98_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_44"/></StgValue>
</operation>

<operation id="2348" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1426  %or_ln786_44 = or i1 %icmp_ln786_44, %xor_ln786_57

]]></Node>
<StgValue><ssdm name="or_ln786_44"/></StgValue>
</operation>

<operation id="2349" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1427  %and_ln786_70 = and i1 %or_ln786_44, %tmp_289

]]></Node>
<StgValue><ssdm name="and_ln786_70"/></StgValue>
</operation>

<operation id="2350" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1428  %or_ln340_120 = or i1 %and_ln786_70, %and_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_120"/></StgValue>
</operation>

<operation id="2351" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1429  %xor_ln340_56 = xor i1 %and_ln786_70, true

]]></Node>
<StgValue><ssdm name="xor_ln340_56"/></StgValue>
</operation>

<operation id="2352" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1430  %or_ln340_121 = or i1 %and_ln785_57, %xor_ln340_56

]]></Node>
<StgValue><ssdm name="or_ln340_121"/></StgValue>
</operation>

<operation id="2353" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1431  %select_ln340_69 = select i1 %or_ln340_120, i16 32767, i16 %shl_ln731_25

]]></Node>
<StgValue><ssdm name="select_ln340_69"/></StgValue>
</operation>

<operation id="2354" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1432  %select_ln388_57 = select i1 %and_ln786_70, i16 -32768, i16 %shl_ln731_25

]]></Node>
<StgValue><ssdm name="select_ln388_57"/></StgValue>
</operation>

<operation id="2355" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1433  %select_ln340_178 = select i1 %or_ln340_121, i16 %select_ln340_69, i16 %select_ln388_57

]]></Node>
<StgValue><ssdm name="select_ln340_178"/></StgValue>
</operation>

<operation id="2356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1434  %sext_ln1192_12 = sext i16 %select_ln340_177 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="2357" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1435  %add_ln1192_25 = add i17 128, %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="2358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1436  %shl_ln1118_23 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_25, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_23"/></StgValue>
</operation>

<operation id="2359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1437  %shl_ln1118_24 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_25, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_24"/></StgValue>
</operation>

<operation id="2360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1438  %sext_ln1118_44 = sext i27 %shl_ln1118_24 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="2361" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1439  %sub_ln1118_12 = sub i29 %shl_ln1118_23, %sext_ln1118_44

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="2362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1440  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_12, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1441  %trunc_ln708_24 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_12, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="2364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1443  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1449  %tmp_38 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_12, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2366" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1506  %select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_40, i1 %icmp_ln768_26

]]></Node>
<StgValue><ssdm name="select_ln777_26"/></StgValue>
</operation>

<operation id="2367" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1512  %xor_ln785_84 = xor i1 %select_ln777_26, true

]]></Node>
<StgValue><ssdm name="xor_ln785_84"/></StgValue>
</operation>

<operation id="2368" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1513  %or_ln785_71 = or i1 %tmp_302, %xor_ln785_84

]]></Node>
<StgValue><ssdm name="or_ln785_71"/></StgValue>
</operation>

<operation id="2369" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1515  %and_ln785_13 = and i1 %or_ln785_71, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="and_ln785_13"/></StgValue>
</operation>

<operation id="2370" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1520  %or_ln340_124 = or i1 %and_ln786_72, %and_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_124"/></StgValue>
</operation>

<operation id="2371" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1521  %or_ln340_217 = or i1 %and_ln786_13, %xor_ln785_85

]]></Node>
<StgValue><ssdm name="or_ln340_217"/></StgValue>
</operation>

<operation id="2372" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1522  %or_ln340_125 = or i1 %or_ln340_217, %and_ln781_13

]]></Node>
<StgValue><ssdm name="or_ln340_125"/></StgValue>
</operation>

<operation id="2373" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1523  %select_ln340_71 = select i1 %or_ln340_124, i16 32767, i16 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln340_71"/></StgValue>
</operation>

<operation id="2374" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1524  %select_ln388_58 = select i1 %and_ln786_72, i16 -32768, i16 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln388_58"/></StgValue>
</operation>

<operation id="2375" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1525  %select_ln340_181 = select i1 %or_ln340_125, i16 %select_ln340_71, i16 %select_ln388_58

]]></Node>
<StgValue><ssdm name="select_ln340_181"/></StgValue>
</operation>

<operation id="2376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1526  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_181, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1527  %shl_ln731_27 = shl i16 %select_ln340_181, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_27"/></StgValue>
</operation>

<operation id="2378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1528  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_181, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1529  %p_Result_98_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_181, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_12"/></StgValue>
</operation>

<operation id="2380" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1530  %icmp_ln785_45 = icmp ne i5 %p_Result_98_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_45"/></StgValue>
</operation>

<operation id="2381" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1531  %or_ln785_72 = or i1 %tmp_305, %icmp_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln785_72"/></StgValue>
</operation>

<operation id="2382" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1532  %xor_ln785_86 = xor i1 %tmp_304, true

]]></Node>
<StgValue><ssdm name="xor_ln785_86"/></StgValue>
</operation>

<operation id="2383" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1533  %and_ln785_59 = and i1 %or_ln785_72, %xor_ln785_86

]]></Node>
<StgValue><ssdm name="and_ln785_59"/></StgValue>
</operation>

<operation id="2384" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1534  %xor_ln786_59 = xor i1 %tmp_305, true

]]></Node>
<StgValue><ssdm name="xor_ln786_59"/></StgValue>
</operation>

<operation id="2385" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1535  %icmp_ln786_45 = icmp ne i5 %p_Result_98_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_45"/></StgValue>
</operation>

<operation id="2386" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1536  %or_ln786_45 = or i1 %icmp_ln786_45, %xor_ln786_59

]]></Node>
<StgValue><ssdm name="or_ln786_45"/></StgValue>
</operation>

<operation id="2387" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1537  %and_ln786_73 = and i1 %or_ln786_45, %tmp_304

]]></Node>
<StgValue><ssdm name="and_ln786_73"/></StgValue>
</operation>

<operation id="2388" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1538  %or_ln340_127 = or i1 %and_ln786_73, %and_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_127"/></StgValue>
</operation>

<operation id="2389" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1539  %xor_ln340_58 = xor i1 %and_ln786_73, true

]]></Node>
<StgValue><ssdm name="xor_ln340_58"/></StgValue>
</operation>

<operation id="2390" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1540  %or_ln340_128 = or i1 %and_ln785_59, %xor_ln340_58

]]></Node>
<StgValue><ssdm name="or_ln340_128"/></StgValue>
</operation>

<operation id="2391" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1541  %select_ln340_72 = select i1 %or_ln340_127, i16 32767, i16 %shl_ln731_27

]]></Node>
<StgValue><ssdm name="select_ln340_72"/></StgValue>
</operation>

<operation id="2392" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1542  %select_ln388_59 = select i1 %and_ln786_73, i16 -32768, i16 %shl_ln731_27

]]></Node>
<StgValue><ssdm name="select_ln388_59"/></StgValue>
</operation>

<operation id="2393" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1543  %select_ln340_182 = select i1 %or_ln340_128, i16 %select_ln340_72, i16 %select_ln388_59

]]></Node>
<StgValue><ssdm name="select_ln340_182"/></StgValue>
</operation>

<operation id="2394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1544  %sext_ln1192_13 = sext i16 %select_ln340_181 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="2395" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1545  %add_ln1192_27 = add i17 128, %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="2396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1546  %shl_ln1118_25 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_27, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_25"/></StgValue>
</operation>

<operation id="2397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1547  %shl_ln1118_26 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_27, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_26"/></StgValue>
</operation>

<operation id="2398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1548  %sext_ln1118_45 = sext i27 %shl_ln1118_26 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="2399" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1549  %sub_ln1118_13 = sub i29 %shl_ln1118_25, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="2400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1550  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_13, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1551  %trunc_ln708_26 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_13, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="2402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1553  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_13, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1559  %tmp_41 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_13, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2404" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1616  %select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_43, i1 %icmp_ln768_28

]]></Node>
<StgValue><ssdm name="select_ln777_28"/></StgValue>
</operation>

<operation id="2405" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1622  %xor_ln785_88 = xor i1 %select_ln777_28, true

]]></Node>
<StgValue><ssdm name="xor_ln785_88"/></StgValue>
</operation>

<operation id="2406" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1623  %or_ln785_74 = or i1 %tmp_317, %xor_ln785_88

]]></Node>
<StgValue><ssdm name="or_ln785_74"/></StgValue>
</operation>

<operation id="2407" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1625  %and_ln785_14 = and i1 %or_ln785_74, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="and_ln785_14"/></StgValue>
</operation>

<operation id="2408" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1630  %or_ln340_131 = or i1 %and_ln786_75, %and_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_131"/></StgValue>
</operation>

<operation id="2409" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1631  %or_ln340_231 = or i1 %and_ln786_14, %xor_ln785_89

]]></Node>
<StgValue><ssdm name="or_ln340_231"/></StgValue>
</operation>

<operation id="2410" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1632  %or_ln340_132 = or i1 %or_ln340_231, %and_ln781_14

]]></Node>
<StgValue><ssdm name="or_ln340_132"/></StgValue>
</operation>

<operation id="2411" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1633  %select_ln340_74 = select i1 %or_ln340_131, i16 32767, i16 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln340_74"/></StgValue>
</operation>

<operation id="2412" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1634  %select_ln388_60 = select i1 %and_ln786_75, i16 -32768, i16 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln388_60"/></StgValue>
</operation>

<operation id="2413" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1635  %select_ln340_185 = select i1 %or_ln340_132, i16 %select_ln340_74, i16 %select_ln388_60

]]></Node>
<StgValue><ssdm name="select_ln340_185"/></StgValue>
</operation>

<operation id="2414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1636  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_185, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1637  %shl_ln731_29 = shl i16 %select_ln340_185, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_29"/></StgValue>
</operation>

<operation id="2416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1638  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_185, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1639  %p_Result_98_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_185, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_13"/></StgValue>
</operation>

<operation id="2418" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1640  %icmp_ln785_46 = icmp ne i5 %p_Result_98_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_46"/></StgValue>
</operation>

<operation id="2419" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1641  %or_ln785_75 = or i1 %tmp_320, %icmp_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln785_75"/></StgValue>
</operation>

<operation id="2420" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1642  %xor_ln785_90 = xor i1 %tmp_319, true

]]></Node>
<StgValue><ssdm name="xor_ln785_90"/></StgValue>
</operation>

<operation id="2421" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1643  %and_ln785_61 = and i1 %or_ln785_75, %xor_ln785_90

]]></Node>
<StgValue><ssdm name="and_ln785_61"/></StgValue>
</operation>

<operation id="2422" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1644  %xor_ln786_61 = xor i1 %tmp_320, true

]]></Node>
<StgValue><ssdm name="xor_ln786_61"/></StgValue>
</operation>

<operation id="2423" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1645  %icmp_ln786_46 = icmp ne i5 %p_Result_98_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_46"/></StgValue>
</operation>

<operation id="2424" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1646  %or_ln786_46 = or i1 %icmp_ln786_46, %xor_ln786_61

]]></Node>
<StgValue><ssdm name="or_ln786_46"/></StgValue>
</operation>

<operation id="2425" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1647  %and_ln786_76 = and i1 %or_ln786_46, %tmp_319

]]></Node>
<StgValue><ssdm name="and_ln786_76"/></StgValue>
</operation>

<operation id="2426" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1648  %or_ln340_134 = or i1 %and_ln786_76, %and_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_134"/></StgValue>
</operation>

<operation id="2427" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1649  %xor_ln340_60 = xor i1 %and_ln786_76, true

]]></Node>
<StgValue><ssdm name="xor_ln340_60"/></StgValue>
</operation>

<operation id="2428" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1650  %or_ln340_135 = or i1 %and_ln785_61, %xor_ln340_60

]]></Node>
<StgValue><ssdm name="or_ln340_135"/></StgValue>
</operation>

<operation id="2429" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1651  %select_ln340_75 = select i1 %or_ln340_134, i16 32767, i16 %shl_ln731_29

]]></Node>
<StgValue><ssdm name="select_ln340_75"/></StgValue>
</operation>

<operation id="2430" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1652  %select_ln388_61 = select i1 %and_ln786_76, i16 -32768, i16 %shl_ln731_29

]]></Node>
<StgValue><ssdm name="select_ln388_61"/></StgValue>
</operation>

<operation id="2431" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1653  %select_ln340_186 = select i1 %or_ln340_135, i16 %select_ln340_75, i16 %select_ln388_61

]]></Node>
<StgValue><ssdm name="select_ln340_186"/></StgValue>
</operation>

<operation id="2432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1654  %sext_ln1192_14 = sext i16 %select_ln340_185 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="2433" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1655  %add_ln1192_29 = add i17 128, %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="2434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1656  %shl_ln1118_27 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_29, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_27"/></StgValue>
</operation>

<operation id="2435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1657  %shl_ln1118_28 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_29, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_28"/></StgValue>
</operation>

<operation id="2436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1658  %sext_ln1118_46 = sext i27 %shl_ln1118_28 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="2437" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1659  %sub_ln1118_14 = sub i29 %shl_ln1118_27, %sext_ln1118_46

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="2438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1660  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1661  %trunc_ln708_28 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_14, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="2440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1663  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1669  %tmp_44 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_14, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2442" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1726  %select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_46, i1 %icmp_ln768_30

]]></Node>
<StgValue><ssdm name="select_ln777_30"/></StgValue>
</operation>

<operation id="2443" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1732  %xor_ln785_92 = xor i1 %select_ln777_30, true

]]></Node>
<StgValue><ssdm name="xor_ln785_92"/></StgValue>
</operation>

<operation id="2444" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1733  %or_ln785_77 = or i1 %tmp_332, %xor_ln785_92

]]></Node>
<StgValue><ssdm name="or_ln785_77"/></StgValue>
</operation>

<operation id="2445" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1735  %and_ln785_15 = and i1 %or_ln785_77, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="and_ln785_15"/></StgValue>
</operation>

<operation id="2446" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1740  %or_ln340_138 = or i1 %and_ln786_78, %and_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_138"/></StgValue>
</operation>

<operation id="2447" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1741  %or_ln340_245 = or i1 %and_ln786_15, %xor_ln785_93

]]></Node>
<StgValue><ssdm name="or_ln340_245"/></StgValue>
</operation>

<operation id="2448" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1742  %or_ln340_139 = or i1 %or_ln340_245, %and_ln781_15

]]></Node>
<StgValue><ssdm name="or_ln340_139"/></StgValue>
</operation>

<operation id="2449" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1743  %select_ln340_77 = select i1 %or_ln340_138, i16 32767, i16 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln340_77"/></StgValue>
</operation>

<operation id="2450" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1744  %select_ln388_62 = select i1 %and_ln786_78, i16 -32768, i16 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln388_62"/></StgValue>
</operation>

<operation id="2451" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1745  %select_ln340_189 = select i1 %or_ln340_139, i16 %select_ln340_77, i16 %select_ln388_62

]]></Node>
<StgValue><ssdm name="select_ln340_189"/></StgValue>
</operation>

<operation id="2452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1746  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_189, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1747  %shl_ln731_31 = shl i16 %select_ln340_189, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_31"/></StgValue>
</operation>

<operation id="2454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1748  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_189, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1749  %p_Result_98_14 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_189, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_14"/></StgValue>
</operation>

<operation id="2456" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1750  %icmp_ln785_47 = icmp ne i5 %p_Result_98_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_47"/></StgValue>
</operation>

<operation id="2457" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1751  %or_ln785_78 = or i1 %tmp_335, %icmp_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln785_78"/></StgValue>
</operation>

<operation id="2458" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1752  %xor_ln785_94 = xor i1 %tmp_334, true

]]></Node>
<StgValue><ssdm name="xor_ln785_94"/></StgValue>
</operation>

<operation id="2459" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1753  %and_ln785_63 = and i1 %or_ln785_78, %xor_ln785_94

]]></Node>
<StgValue><ssdm name="and_ln785_63"/></StgValue>
</operation>

<operation id="2460" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1754  %xor_ln786_63 = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="xor_ln786_63"/></StgValue>
</operation>

<operation id="2461" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1755  %icmp_ln786_47 = icmp ne i5 %p_Result_98_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_47"/></StgValue>
</operation>

<operation id="2462" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1756  %or_ln786_47 = or i1 %icmp_ln786_47, %xor_ln786_63

]]></Node>
<StgValue><ssdm name="or_ln786_47"/></StgValue>
</operation>

<operation id="2463" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1757  %and_ln786_79 = and i1 %or_ln786_47, %tmp_334

]]></Node>
<StgValue><ssdm name="and_ln786_79"/></StgValue>
</operation>

<operation id="2464" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1758  %or_ln340_141 = or i1 %and_ln786_79, %and_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_141"/></StgValue>
</operation>

<operation id="2465" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1759  %xor_ln340_62 = xor i1 %and_ln786_79, true

]]></Node>
<StgValue><ssdm name="xor_ln340_62"/></StgValue>
</operation>

<operation id="2466" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1760  %or_ln340_142 = or i1 %and_ln785_63, %xor_ln340_62

]]></Node>
<StgValue><ssdm name="or_ln340_142"/></StgValue>
</operation>

<operation id="2467" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1761  %select_ln340_78 = select i1 %or_ln340_141, i16 32767, i16 %shl_ln731_31

]]></Node>
<StgValue><ssdm name="select_ln340_78"/></StgValue>
</operation>

<operation id="2468" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1762  %select_ln388_63 = select i1 %and_ln786_79, i16 -32768, i16 %shl_ln731_31

]]></Node>
<StgValue><ssdm name="select_ln388_63"/></StgValue>
</operation>

<operation id="2469" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1763  %select_ln340_190 = select i1 %or_ln340_142, i16 %select_ln340_78, i16 %select_ln388_63

]]></Node>
<StgValue><ssdm name="select_ln340_190"/></StgValue>
</operation>

<operation id="2470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1764  %sext_ln1192_15 = sext i16 %select_ln340_189 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="2471" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1765  %add_ln1192_31 = add i17 128, %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="2472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1766  %shl_ln1118_29 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_31, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_29"/></StgValue>
</operation>

<operation id="2473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1767  %shl_ln1118_30 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_31, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_30"/></StgValue>
</operation>

<operation id="2474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1768  %sext_ln1118_47 = sext i27 %shl_ln1118_30 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="2475" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1769  %sub_ln1118_15 = sub i29 %shl_ln1118_29, %sext_ln1118_47

]]></Node>
<StgValue><ssdm name="sub_ln1118_15"/></StgValue>
</operation>

<operation id="2476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1770  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_15, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1771  %trunc_ln708_30 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_15, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_30"/></StgValue>
</operation>

<operation id="2478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1773  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_15, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1779  %tmp_47 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_15, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2480" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1836  %select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_49, i1 %icmp_ln768_32

]]></Node>
<StgValue><ssdm name="select_ln777_32"/></StgValue>
</operation>

<operation id="2481" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1842  %xor_ln785_96 = xor i1 %select_ln777_32, true

]]></Node>
<StgValue><ssdm name="xor_ln785_96"/></StgValue>
</operation>

<operation id="2482" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1843  %or_ln785_80 = or i1 %tmp_347, %xor_ln785_96

]]></Node>
<StgValue><ssdm name="or_ln785_80"/></StgValue>
</operation>

<operation id="2483" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1845  %and_ln785_16 = and i1 %or_ln785_80, %xor_ln785_97

]]></Node>
<StgValue><ssdm name="and_ln785_16"/></StgValue>
</operation>

<operation id="2484" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1850  %or_ln340_145 = or i1 %and_ln786_81, %and_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_145"/></StgValue>
</operation>

<operation id="2485" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1851  %or_ln340_256 = or i1 %and_ln786_16, %xor_ln785_97

]]></Node>
<StgValue><ssdm name="or_ln340_256"/></StgValue>
</operation>

<operation id="2486" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1852  %or_ln340_146 = or i1 %or_ln340_256, %and_ln781_16

]]></Node>
<StgValue><ssdm name="or_ln340_146"/></StgValue>
</operation>

<operation id="2487" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1853  %select_ln340_80 = select i1 %or_ln340_145, i16 32767, i16 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln340_80"/></StgValue>
</operation>

<operation id="2488" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1854  %select_ln388_64 = select i1 %and_ln786_81, i16 -32768, i16 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln388_64"/></StgValue>
</operation>

<operation id="2489" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1855  %select_ln340_193 = select i1 %or_ln340_146, i16 %select_ln340_80, i16 %select_ln388_64

]]></Node>
<StgValue><ssdm name="select_ln340_193"/></StgValue>
</operation>

<operation id="2490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1856  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_193, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1857  %shl_ln731_33 = shl i16 %select_ln340_193, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_33"/></StgValue>
</operation>

<operation id="2492" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1858  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_193, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1859  %p_Result_98_15 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_193, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_15"/></StgValue>
</operation>

<operation id="2494" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1860  %icmp_ln785_48 = icmp ne i5 %p_Result_98_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_48"/></StgValue>
</operation>

<operation id="2495" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1861  %or_ln785_81 = or i1 %tmp_350, %icmp_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln785_81"/></StgValue>
</operation>

<operation id="2496" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1862  %xor_ln785_98 = xor i1 %tmp_349, true

]]></Node>
<StgValue><ssdm name="xor_ln785_98"/></StgValue>
</operation>

<operation id="2497" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1863  %and_ln785_65 = and i1 %or_ln785_81, %xor_ln785_98

]]></Node>
<StgValue><ssdm name="and_ln785_65"/></StgValue>
</operation>

<operation id="2498" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1864  %xor_ln786_65 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="xor_ln786_65"/></StgValue>
</operation>

<operation id="2499" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1865  %icmp_ln786_48 = icmp ne i5 %p_Result_98_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_48"/></StgValue>
</operation>

<operation id="2500" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1866  %or_ln786_48 = or i1 %icmp_ln786_48, %xor_ln786_65

]]></Node>
<StgValue><ssdm name="or_ln786_48"/></StgValue>
</operation>

<operation id="2501" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1867  %and_ln786_82 = and i1 %or_ln786_48, %tmp_349

]]></Node>
<StgValue><ssdm name="and_ln786_82"/></StgValue>
</operation>

<operation id="2502" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1868  %or_ln340_148 = or i1 %and_ln786_82, %and_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_148"/></StgValue>
</operation>

<operation id="2503" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1869  %xor_ln340_64 = xor i1 %and_ln786_82, true

]]></Node>
<StgValue><ssdm name="xor_ln340_64"/></StgValue>
</operation>

<operation id="2504" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1870  %or_ln340_149 = or i1 %and_ln785_65, %xor_ln340_64

]]></Node>
<StgValue><ssdm name="or_ln340_149"/></StgValue>
</operation>

<operation id="2505" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1871  %select_ln340_81 = select i1 %or_ln340_148, i16 32767, i16 %shl_ln731_33

]]></Node>
<StgValue><ssdm name="select_ln340_81"/></StgValue>
</operation>

<operation id="2506" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1872  %select_ln388_65 = select i1 %and_ln786_82, i16 -32768, i16 %shl_ln731_33

]]></Node>
<StgValue><ssdm name="select_ln388_65"/></StgValue>
</operation>

<operation id="2507" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1873  %select_ln340_194 = select i1 %or_ln340_149, i16 %select_ln340_81, i16 %select_ln388_65

]]></Node>
<StgValue><ssdm name="select_ln340_194"/></StgValue>
</operation>

<operation id="2508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1874  %sext_ln1192_16 = sext i16 %select_ln340_193 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="2509" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1875  %add_ln1192_33 = add i17 128, %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="2510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1876  %shl_ln1118_31 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_33, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_31"/></StgValue>
</operation>

<operation id="2511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1877  %shl_ln1118_32 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_33, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_32"/></StgValue>
</operation>

<operation id="2512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1878  %sext_ln1118_48 = sext i27 %shl_ln1118_32 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="2513" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1879  %sub_ln1118_16 = sub i29 %shl_ln1118_31, %sext_ln1118_48

]]></Node>
<StgValue><ssdm name="sub_ln1118_16"/></StgValue>
</operation>

<operation id="2514" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1880  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_16, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="2515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1881  %trunc_ln708_32 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_16, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_32"/></StgValue>
</operation>

<operation id="2516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1883  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_16, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1889  %tmp_50 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_16, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="2518" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1946  %select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_52, i1 %icmp_ln768_34

]]></Node>
<StgValue><ssdm name="select_ln777_34"/></StgValue>
</operation>

<operation id="2519" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1952  %xor_ln785_100 = xor i1 %select_ln777_34, true

]]></Node>
<StgValue><ssdm name="xor_ln785_100"/></StgValue>
</operation>

<operation id="2520" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1953  %or_ln785_83 = or i1 %tmp_362, %xor_ln785_100

]]></Node>
<StgValue><ssdm name="or_ln785_83"/></StgValue>
</operation>

<operation id="2521" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1955  %and_ln785_17 = and i1 %or_ln785_83, %xor_ln785_101

]]></Node>
<StgValue><ssdm name="and_ln785_17"/></StgValue>
</operation>

<operation id="2522" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1960  %or_ln340_152 = or i1 %and_ln786_84, %and_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_152"/></StgValue>
</operation>

<operation id="2523" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1961  %or_ln340_258 = or i1 %and_ln786_17, %xor_ln785_101

]]></Node>
<StgValue><ssdm name="or_ln340_258"/></StgValue>
</operation>

<operation id="2524" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1962  %or_ln340_153 = or i1 %or_ln340_258, %and_ln781_17

]]></Node>
<StgValue><ssdm name="or_ln340_153"/></StgValue>
</operation>

<operation id="2525" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1963  %select_ln340_83 = select i1 %or_ln340_152, i16 32767, i16 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln340_83"/></StgValue>
</operation>

<operation id="2526" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1964  %select_ln388_66 = select i1 %and_ln786_84, i16 -32768, i16 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln388_66"/></StgValue>
</operation>

<operation id="2527" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1965  %select_ln340_197 = select i1 %or_ln340_153, i16 %select_ln340_83, i16 %select_ln388_66

]]></Node>
<StgValue><ssdm name="select_ln340_197"/></StgValue>
</operation>

<operation id="2528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1966  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_197, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:1967  %shl_ln731_35 = shl i16 %select_ln340_197, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_35"/></StgValue>
</operation>

<operation id="2530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:1968  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_197, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1969  %p_Result_98_16 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_197, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_16"/></StgValue>
</operation>

<operation id="2532" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1970  %icmp_ln785_49 = icmp ne i5 %p_Result_98_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_49"/></StgValue>
</operation>

<operation id="2533" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1971  %or_ln785_84 = or i1 %tmp_365, %icmp_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln785_84"/></StgValue>
</operation>

<operation id="2534" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1972  %xor_ln785_102 = xor i1 %tmp_364, true

]]></Node>
<StgValue><ssdm name="xor_ln785_102"/></StgValue>
</operation>

<operation id="2535" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1973  %and_ln785_67 = and i1 %or_ln785_84, %xor_ln785_102

]]></Node>
<StgValue><ssdm name="and_ln785_67"/></StgValue>
</operation>

<operation id="2536" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1974  %xor_ln786_67 = xor i1 %tmp_365, true

]]></Node>
<StgValue><ssdm name="xor_ln786_67"/></StgValue>
</operation>

<operation id="2537" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:1975  %icmp_ln786_49 = icmp ne i5 %p_Result_98_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_49"/></StgValue>
</operation>

<operation id="2538" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1976  %or_ln786_49 = or i1 %icmp_ln786_49, %xor_ln786_67

]]></Node>
<StgValue><ssdm name="or_ln786_49"/></StgValue>
</operation>

<operation id="2539" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1977  %and_ln786_85 = and i1 %or_ln786_49, %tmp_364

]]></Node>
<StgValue><ssdm name="and_ln786_85"/></StgValue>
</operation>

<operation id="2540" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1978  %or_ln340_155 = or i1 %and_ln786_85, %and_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_155"/></StgValue>
</operation>

<operation id="2541" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1979  %xor_ln340_66 = xor i1 %and_ln786_85, true

]]></Node>
<StgValue><ssdm name="xor_ln340_66"/></StgValue>
</operation>

<operation id="2542" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1980  %or_ln340_156 = or i1 %and_ln785_67, %xor_ln340_66

]]></Node>
<StgValue><ssdm name="or_ln340_156"/></StgValue>
</operation>

<operation id="2543" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1981  %select_ln340_84 = select i1 %or_ln340_155, i16 32767, i16 %shl_ln731_35

]]></Node>
<StgValue><ssdm name="select_ln340_84"/></StgValue>
</operation>

<operation id="2544" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1982  %select_ln388_67 = select i1 %and_ln786_85, i16 -32768, i16 %shl_ln731_35

]]></Node>
<StgValue><ssdm name="select_ln388_67"/></StgValue>
</operation>

<operation id="2545" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:1983  %select_ln340_198 = select i1 %or_ln340_156, i16 %select_ln340_84, i16 %select_ln388_67

]]></Node>
<StgValue><ssdm name="select_ln340_198"/></StgValue>
</operation>

<operation id="2546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:1984  %sext_ln1192_17 = sext i16 %select_ln340_197 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="2547" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:1985  %add_ln1192_35 = add i17 128, %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="2548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:1986  %shl_ln1118_33 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_35, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_33"/></StgValue>
</operation>

<operation id="2549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:1987  %shl_ln1118_34 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_35, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_34"/></StgValue>
</operation>

<operation id="2550" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:1988  %sext_ln1118_49 = sext i27 %shl_ln1118_34 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="2551" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:1989  %sub_ln1118_17 = sub i29 %shl_ln1118_33, %sext_ln1118_49

]]></Node>
<StgValue><ssdm name="sub_ln1118_17"/></StgValue>
</operation>

<operation id="2552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1990  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_17, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1991  %trunc_ln708_34 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_17, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_34"/></StgValue>
</operation>

<operation id="2554" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1993  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_17, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:1999  %tmp_53 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_17, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2556" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2056  %select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_55, i1 %icmp_ln768_36

]]></Node>
<StgValue><ssdm name="select_ln777_36"/></StgValue>
</operation>

<operation id="2557" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2062  %xor_ln785_104 = xor i1 %select_ln777_36, true

]]></Node>
<StgValue><ssdm name="xor_ln785_104"/></StgValue>
</operation>

<operation id="2558" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2063  %or_ln785_86 = or i1 %tmp_377, %xor_ln785_104

]]></Node>
<StgValue><ssdm name="or_ln785_86"/></StgValue>
</operation>

<operation id="2559" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2065  %and_ln785_18 = and i1 %or_ln785_86, %xor_ln785_105

]]></Node>
<StgValue><ssdm name="and_ln785_18"/></StgValue>
</operation>

<operation id="2560" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2070  %or_ln340_159 = or i1 %and_ln786_87, %and_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_159"/></StgValue>
</operation>

<operation id="2561" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2071  %or_ln340_260 = or i1 %and_ln786_18, %xor_ln785_105

]]></Node>
<StgValue><ssdm name="or_ln340_260"/></StgValue>
</operation>

<operation id="2562" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2072  %or_ln340_160 = or i1 %or_ln340_260, %and_ln781_18

]]></Node>
<StgValue><ssdm name="or_ln340_160"/></StgValue>
</operation>

<operation id="2563" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2073  %select_ln340_86 = select i1 %or_ln340_159, i16 32767, i16 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln340_86"/></StgValue>
</operation>

<operation id="2564" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2074  %select_ln388_68 = select i1 %and_ln786_87, i16 -32768, i16 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln388_68"/></StgValue>
</operation>

<operation id="2565" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2075  %select_ln340_201 = select i1 %or_ln340_160, i16 %select_ln340_86, i16 %select_ln388_68

]]></Node>
<StgValue><ssdm name="select_ln340_201"/></StgValue>
</operation>

<operation id="2566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2076  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_201, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2077  %shl_ln731_37 = shl i16 %select_ln340_201, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_37"/></StgValue>
</operation>

<operation id="2568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2078  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_201, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2079  %p_Result_98_17 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_201, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_17"/></StgValue>
</operation>

<operation id="2570" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2080  %icmp_ln785_50 = icmp ne i5 %p_Result_98_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_50"/></StgValue>
</operation>

<operation id="2571" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2081  %or_ln785_87 = or i1 %tmp_380, %icmp_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln785_87"/></StgValue>
</operation>

<operation id="2572" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2082  %xor_ln785_106 = xor i1 %tmp_379, true

]]></Node>
<StgValue><ssdm name="xor_ln785_106"/></StgValue>
</operation>

<operation id="2573" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2083  %and_ln785_69 = and i1 %or_ln785_87, %xor_ln785_106

]]></Node>
<StgValue><ssdm name="and_ln785_69"/></StgValue>
</operation>

<operation id="2574" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2084  %xor_ln786_69 = xor i1 %tmp_380, true

]]></Node>
<StgValue><ssdm name="xor_ln786_69"/></StgValue>
</operation>

<operation id="2575" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2085  %icmp_ln786_50 = icmp ne i5 %p_Result_98_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_50"/></StgValue>
</operation>

<operation id="2576" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2086  %or_ln786_50 = or i1 %icmp_ln786_50, %xor_ln786_69

]]></Node>
<StgValue><ssdm name="or_ln786_50"/></StgValue>
</operation>

<operation id="2577" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2087  %and_ln786_88 = and i1 %or_ln786_50, %tmp_379

]]></Node>
<StgValue><ssdm name="and_ln786_88"/></StgValue>
</operation>

<operation id="2578" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2088  %or_ln340_162 = or i1 %and_ln786_88, %and_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_162"/></StgValue>
</operation>

<operation id="2579" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2089  %xor_ln340_68 = xor i1 %and_ln786_88, true

]]></Node>
<StgValue><ssdm name="xor_ln340_68"/></StgValue>
</operation>

<operation id="2580" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2090  %or_ln340_163 = or i1 %and_ln785_69, %xor_ln340_68

]]></Node>
<StgValue><ssdm name="or_ln340_163"/></StgValue>
</operation>

<operation id="2581" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2091  %select_ln340_87 = select i1 %or_ln340_162, i16 32767, i16 %shl_ln731_37

]]></Node>
<StgValue><ssdm name="select_ln340_87"/></StgValue>
</operation>

<operation id="2582" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2092  %select_ln388_69 = select i1 %and_ln786_88, i16 -32768, i16 %shl_ln731_37

]]></Node>
<StgValue><ssdm name="select_ln388_69"/></StgValue>
</operation>

<operation id="2583" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2093  %select_ln340_202 = select i1 %or_ln340_163, i16 %select_ln340_87, i16 %select_ln388_69

]]></Node>
<StgValue><ssdm name="select_ln340_202"/></StgValue>
</operation>

<operation id="2584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2094  %sext_ln1192_18 = sext i16 %select_ln340_201 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="2585" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2095  %add_ln1192_37 = add i17 128, %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="2586" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2096  %shl_ln1118_35 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_37, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_35"/></StgValue>
</operation>

<operation id="2587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2097  %shl_ln1118_36 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_37, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_36"/></StgValue>
</operation>

<operation id="2588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2098  %sext_ln1118_50 = sext i27 %shl_ln1118_36 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="2589" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2099  %sub_ln1118_18 = sub i29 %shl_ln1118_35, %sext_ln1118_50

]]></Node>
<StgValue><ssdm name="sub_ln1118_18"/></StgValue>
</operation>

<operation id="2590" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2100  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_18, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2101  %trunc_ln708_36 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_18, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_36"/></StgValue>
</operation>

<operation id="2592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2103  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_18, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2109  %tmp_56 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_18, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2594" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2166  %select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_58, i1 %icmp_ln768_38

]]></Node>
<StgValue><ssdm name="select_ln777_38"/></StgValue>
</operation>

<operation id="2595" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2172  %xor_ln785_108 = xor i1 %select_ln777_38, true

]]></Node>
<StgValue><ssdm name="xor_ln785_108"/></StgValue>
</operation>

<operation id="2596" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2173  %or_ln785_89 = or i1 %tmp_392, %xor_ln785_108

]]></Node>
<StgValue><ssdm name="or_ln785_89"/></StgValue>
</operation>

<operation id="2597" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2175  %and_ln785_19 = and i1 %or_ln785_89, %xor_ln785_109

]]></Node>
<StgValue><ssdm name="and_ln785_19"/></StgValue>
</operation>

<operation id="2598" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2180  %or_ln340_166 = or i1 %and_ln786_90, %and_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_166"/></StgValue>
</operation>

<operation id="2599" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2181  %or_ln340_262 = or i1 %and_ln786_19, %xor_ln785_109

]]></Node>
<StgValue><ssdm name="or_ln340_262"/></StgValue>
</operation>

<operation id="2600" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2182  %or_ln340_167 = or i1 %or_ln340_262, %and_ln781_19

]]></Node>
<StgValue><ssdm name="or_ln340_167"/></StgValue>
</operation>

<operation id="2601" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2183  %select_ln340_89 = select i1 %or_ln340_166, i16 32767, i16 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln340_89"/></StgValue>
</operation>

<operation id="2602" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2184  %select_ln388_70 = select i1 %and_ln786_90, i16 -32768, i16 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln388_70"/></StgValue>
</operation>

<operation id="2603" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2185  %select_ln340_205 = select i1 %or_ln340_167, i16 %select_ln340_89, i16 %select_ln388_70

]]></Node>
<StgValue><ssdm name="select_ln340_205"/></StgValue>
</operation>

<operation id="2604" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2186  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_205, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="2605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2187  %shl_ln731_39 = shl i16 %select_ln340_205, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_39"/></StgValue>
</operation>

<operation id="2606" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2188  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_205, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="2607" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2189  %p_Result_98_18 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_205, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_18"/></StgValue>
</operation>

<operation id="2608" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2190  %icmp_ln785_51 = icmp ne i5 %p_Result_98_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_51"/></StgValue>
</operation>

<operation id="2609" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2191  %or_ln785_90 = or i1 %tmp_395, %icmp_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln785_90"/></StgValue>
</operation>

<operation id="2610" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2192  %xor_ln785_110 = xor i1 %tmp_394, true

]]></Node>
<StgValue><ssdm name="xor_ln785_110"/></StgValue>
</operation>

<operation id="2611" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2193  %and_ln785_71 = and i1 %or_ln785_90, %xor_ln785_110

]]></Node>
<StgValue><ssdm name="and_ln785_71"/></StgValue>
</operation>

<operation id="2612" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2194  %xor_ln786_71 = xor i1 %tmp_395, true

]]></Node>
<StgValue><ssdm name="xor_ln786_71"/></StgValue>
</operation>

<operation id="2613" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2195  %icmp_ln786_51 = icmp ne i5 %p_Result_98_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_51"/></StgValue>
</operation>

<operation id="2614" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2196  %or_ln786_51 = or i1 %icmp_ln786_51, %xor_ln786_71

]]></Node>
<StgValue><ssdm name="or_ln786_51"/></StgValue>
</operation>

<operation id="2615" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2197  %and_ln786_91 = and i1 %or_ln786_51, %tmp_394

]]></Node>
<StgValue><ssdm name="and_ln786_91"/></StgValue>
</operation>

<operation id="2616" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2198  %or_ln340_169 = or i1 %and_ln786_91, %and_ln785_71

]]></Node>
<StgValue><ssdm name="or_ln340_169"/></StgValue>
</operation>

<operation id="2617" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2199  %xor_ln340_70 = xor i1 %and_ln786_91, true

]]></Node>
<StgValue><ssdm name="xor_ln340_70"/></StgValue>
</operation>

<operation id="2618" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2200  %or_ln340_170 = or i1 %and_ln785_71, %xor_ln340_70

]]></Node>
<StgValue><ssdm name="or_ln340_170"/></StgValue>
</operation>

<operation id="2619" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2201  %select_ln340_90 = select i1 %or_ln340_169, i16 32767, i16 %shl_ln731_39

]]></Node>
<StgValue><ssdm name="select_ln340_90"/></StgValue>
</operation>

<operation id="2620" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2202  %select_ln388_71 = select i1 %and_ln786_91, i16 -32768, i16 %shl_ln731_39

]]></Node>
<StgValue><ssdm name="select_ln388_71"/></StgValue>
</operation>

<operation id="2621" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2203  %select_ln340_206 = select i1 %or_ln340_170, i16 %select_ln340_90, i16 %select_ln388_71

]]></Node>
<StgValue><ssdm name="select_ln340_206"/></StgValue>
</operation>

<operation id="2622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2204  %sext_ln1192_19 = sext i16 %select_ln340_205 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="2623" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2205  %add_ln1192_39 = add i17 128, %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="2624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2206  %shl_ln1118_37 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_39, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_37"/></StgValue>
</operation>

<operation id="2625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2207  %shl_ln1118_38 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_39, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_38"/></StgValue>
</operation>

<operation id="2626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2208  %sext_ln1118_51 = sext i27 %shl_ln1118_38 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="2627" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2209  %sub_ln1118_19 = sub i29 %shl_ln1118_37, %sext_ln1118_51

]]></Node>
<StgValue><ssdm name="sub_ln1118_19"/></StgValue>
</operation>

<operation id="2628" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2210  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="2629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2211  %trunc_ln708_38 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_19, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_38"/></StgValue>
</operation>

<operation id="2630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2213  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_19, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2219  %tmp_59 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_19, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2632" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2276  %select_ln777_40 = select i1 %and_ln416_40, i1 %icmp_ln879_61, i1 %icmp_ln768_40

]]></Node>
<StgValue><ssdm name="select_ln777_40"/></StgValue>
</operation>

<operation id="2633" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2282  %xor_ln785_112 = xor i1 %select_ln777_40, true

]]></Node>
<StgValue><ssdm name="xor_ln785_112"/></StgValue>
</operation>

<operation id="2634" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2283  %or_ln785_92 = or i1 %tmp_407, %xor_ln785_112

]]></Node>
<StgValue><ssdm name="or_ln785_92"/></StgValue>
</operation>

<operation id="2635" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2285  %and_ln785_20 = and i1 %or_ln785_92, %xor_ln785_113

]]></Node>
<StgValue><ssdm name="and_ln785_20"/></StgValue>
</operation>

<operation id="2636" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2290  %or_ln340_173 = or i1 %and_ln786_93, %and_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln340_173"/></StgValue>
</operation>

<operation id="2637" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2291  %or_ln340_264 = or i1 %and_ln786_20, %xor_ln785_113

]]></Node>
<StgValue><ssdm name="or_ln340_264"/></StgValue>
</operation>

<operation id="2638" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2292  %or_ln340_174 = or i1 %or_ln340_264, %and_ln781_20

]]></Node>
<StgValue><ssdm name="or_ln340_174"/></StgValue>
</operation>

<operation id="2639" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2293  %select_ln340_92 = select i1 %or_ln340_173, i16 32767, i16 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln340_92"/></StgValue>
</operation>

<operation id="2640" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2294  %select_ln388_72 = select i1 %and_ln786_93, i16 -32768, i16 %add_ln415_40

]]></Node>
<StgValue><ssdm name="select_ln388_72"/></StgValue>
</operation>

<operation id="2641" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2295  %select_ln340_209 = select i1 %or_ln340_174, i16 %select_ln340_92, i16 %select_ln388_72

]]></Node>
<StgValue><ssdm name="select_ln340_209"/></StgValue>
</operation>

<operation id="2642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2296  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_209, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="2643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2297  %shl_ln731_41 = shl i16 %select_ln340_209, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_41"/></StgValue>
</operation>

<operation id="2644" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2298  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_209, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="2645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2299  %p_Result_98_19 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_209, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_19"/></StgValue>
</operation>

<operation id="2646" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2300  %icmp_ln785_52 = icmp ne i5 %p_Result_98_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_52"/></StgValue>
</operation>

<operation id="2647" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2301  %or_ln785_93 = or i1 %tmp_410, %icmp_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_93"/></StgValue>
</operation>

<operation id="2648" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2302  %xor_ln785_114 = xor i1 %tmp_409, true

]]></Node>
<StgValue><ssdm name="xor_ln785_114"/></StgValue>
</operation>

<operation id="2649" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2303  %and_ln785_73 = and i1 %or_ln785_93, %xor_ln785_114

]]></Node>
<StgValue><ssdm name="and_ln785_73"/></StgValue>
</operation>

<operation id="2650" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2304  %xor_ln786_73 = xor i1 %tmp_410, true

]]></Node>
<StgValue><ssdm name="xor_ln786_73"/></StgValue>
</operation>

<operation id="2651" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2305  %icmp_ln786_52 = icmp ne i5 %p_Result_98_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_52"/></StgValue>
</operation>

<operation id="2652" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2306  %or_ln786_52 = or i1 %icmp_ln786_52, %xor_ln786_73

]]></Node>
<StgValue><ssdm name="or_ln786_52"/></StgValue>
</operation>

<operation id="2653" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2307  %and_ln786_94 = and i1 %or_ln786_52, %tmp_409

]]></Node>
<StgValue><ssdm name="and_ln786_94"/></StgValue>
</operation>

<operation id="2654" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2308  %or_ln340_176 = or i1 %and_ln786_94, %and_ln785_73

]]></Node>
<StgValue><ssdm name="or_ln340_176"/></StgValue>
</operation>

<operation id="2655" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2309  %xor_ln340_72 = xor i1 %and_ln786_94, true

]]></Node>
<StgValue><ssdm name="xor_ln340_72"/></StgValue>
</operation>

<operation id="2656" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2310  %or_ln340_177 = or i1 %and_ln785_73, %xor_ln340_72

]]></Node>
<StgValue><ssdm name="or_ln340_177"/></StgValue>
</operation>

<operation id="2657" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2311  %select_ln340_93 = select i1 %or_ln340_176, i16 32767, i16 %shl_ln731_41

]]></Node>
<StgValue><ssdm name="select_ln340_93"/></StgValue>
</operation>

<operation id="2658" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2312  %select_ln388_73 = select i1 %and_ln786_94, i16 -32768, i16 %shl_ln731_41

]]></Node>
<StgValue><ssdm name="select_ln388_73"/></StgValue>
</operation>

<operation id="2659" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2313  %select_ln340_210 = select i1 %or_ln340_177, i16 %select_ln340_93, i16 %select_ln388_73

]]></Node>
<StgValue><ssdm name="select_ln340_210"/></StgValue>
</operation>

<operation id="2660" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2314  %sext_ln1192_20 = sext i16 %select_ln340_209 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="2661" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2315  %add_ln1192_41 = add i17 128, %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="2662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2316  %shl_ln1118_39 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_41, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_39"/></StgValue>
</operation>

<operation id="2663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2317  %shl_ln1118_40 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_41, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_40"/></StgValue>
</operation>

<operation id="2664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2318  %sext_ln1118_52 = sext i27 %shl_ln1118_40 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="2665" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2319  %sub_ln1118_20 = sub i29 %shl_ln1118_39, %sext_ln1118_52

]]></Node>
<StgValue><ssdm name="sub_ln1118_20"/></StgValue>
</operation>

<operation id="2666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2320  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2321  %trunc_ln708_40 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_20, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="2668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2323  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_20, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2669" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2329  %tmp_62 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_20, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2670" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2386  %select_ln777_42 = select i1 %and_ln416_42, i1 %icmp_ln879_64, i1 %icmp_ln768_42

]]></Node>
<StgValue><ssdm name="select_ln777_42"/></StgValue>
</operation>

<operation id="2671" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2392  %xor_ln785_116 = xor i1 %select_ln777_42, true

]]></Node>
<StgValue><ssdm name="xor_ln785_116"/></StgValue>
</operation>

<operation id="2672" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2393  %or_ln785_95 = or i1 %tmp_422, %xor_ln785_116

]]></Node>
<StgValue><ssdm name="or_ln785_95"/></StgValue>
</operation>

<operation id="2673" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2395  %and_ln785_21 = and i1 %or_ln785_95, %xor_ln785_117

]]></Node>
<StgValue><ssdm name="and_ln785_21"/></StgValue>
</operation>

<operation id="2674" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2400  %or_ln340_180 = or i1 %and_ln786_96, %and_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_180"/></StgValue>
</operation>

<operation id="2675" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2401  %or_ln340_266 = or i1 %and_ln786_21, %xor_ln785_117

]]></Node>
<StgValue><ssdm name="or_ln340_266"/></StgValue>
</operation>

<operation id="2676" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2402  %or_ln340_181 = or i1 %or_ln340_266, %and_ln781_21

]]></Node>
<StgValue><ssdm name="or_ln340_181"/></StgValue>
</operation>

<operation id="2677" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2403  %select_ln340_95 = select i1 %or_ln340_180, i16 32767, i16 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln340_95"/></StgValue>
</operation>

<operation id="2678" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2404  %select_ln388_74 = select i1 %and_ln786_96, i16 -32768, i16 %add_ln415_42

]]></Node>
<StgValue><ssdm name="select_ln388_74"/></StgValue>
</operation>

<operation id="2679" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2405  %select_ln340_213 = select i1 %or_ln340_181, i16 %select_ln340_95, i16 %select_ln388_74

]]></Node>
<StgValue><ssdm name="select_ln340_213"/></StgValue>
</operation>

<operation id="2680" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2406  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_213, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2681" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2407  %shl_ln731_43 = shl i16 %select_ln340_213, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_43"/></StgValue>
</operation>

<operation id="2682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2408  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_213, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2409  %p_Result_98_20 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_213, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_20"/></StgValue>
</operation>

<operation id="2684" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2410  %icmp_ln785_53 = icmp ne i5 %p_Result_98_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_53"/></StgValue>
</operation>

<operation id="2685" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2411  %or_ln785_96 = or i1 %tmp_425, %icmp_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln785_96"/></StgValue>
</operation>

<operation id="2686" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2412  %xor_ln785_118 = xor i1 %tmp_424, true

]]></Node>
<StgValue><ssdm name="xor_ln785_118"/></StgValue>
</operation>

<operation id="2687" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2413  %and_ln785_75 = and i1 %or_ln785_96, %xor_ln785_118

]]></Node>
<StgValue><ssdm name="and_ln785_75"/></StgValue>
</operation>

<operation id="2688" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2414  %xor_ln786_75 = xor i1 %tmp_425, true

]]></Node>
<StgValue><ssdm name="xor_ln786_75"/></StgValue>
</operation>

<operation id="2689" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2415  %icmp_ln786_53 = icmp ne i5 %p_Result_98_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_53"/></StgValue>
</operation>

<operation id="2690" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2416  %or_ln786_53 = or i1 %icmp_ln786_53, %xor_ln786_75

]]></Node>
<StgValue><ssdm name="or_ln786_53"/></StgValue>
</operation>

<operation id="2691" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2417  %and_ln786_97 = and i1 %or_ln786_53, %tmp_424

]]></Node>
<StgValue><ssdm name="and_ln786_97"/></StgValue>
</operation>

<operation id="2692" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2418  %or_ln340_183 = or i1 %and_ln786_97, %and_ln785_75

]]></Node>
<StgValue><ssdm name="or_ln340_183"/></StgValue>
</operation>

<operation id="2693" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2419  %xor_ln340_74 = xor i1 %and_ln786_97, true

]]></Node>
<StgValue><ssdm name="xor_ln340_74"/></StgValue>
</operation>

<operation id="2694" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2420  %or_ln340_184 = or i1 %and_ln785_75, %xor_ln340_74

]]></Node>
<StgValue><ssdm name="or_ln340_184"/></StgValue>
</operation>

<operation id="2695" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2421  %select_ln340_96 = select i1 %or_ln340_183, i16 32767, i16 %shl_ln731_43

]]></Node>
<StgValue><ssdm name="select_ln340_96"/></StgValue>
</operation>

<operation id="2696" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2422  %select_ln388_75 = select i1 %and_ln786_97, i16 -32768, i16 %shl_ln731_43

]]></Node>
<StgValue><ssdm name="select_ln388_75"/></StgValue>
</operation>

<operation id="2697" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2423  %select_ln340_214 = select i1 %or_ln340_184, i16 %select_ln340_96, i16 %select_ln388_75

]]></Node>
<StgValue><ssdm name="select_ln340_214"/></StgValue>
</operation>

<operation id="2698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2424  %sext_ln1192_21 = sext i16 %select_ln340_213 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="2699" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2425  %add_ln1192_43 = add i17 128, %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="2700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2426  %shl_ln1118_41 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_43, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_41"/></StgValue>
</operation>

<operation id="2701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2427  %shl_ln1118_42 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_43, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_42"/></StgValue>
</operation>

<operation id="2702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2428  %sext_ln1118_53 = sext i27 %shl_ln1118_42 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="2703" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2429  %sub_ln1118_21 = sub i29 %shl_ln1118_41, %sext_ln1118_53

]]></Node>
<StgValue><ssdm name="sub_ln1118_21"/></StgValue>
</operation>

<operation id="2704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2430  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_21, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2431  %trunc_ln708_42 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_21, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_42"/></StgValue>
</operation>

<operation id="2706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2433  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_21, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2707" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2439  %tmp_65 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_21, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2708" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2496  %select_ln777_44 = select i1 %and_ln416_44, i1 %icmp_ln879_67, i1 %icmp_ln768_44

]]></Node>
<StgValue><ssdm name="select_ln777_44"/></StgValue>
</operation>

<operation id="2709" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2502  %xor_ln785_120 = xor i1 %select_ln777_44, true

]]></Node>
<StgValue><ssdm name="xor_ln785_120"/></StgValue>
</operation>

<operation id="2710" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2503  %or_ln785_98 = or i1 %tmp_437, %xor_ln785_120

]]></Node>
<StgValue><ssdm name="or_ln785_98"/></StgValue>
</operation>

<operation id="2711" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2505  %and_ln785_22 = and i1 %or_ln785_98, %xor_ln785_121

]]></Node>
<StgValue><ssdm name="and_ln785_22"/></StgValue>
</operation>

<operation id="2712" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2510  %or_ln340_187 = or i1 %and_ln786_99, %and_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln340_187"/></StgValue>
</operation>

<operation id="2713" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2511  %or_ln340_268 = or i1 %and_ln786_22, %xor_ln785_121

]]></Node>
<StgValue><ssdm name="or_ln340_268"/></StgValue>
</operation>

<operation id="2714" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2512  %or_ln340_188 = or i1 %or_ln340_268, %and_ln781_22

]]></Node>
<StgValue><ssdm name="or_ln340_188"/></StgValue>
</operation>

<operation id="2715" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2513  %select_ln340_98 = select i1 %or_ln340_187, i16 32767, i16 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln340_98"/></StgValue>
</operation>

<operation id="2716" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2514  %select_ln388_76 = select i1 %and_ln786_99, i16 -32768, i16 %add_ln415_44

]]></Node>
<StgValue><ssdm name="select_ln388_76"/></StgValue>
</operation>

<operation id="2717" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2515  %select_ln340_217 = select i1 %or_ln340_188, i16 %select_ln340_98, i16 %select_ln388_76

]]></Node>
<StgValue><ssdm name="select_ln340_217"/></StgValue>
</operation>

<operation id="2718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2516  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_217, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2719" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2517  %shl_ln731_45 = shl i16 %select_ln340_217, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_45"/></StgValue>
</operation>

<operation id="2720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2518  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_217, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2519  %p_Result_98_21 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_217, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_21"/></StgValue>
</operation>

<operation id="2722" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2520  %icmp_ln785_54 = icmp ne i5 %p_Result_98_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_54"/></StgValue>
</operation>

<operation id="2723" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2521  %or_ln785_99 = or i1 %tmp_440, %icmp_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln785_99"/></StgValue>
</operation>

<operation id="2724" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2522  %xor_ln785_122 = xor i1 %tmp_439, true

]]></Node>
<StgValue><ssdm name="xor_ln785_122"/></StgValue>
</operation>

<operation id="2725" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2523  %and_ln785_77 = and i1 %or_ln785_99, %xor_ln785_122

]]></Node>
<StgValue><ssdm name="and_ln785_77"/></StgValue>
</operation>

<operation id="2726" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2524  %xor_ln786_77 = xor i1 %tmp_440, true

]]></Node>
<StgValue><ssdm name="xor_ln786_77"/></StgValue>
</operation>

<operation id="2727" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2525  %icmp_ln786_54 = icmp ne i5 %p_Result_98_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_54"/></StgValue>
</operation>

<operation id="2728" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2526  %or_ln786_54 = or i1 %icmp_ln786_54, %xor_ln786_77

]]></Node>
<StgValue><ssdm name="or_ln786_54"/></StgValue>
</operation>

<operation id="2729" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2527  %and_ln786_100 = and i1 %or_ln786_54, %tmp_439

]]></Node>
<StgValue><ssdm name="and_ln786_100"/></StgValue>
</operation>

<operation id="2730" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2528  %or_ln340_190 = or i1 %and_ln786_100, %and_ln785_77

]]></Node>
<StgValue><ssdm name="or_ln340_190"/></StgValue>
</operation>

<operation id="2731" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2529  %xor_ln340_76 = xor i1 %and_ln786_100, true

]]></Node>
<StgValue><ssdm name="xor_ln340_76"/></StgValue>
</operation>

<operation id="2732" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2530  %or_ln340_191 = or i1 %and_ln785_77, %xor_ln340_76

]]></Node>
<StgValue><ssdm name="or_ln340_191"/></StgValue>
</operation>

<operation id="2733" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2531  %select_ln340_99 = select i1 %or_ln340_190, i16 32767, i16 %shl_ln731_45

]]></Node>
<StgValue><ssdm name="select_ln340_99"/></StgValue>
</operation>

<operation id="2734" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2532  %select_ln388_77 = select i1 %and_ln786_100, i16 -32768, i16 %shl_ln731_45

]]></Node>
<StgValue><ssdm name="select_ln388_77"/></StgValue>
</operation>

<operation id="2735" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2533  %select_ln340_218 = select i1 %or_ln340_191, i16 %select_ln340_99, i16 %select_ln388_77

]]></Node>
<StgValue><ssdm name="select_ln340_218"/></StgValue>
</operation>

<operation id="2736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2534  %sext_ln1192_22 = sext i16 %select_ln340_217 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="2737" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2535  %add_ln1192_45 = add i17 128, %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="2738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2536  %shl_ln1118_43 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_45, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_43"/></StgValue>
</operation>

<operation id="2739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2537  %shl_ln1118_44 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_45, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_44"/></StgValue>
</operation>

<operation id="2740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2538  %sext_ln1118_54 = sext i27 %shl_ln1118_44 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="2741" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2539  %sub_ln1118_22 = sub i29 %shl_ln1118_43, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="sub_ln1118_22"/></StgValue>
</operation>

<operation id="2742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2540  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_22, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2541  %trunc_ln708_44 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_22, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="2744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2543  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_22, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2549  %tmp_68 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_22, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2746" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2606  %select_ln777_46 = select i1 %and_ln416_46, i1 %icmp_ln879_70, i1 %icmp_ln768_46

]]></Node>
<StgValue><ssdm name="select_ln777_46"/></StgValue>
</operation>

<operation id="2747" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2612  %xor_ln785_124 = xor i1 %select_ln777_46, true

]]></Node>
<StgValue><ssdm name="xor_ln785_124"/></StgValue>
</operation>

<operation id="2748" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2613  %or_ln785_101 = or i1 %tmp_452, %xor_ln785_124

]]></Node>
<StgValue><ssdm name="or_ln785_101"/></StgValue>
</operation>

<operation id="2749" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2615  %and_ln785_23 = and i1 %or_ln785_101, %xor_ln785_125

]]></Node>
<StgValue><ssdm name="and_ln785_23"/></StgValue>
</operation>

<operation id="2750" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2620  %or_ln340_194 = or i1 %and_ln786_102, %and_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_194"/></StgValue>
</operation>

<operation id="2751" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2621  %or_ln340_270 = or i1 %and_ln786_23, %xor_ln785_125

]]></Node>
<StgValue><ssdm name="or_ln340_270"/></StgValue>
</operation>

<operation id="2752" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2622  %or_ln340_195 = or i1 %or_ln340_270, %and_ln781_23

]]></Node>
<StgValue><ssdm name="or_ln340_195"/></StgValue>
</operation>

<operation id="2753" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2623  %select_ln340_101 = select i1 %or_ln340_194, i16 32767, i16 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln340_101"/></StgValue>
</operation>

<operation id="2754" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2624  %select_ln388_78 = select i1 %and_ln786_102, i16 -32768, i16 %add_ln415_46

]]></Node>
<StgValue><ssdm name="select_ln388_78"/></StgValue>
</operation>

<operation id="2755" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2625  %select_ln340_221 = select i1 %or_ln340_195, i16 %select_ln340_101, i16 %select_ln388_78

]]></Node>
<StgValue><ssdm name="select_ln340_221"/></StgValue>
</operation>

<operation id="2756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2626  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_221, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2627  %shl_ln731_47 = shl i16 %select_ln340_221, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_47"/></StgValue>
</operation>

<operation id="2758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2628  %tmp_455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_221, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2629  %p_Result_98_22 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_221, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_22"/></StgValue>
</operation>

<operation id="2760" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2630  %icmp_ln785_55 = icmp ne i5 %p_Result_98_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_55"/></StgValue>
</operation>

<operation id="2761" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2631  %or_ln785_102 = or i1 %tmp_455, %icmp_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln785_102"/></StgValue>
</operation>

<operation id="2762" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2632  %xor_ln785_126 = xor i1 %tmp_454, true

]]></Node>
<StgValue><ssdm name="xor_ln785_126"/></StgValue>
</operation>

<operation id="2763" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2633  %and_ln785_79 = and i1 %or_ln785_102, %xor_ln785_126

]]></Node>
<StgValue><ssdm name="and_ln785_79"/></StgValue>
</operation>

<operation id="2764" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2634  %xor_ln786_79 = xor i1 %tmp_455, true

]]></Node>
<StgValue><ssdm name="xor_ln786_79"/></StgValue>
</operation>

<operation id="2765" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2635  %icmp_ln786_55 = icmp ne i5 %p_Result_98_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_55"/></StgValue>
</operation>

<operation id="2766" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2636  %or_ln786_55 = or i1 %icmp_ln786_55, %xor_ln786_79

]]></Node>
<StgValue><ssdm name="or_ln786_55"/></StgValue>
</operation>

<operation id="2767" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2637  %and_ln786_103 = and i1 %or_ln786_55, %tmp_454

]]></Node>
<StgValue><ssdm name="and_ln786_103"/></StgValue>
</operation>

<operation id="2768" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2638  %or_ln340_197 = or i1 %and_ln786_103, %and_ln785_79

]]></Node>
<StgValue><ssdm name="or_ln340_197"/></StgValue>
</operation>

<operation id="2769" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2639  %xor_ln340_78 = xor i1 %and_ln786_103, true

]]></Node>
<StgValue><ssdm name="xor_ln340_78"/></StgValue>
</operation>

<operation id="2770" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2640  %or_ln340_198 = or i1 %and_ln785_79, %xor_ln340_78

]]></Node>
<StgValue><ssdm name="or_ln340_198"/></StgValue>
</operation>

<operation id="2771" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2641  %select_ln340_102 = select i1 %or_ln340_197, i16 32767, i16 %shl_ln731_47

]]></Node>
<StgValue><ssdm name="select_ln340_102"/></StgValue>
</operation>

<operation id="2772" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2642  %select_ln388_79 = select i1 %and_ln786_103, i16 -32768, i16 %shl_ln731_47

]]></Node>
<StgValue><ssdm name="select_ln388_79"/></StgValue>
</operation>

<operation id="2773" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2643  %select_ln340_222 = select i1 %or_ln340_198, i16 %select_ln340_102, i16 %select_ln388_79

]]></Node>
<StgValue><ssdm name="select_ln340_222"/></StgValue>
</operation>

<operation id="2774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2644  %sext_ln1192_23 = sext i16 %select_ln340_221 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="2775" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2645  %add_ln1192_47 = add i17 128, %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="2776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2646  %shl_ln1118_45 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_47, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_45"/></StgValue>
</operation>

<operation id="2777" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2647  %shl_ln1118_46 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_47, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_46"/></StgValue>
</operation>

<operation id="2778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2648  %sext_ln1118_55 = sext i27 %shl_ln1118_46 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="2779" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2649  %sub_ln1118_23 = sub i29 %shl_ln1118_45, %sext_ln1118_55

]]></Node>
<StgValue><ssdm name="sub_ln1118_23"/></StgValue>
</operation>

<operation id="2780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2650  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_23, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2651  %trunc_ln708_46 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_23, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="2782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2653  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_23, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2659  %tmp_71 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_23, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2784" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2716  %select_ln777_48 = select i1 %and_ln416_48, i1 %icmp_ln879_73, i1 %icmp_ln768_48

]]></Node>
<StgValue><ssdm name="select_ln777_48"/></StgValue>
</operation>

<operation id="2785" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2722  %xor_ln785_128 = xor i1 %select_ln777_48, true

]]></Node>
<StgValue><ssdm name="xor_ln785_128"/></StgValue>
</operation>

<operation id="2786" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2723  %or_ln785_104 = or i1 %tmp_467, %xor_ln785_128

]]></Node>
<StgValue><ssdm name="or_ln785_104"/></StgValue>
</operation>

<operation id="2787" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2725  %and_ln785_24 = and i1 %or_ln785_104, %xor_ln785_129

]]></Node>
<StgValue><ssdm name="and_ln785_24"/></StgValue>
</operation>

<operation id="2788" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2730  %or_ln340_201 = or i1 %and_ln786_105, %and_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln340_201"/></StgValue>
</operation>

<operation id="2789" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2731  %or_ln340_272 = or i1 %and_ln786_24, %xor_ln785_129

]]></Node>
<StgValue><ssdm name="or_ln340_272"/></StgValue>
</operation>

<operation id="2790" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2732  %or_ln340_202 = or i1 %or_ln340_272, %and_ln781_24

]]></Node>
<StgValue><ssdm name="or_ln340_202"/></StgValue>
</operation>

<operation id="2791" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2733  %select_ln340_104 = select i1 %or_ln340_201, i16 32767, i16 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln340_104"/></StgValue>
</operation>

<operation id="2792" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2734  %select_ln388_80 = select i1 %and_ln786_105, i16 -32768, i16 %add_ln415_48

]]></Node>
<StgValue><ssdm name="select_ln388_80"/></StgValue>
</operation>

<operation id="2793" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2735  %select_ln340_225 = select i1 %or_ln340_202, i16 %select_ln340_104, i16 %select_ln388_80

]]></Node>
<StgValue><ssdm name="select_ln340_225"/></StgValue>
</operation>

<operation id="2794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2736  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_225, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="2795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2737  %shl_ln731_49 = shl i16 %select_ln340_225, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_49"/></StgValue>
</operation>

<operation id="2796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2738  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_225, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="2797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2739  %p_Result_98_23 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_225, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_23"/></StgValue>
</operation>

<operation id="2798" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2740  %icmp_ln785_56 = icmp ne i5 %p_Result_98_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_56"/></StgValue>
</operation>

<operation id="2799" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2741  %or_ln785_105 = or i1 %tmp_470, %icmp_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_105"/></StgValue>
</operation>

<operation id="2800" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2742  %xor_ln785_130 = xor i1 %tmp_469, true

]]></Node>
<StgValue><ssdm name="xor_ln785_130"/></StgValue>
</operation>

<operation id="2801" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2743  %and_ln785_81 = and i1 %or_ln785_105, %xor_ln785_130

]]></Node>
<StgValue><ssdm name="and_ln785_81"/></StgValue>
</operation>

<operation id="2802" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2744  %xor_ln786_81 = xor i1 %tmp_470, true

]]></Node>
<StgValue><ssdm name="xor_ln786_81"/></StgValue>
</operation>

<operation id="2803" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2745  %icmp_ln786_56 = icmp ne i5 %p_Result_98_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_56"/></StgValue>
</operation>

<operation id="2804" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2746  %or_ln786_56 = or i1 %icmp_ln786_56, %xor_ln786_81

]]></Node>
<StgValue><ssdm name="or_ln786_56"/></StgValue>
</operation>

<operation id="2805" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2747  %and_ln786_106 = and i1 %or_ln786_56, %tmp_469

]]></Node>
<StgValue><ssdm name="and_ln786_106"/></StgValue>
</operation>

<operation id="2806" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2748  %or_ln340_204 = or i1 %and_ln786_106, %and_ln785_81

]]></Node>
<StgValue><ssdm name="or_ln340_204"/></StgValue>
</operation>

<operation id="2807" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2749  %xor_ln340_80 = xor i1 %and_ln786_106, true

]]></Node>
<StgValue><ssdm name="xor_ln340_80"/></StgValue>
</operation>

<operation id="2808" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2750  %or_ln340_205 = or i1 %and_ln785_81, %xor_ln340_80

]]></Node>
<StgValue><ssdm name="or_ln340_205"/></StgValue>
</operation>

<operation id="2809" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2751  %select_ln340_105 = select i1 %or_ln340_204, i16 32767, i16 %shl_ln731_49

]]></Node>
<StgValue><ssdm name="select_ln340_105"/></StgValue>
</operation>

<operation id="2810" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2752  %select_ln388_81 = select i1 %and_ln786_106, i16 -32768, i16 %shl_ln731_49

]]></Node>
<StgValue><ssdm name="select_ln388_81"/></StgValue>
</operation>

<operation id="2811" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2753  %select_ln340_226 = select i1 %or_ln340_205, i16 %select_ln340_105, i16 %select_ln388_81

]]></Node>
<StgValue><ssdm name="select_ln340_226"/></StgValue>
</operation>

<operation id="2812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2754  %sext_ln1192_24 = sext i16 %select_ln340_225 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="2813" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2755  %add_ln1192_49 = add i17 128, %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="2814" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2756  %shl_ln1118_47 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_49, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_47"/></StgValue>
</operation>

<operation id="2815" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2757  %shl_ln1118_48 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_49, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_48"/></StgValue>
</operation>

<operation id="2816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2758  %sext_ln1118_56 = sext i27 %shl_ln1118_48 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="2817" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2759  %sub_ln1118_24 = sub i29 %shl_ln1118_47, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="sub_ln1118_24"/></StgValue>
</operation>

<operation id="2818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2760  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_24, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2819" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2761  %trunc_ln708_48 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_24, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="2820" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2763  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_24, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2821" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2769  %tmp_74 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_24, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2822" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2826  %select_ln777_50 = select i1 %and_ln416_50, i1 %icmp_ln879_76, i1 %icmp_ln768_50

]]></Node>
<StgValue><ssdm name="select_ln777_50"/></StgValue>
</operation>

<operation id="2823" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2832  %xor_ln785_132 = xor i1 %select_ln777_50, true

]]></Node>
<StgValue><ssdm name="xor_ln785_132"/></StgValue>
</operation>

<operation id="2824" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2833  %or_ln785_107 = or i1 %tmp_482, %xor_ln785_132

]]></Node>
<StgValue><ssdm name="or_ln785_107"/></StgValue>
</operation>

<operation id="2825" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2835  %and_ln785_25 = and i1 %or_ln785_107, %xor_ln785_133

]]></Node>
<StgValue><ssdm name="and_ln785_25"/></StgValue>
</operation>

<operation id="2826" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2840  %or_ln340_208 = or i1 %and_ln786_108, %and_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_208"/></StgValue>
</operation>

<operation id="2827" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2841  %or_ln340_274 = or i1 %and_ln786_25, %xor_ln785_133

]]></Node>
<StgValue><ssdm name="or_ln340_274"/></StgValue>
</operation>

<operation id="2828" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2842  %or_ln340_209 = or i1 %or_ln340_274, %and_ln781_25

]]></Node>
<StgValue><ssdm name="or_ln340_209"/></StgValue>
</operation>

<operation id="2829" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2843  %select_ln340_107 = select i1 %or_ln340_208, i16 32767, i16 %add_ln415_50

]]></Node>
<StgValue><ssdm name="select_ln340_107"/></StgValue>
</operation>

<operation id="2830" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2844  %select_ln388_82 = select i1 %and_ln786_108, i16 -32768, i16 %add_ln415_50

]]></Node>
<StgValue><ssdm name="select_ln388_82"/></StgValue>
</operation>

<operation id="2831" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2845  %select_ln340_229 = select i1 %or_ln340_209, i16 %select_ln340_107, i16 %select_ln388_82

]]></Node>
<StgValue><ssdm name="select_ln340_229"/></StgValue>
</operation>

<operation id="2832" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2846  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_229, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="2833" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2847  %shl_ln731_51 = shl i16 %select_ln340_229, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_51"/></StgValue>
</operation>

<operation id="2834" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2848  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_229, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="2835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2849  %p_Result_98_24 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_229, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_24"/></StgValue>
</operation>

<operation id="2836" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2850  %icmp_ln785_57 = icmp ne i5 %p_Result_98_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_57"/></StgValue>
</operation>

<operation id="2837" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2851  %or_ln785_108 = or i1 %tmp_485, %icmp_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln785_108"/></StgValue>
</operation>

<operation id="2838" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2852  %xor_ln785_134 = xor i1 %tmp_484, true

]]></Node>
<StgValue><ssdm name="xor_ln785_134"/></StgValue>
</operation>

<operation id="2839" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2853  %and_ln785_83 = and i1 %or_ln785_108, %xor_ln785_134

]]></Node>
<StgValue><ssdm name="and_ln785_83"/></StgValue>
</operation>

<operation id="2840" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2854  %xor_ln786_83 = xor i1 %tmp_485, true

]]></Node>
<StgValue><ssdm name="xor_ln786_83"/></StgValue>
</operation>

<operation id="2841" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2855  %icmp_ln786_57 = icmp ne i5 %p_Result_98_24, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_57"/></StgValue>
</operation>

<operation id="2842" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2856  %or_ln786_57 = or i1 %icmp_ln786_57, %xor_ln786_83

]]></Node>
<StgValue><ssdm name="or_ln786_57"/></StgValue>
</operation>

<operation id="2843" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2857  %and_ln786_109 = and i1 %or_ln786_57, %tmp_484

]]></Node>
<StgValue><ssdm name="and_ln786_109"/></StgValue>
</operation>

<operation id="2844" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2858  %or_ln340_211 = or i1 %and_ln786_109, %and_ln785_83

]]></Node>
<StgValue><ssdm name="or_ln340_211"/></StgValue>
</operation>

<operation id="2845" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2859  %xor_ln340_82 = xor i1 %and_ln786_109, true

]]></Node>
<StgValue><ssdm name="xor_ln340_82"/></StgValue>
</operation>

<operation id="2846" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2860  %or_ln340_212 = or i1 %and_ln785_83, %xor_ln340_82

]]></Node>
<StgValue><ssdm name="or_ln340_212"/></StgValue>
</operation>

<operation id="2847" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2861  %select_ln340_108 = select i1 %or_ln340_211, i16 32767, i16 %shl_ln731_51

]]></Node>
<StgValue><ssdm name="select_ln340_108"/></StgValue>
</operation>

<operation id="2848" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2862  %select_ln388_83 = select i1 %and_ln786_109, i16 -32768, i16 %shl_ln731_51

]]></Node>
<StgValue><ssdm name="select_ln388_83"/></StgValue>
</operation>

<operation id="2849" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2863  %select_ln340_230 = select i1 %or_ln340_212, i16 %select_ln340_108, i16 %select_ln388_83

]]></Node>
<StgValue><ssdm name="select_ln340_230"/></StgValue>
</operation>

<operation id="2850" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2864  %sext_ln1192_25 = sext i16 %select_ln340_229 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="2851" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2865  %add_ln1192_51 = add i17 128, %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="2852" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2866  %shl_ln1118_49 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_51, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_49"/></StgValue>
</operation>

<operation id="2853" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2867  %shl_ln1118_50 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_51, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_50"/></StgValue>
</operation>

<operation id="2854" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2868  %sext_ln1118_57 = sext i27 %shl_ln1118_50 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="2855" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2869  %sub_ln1118_25 = sub i29 %shl_ln1118_49, %sext_ln1118_57

]]></Node>
<StgValue><ssdm name="sub_ln1118_25"/></StgValue>
</operation>

<operation id="2856" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2870  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_25, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2857" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2871  %trunc_ln708_50 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_25, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="2858" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2873  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_25, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="2859" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2879  %tmp_77 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_25, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2860" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2936  %select_ln777_52 = select i1 %and_ln416_52, i1 %icmp_ln879_79, i1 %icmp_ln768_52

]]></Node>
<StgValue><ssdm name="select_ln777_52"/></StgValue>
</operation>

<operation id="2861" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2942  %xor_ln785_136 = xor i1 %select_ln777_52, true

]]></Node>
<StgValue><ssdm name="xor_ln785_136"/></StgValue>
</operation>

<operation id="2862" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2943  %or_ln785_110 = or i1 %tmp_497, %xor_ln785_136

]]></Node>
<StgValue><ssdm name="or_ln785_110"/></StgValue>
</operation>

<operation id="2863" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2945  %and_ln785_26 = and i1 %or_ln785_110, %xor_ln785_137

]]></Node>
<StgValue><ssdm name="and_ln785_26"/></StgValue>
</operation>

<operation id="2864" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2950  %or_ln340_215 = or i1 %and_ln786_111, %and_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln340_215"/></StgValue>
</operation>

<operation id="2865" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2951  %or_ln340_276 = or i1 %and_ln786_26, %xor_ln785_137

]]></Node>
<StgValue><ssdm name="or_ln340_276"/></StgValue>
</operation>

<operation id="2866" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2952  %or_ln340_216 = or i1 %or_ln340_276, %and_ln781_26

]]></Node>
<StgValue><ssdm name="or_ln340_216"/></StgValue>
</operation>

<operation id="2867" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2953  %select_ln340_110 = select i1 %or_ln340_215, i16 32767, i16 %add_ln415_52

]]></Node>
<StgValue><ssdm name="select_ln340_110"/></StgValue>
</operation>

<operation id="2868" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2954  %select_ln388_84 = select i1 %and_ln786_111, i16 -32768, i16 %add_ln415_52

]]></Node>
<StgValue><ssdm name="select_ln388_84"/></StgValue>
</operation>

<operation id="2869" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2955  %select_ln340_233 = select i1 %or_ln340_216, i16 %select_ln340_110, i16 %select_ln388_84

]]></Node>
<StgValue><ssdm name="select_ln340_233"/></StgValue>
</operation>

<operation id="2870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2956  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_233, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="2871" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:2957  %shl_ln731_53 = shl i16 %select_ln340_233, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_53"/></StgValue>
</operation>

<operation id="2872" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:2958  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_233, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2873" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2959  %p_Result_98_25 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_233, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_25"/></StgValue>
</operation>

<operation id="2874" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2960  %icmp_ln785_58 = icmp ne i5 %p_Result_98_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_58"/></StgValue>
</operation>

<operation id="2875" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2961  %or_ln785_111 = or i1 %tmp_500, %icmp_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln785_111"/></StgValue>
</operation>

<operation id="2876" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2962  %xor_ln785_138 = xor i1 %tmp_499, true

]]></Node>
<StgValue><ssdm name="xor_ln785_138"/></StgValue>
</operation>

<operation id="2877" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2963  %and_ln785_85 = and i1 %or_ln785_111, %xor_ln785_138

]]></Node>
<StgValue><ssdm name="and_ln785_85"/></StgValue>
</operation>

<operation id="2878" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2964  %xor_ln786_85 = xor i1 %tmp_500, true

]]></Node>
<StgValue><ssdm name="xor_ln786_85"/></StgValue>
</operation>

<operation id="2879" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:2965  %icmp_ln786_58 = icmp ne i5 %p_Result_98_25, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_58"/></StgValue>
</operation>

<operation id="2880" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2966  %or_ln786_58 = or i1 %icmp_ln786_58, %xor_ln786_85

]]></Node>
<StgValue><ssdm name="or_ln786_58"/></StgValue>
</operation>

<operation id="2881" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2967  %and_ln786_112 = and i1 %or_ln786_58, %tmp_499

]]></Node>
<StgValue><ssdm name="and_ln786_112"/></StgValue>
</operation>

<operation id="2882" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2968  %or_ln340_218 = or i1 %and_ln786_112, %and_ln785_85

]]></Node>
<StgValue><ssdm name="or_ln340_218"/></StgValue>
</operation>

<operation id="2883" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2969  %xor_ln340_84 = xor i1 %and_ln786_112, true

]]></Node>
<StgValue><ssdm name="xor_ln340_84"/></StgValue>
</operation>

<operation id="2884" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2970  %or_ln340_219 = or i1 %and_ln785_85, %xor_ln340_84

]]></Node>
<StgValue><ssdm name="or_ln340_219"/></StgValue>
</operation>

<operation id="2885" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2971  %select_ln340_111 = select i1 %or_ln340_218, i16 32767, i16 %shl_ln731_53

]]></Node>
<StgValue><ssdm name="select_ln340_111"/></StgValue>
</operation>

<operation id="2886" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2972  %select_ln388_85 = select i1 %and_ln786_112, i16 -32768, i16 %shl_ln731_53

]]></Node>
<StgValue><ssdm name="select_ln388_85"/></StgValue>
</operation>

<operation id="2887" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:2973  %select_ln340_234 = select i1 %or_ln340_219, i16 %select_ln340_111, i16 %select_ln388_85

]]></Node>
<StgValue><ssdm name="select_ln340_234"/></StgValue>
</operation>

<operation id="2888" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:2974  %sext_ln1192_26 = sext i16 %select_ln340_233 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="2889" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:2975  %add_ln1192_53 = add i17 128, %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="2890" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:2976  %shl_ln1118_51 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_53, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_51"/></StgValue>
</operation>

<operation id="2891" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:2977  %shl_ln1118_52 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_53, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_52"/></StgValue>
</operation>

<operation id="2892" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:2978  %sext_ln1118_58 = sext i27 %shl_ln1118_52 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="2893" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:2979  %sub_ln1118_26 = sub i29 %shl_ln1118_51, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="sub_ln1118_26"/></StgValue>
</operation>

<operation id="2894" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2980  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_26, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="2895" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2981  %trunc_ln708_52 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_26, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="2896" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2983  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_26, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="2897" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:2989  %tmp_80 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_26, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="2898" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3046  %select_ln777_54 = select i1 %and_ln416_54, i1 %icmp_ln879_82, i1 %icmp_ln768_54

]]></Node>
<StgValue><ssdm name="select_ln777_54"/></StgValue>
</operation>

<operation id="2899" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3052  %xor_ln785_140 = xor i1 %select_ln777_54, true

]]></Node>
<StgValue><ssdm name="xor_ln785_140"/></StgValue>
</operation>

<operation id="2900" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3053  %or_ln785_113 = or i1 %tmp_512, %xor_ln785_140

]]></Node>
<StgValue><ssdm name="or_ln785_113"/></StgValue>
</operation>

<operation id="2901" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3055  %and_ln785_27 = and i1 %or_ln785_113, %xor_ln785_141

]]></Node>
<StgValue><ssdm name="and_ln785_27"/></StgValue>
</operation>

<operation id="2902" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3060  %or_ln340_222 = or i1 %and_ln786_114, %and_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_222"/></StgValue>
</operation>

<operation id="2903" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3061  %or_ln340_278 = or i1 %and_ln786_27, %xor_ln785_141

]]></Node>
<StgValue><ssdm name="or_ln340_278"/></StgValue>
</operation>

<operation id="2904" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3062  %or_ln340_223 = or i1 %or_ln340_278, %and_ln781_27

]]></Node>
<StgValue><ssdm name="or_ln340_223"/></StgValue>
</operation>

<operation id="2905" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3063  %select_ln340_113 = select i1 %or_ln340_222, i16 32767, i16 %add_ln415_54

]]></Node>
<StgValue><ssdm name="select_ln340_113"/></StgValue>
</operation>

<operation id="2906" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3064  %select_ln388_86 = select i1 %and_ln786_114, i16 -32768, i16 %add_ln415_54

]]></Node>
<StgValue><ssdm name="select_ln388_86"/></StgValue>
</operation>

<operation id="2907" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3065  %select_ln340_237 = select i1 %or_ln340_223, i16 %select_ln340_113, i16 %select_ln388_86

]]></Node>
<StgValue><ssdm name="select_ln340_237"/></StgValue>
</operation>

<operation id="2908" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3066  %tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_237, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="2909" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3067  %shl_ln731_55 = shl i16 %select_ln340_237, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_55"/></StgValue>
</operation>

<operation id="2910" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3068  %tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_237, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="2911" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3069  %p_Result_98_26 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_237, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_26"/></StgValue>
</operation>

<operation id="2912" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3070  %icmp_ln785_59 = icmp ne i5 %p_Result_98_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_59"/></StgValue>
</operation>

<operation id="2913" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3071  %or_ln785_114 = or i1 %tmp_515, %icmp_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln785_114"/></StgValue>
</operation>

<operation id="2914" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3072  %xor_ln785_142 = xor i1 %tmp_514, true

]]></Node>
<StgValue><ssdm name="xor_ln785_142"/></StgValue>
</operation>

<operation id="2915" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3073  %and_ln785_87 = and i1 %or_ln785_114, %xor_ln785_142

]]></Node>
<StgValue><ssdm name="and_ln785_87"/></StgValue>
</operation>

<operation id="2916" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3074  %xor_ln786_87 = xor i1 %tmp_515, true

]]></Node>
<StgValue><ssdm name="xor_ln786_87"/></StgValue>
</operation>

<operation id="2917" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3075  %icmp_ln786_59 = icmp ne i5 %p_Result_98_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_59"/></StgValue>
</operation>

<operation id="2918" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3076  %or_ln786_59 = or i1 %icmp_ln786_59, %xor_ln786_87

]]></Node>
<StgValue><ssdm name="or_ln786_59"/></StgValue>
</operation>

<operation id="2919" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3077  %and_ln786_115 = and i1 %or_ln786_59, %tmp_514

]]></Node>
<StgValue><ssdm name="and_ln786_115"/></StgValue>
</operation>

<operation id="2920" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3078  %or_ln340_225 = or i1 %and_ln786_115, %and_ln785_87

]]></Node>
<StgValue><ssdm name="or_ln340_225"/></StgValue>
</operation>

<operation id="2921" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3079  %xor_ln340_86 = xor i1 %and_ln786_115, true

]]></Node>
<StgValue><ssdm name="xor_ln340_86"/></StgValue>
</operation>

<operation id="2922" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3080  %or_ln340_226 = or i1 %and_ln785_87, %xor_ln340_86

]]></Node>
<StgValue><ssdm name="or_ln340_226"/></StgValue>
</operation>

<operation id="2923" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3081  %select_ln340_114 = select i1 %or_ln340_225, i16 32767, i16 %shl_ln731_55

]]></Node>
<StgValue><ssdm name="select_ln340_114"/></StgValue>
</operation>

<operation id="2924" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3082  %select_ln388_87 = select i1 %and_ln786_115, i16 -32768, i16 %shl_ln731_55

]]></Node>
<StgValue><ssdm name="select_ln388_87"/></StgValue>
</operation>

<operation id="2925" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3083  %select_ln340_238 = select i1 %or_ln340_226, i16 %select_ln340_114, i16 %select_ln388_87

]]></Node>
<StgValue><ssdm name="select_ln340_238"/></StgValue>
</operation>

<operation id="2926" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:3084  %sext_ln1192_27 = sext i16 %select_ln340_237 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="2927" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:3085  %add_ln1192_55 = add i17 128, %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="2928" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:3086  %shl_ln1118_53 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_55, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_53"/></StgValue>
</operation>

<operation id="2929" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:3087  %shl_ln1118_54 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_55, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_54"/></StgValue>
</operation>

<operation id="2930" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:3088  %sext_ln1118_59 = sext i27 %shl_ln1118_54 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="2931" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:3089  %sub_ln1118_27 = sub i29 %shl_ln1118_53, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="sub_ln1118_27"/></StgValue>
</operation>

<operation id="2932" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3090  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_27, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="2933" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3091  %trunc_ln708_54 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_27, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="2934" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3093  %tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_27, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2935" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3099  %tmp_83 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_27, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2936" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3156  %select_ln777_56 = select i1 %and_ln416_56, i1 %icmp_ln879_85, i1 %icmp_ln768_56

]]></Node>
<StgValue><ssdm name="select_ln777_56"/></StgValue>
</operation>

<operation id="2937" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3162  %xor_ln785_144 = xor i1 %select_ln777_56, true

]]></Node>
<StgValue><ssdm name="xor_ln785_144"/></StgValue>
</operation>

<operation id="2938" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3163  %or_ln785_116 = or i1 %tmp_527, %xor_ln785_144

]]></Node>
<StgValue><ssdm name="or_ln785_116"/></StgValue>
</operation>

<operation id="2939" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3165  %and_ln785_28 = and i1 %or_ln785_116, %xor_ln785_145

]]></Node>
<StgValue><ssdm name="and_ln785_28"/></StgValue>
</operation>

<operation id="2940" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3170  %or_ln340_229 = or i1 %and_ln786_117, %and_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln340_229"/></StgValue>
</operation>

<operation id="2941" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3171  %or_ln340_280 = or i1 %and_ln786_28, %xor_ln785_145

]]></Node>
<StgValue><ssdm name="or_ln340_280"/></StgValue>
</operation>

<operation id="2942" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3172  %or_ln340_230 = or i1 %or_ln340_280, %and_ln781_28

]]></Node>
<StgValue><ssdm name="or_ln340_230"/></StgValue>
</operation>

<operation id="2943" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3173  %select_ln340_116 = select i1 %or_ln340_229, i16 32767, i16 %add_ln415_56

]]></Node>
<StgValue><ssdm name="select_ln340_116"/></StgValue>
</operation>

<operation id="2944" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3174  %select_ln388_88 = select i1 %and_ln786_117, i16 -32768, i16 %add_ln415_56

]]></Node>
<StgValue><ssdm name="select_ln388_88"/></StgValue>
</operation>

<operation id="2945" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3175  %select_ln340_241 = select i1 %or_ln340_230, i16 %select_ln340_116, i16 %select_ln388_88

]]></Node>
<StgValue><ssdm name="select_ln340_241"/></StgValue>
</operation>

<operation id="2946" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3176  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_241, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="2947" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3177  %shl_ln731_57 = shl i16 %select_ln340_241, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_57"/></StgValue>
</operation>

<operation id="2948" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3178  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_241, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="2949" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3179  %p_Result_98_27 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_241, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_27"/></StgValue>
</operation>

<operation id="2950" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3180  %icmp_ln785_60 = icmp ne i5 %p_Result_98_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_60"/></StgValue>
</operation>

<operation id="2951" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3181  %or_ln785_117 = or i1 %tmp_530, %icmp_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_117"/></StgValue>
</operation>

<operation id="2952" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3182  %xor_ln785_146 = xor i1 %tmp_529, true

]]></Node>
<StgValue><ssdm name="xor_ln785_146"/></StgValue>
</operation>

<operation id="2953" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3183  %and_ln785_89 = and i1 %or_ln785_117, %xor_ln785_146

]]></Node>
<StgValue><ssdm name="and_ln785_89"/></StgValue>
</operation>

<operation id="2954" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3184  %xor_ln786_89 = xor i1 %tmp_530, true

]]></Node>
<StgValue><ssdm name="xor_ln786_89"/></StgValue>
</operation>

<operation id="2955" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3185  %icmp_ln786_60 = icmp ne i5 %p_Result_98_27, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_60"/></StgValue>
</operation>

<operation id="2956" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3186  %or_ln786_60 = or i1 %icmp_ln786_60, %xor_ln786_89

]]></Node>
<StgValue><ssdm name="or_ln786_60"/></StgValue>
</operation>

<operation id="2957" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3187  %and_ln786_118 = and i1 %or_ln786_60, %tmp_529

]]></Node>
<StgValue><ssdm name="and_ln786_118"/></StgValue>
</operation>

<operation id="2958" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3188  %or_ln340_232 = or i1 %and_ln786_118, %and_ln785_89

]]></Node>
<StgValue><ssdm name="or_ln340_232"/></StgValue>
</operation>

<operation id="2959" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3189  %xor_ln340_88 = xor i1 %and_ln786_118, true

]]></Node>
<StgValue><ssdm name="xor_ln340_88"/></StgValue>
</operation>

<operation id="2960" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3190  %or_ln340_233 = or i1 %and_ln785_89, %xor_ln340_88

]]></Node>
<StgValue><ssdm name="or_ln340_233"/></StgValue>
</operation>

<operation id="2961" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3191  %select_ln340_117 = select i1 %or_ln340_232, i16 32767, i16 %shl_ln731_57

]]></Node>
<StgValue><ssdm name="select_ln340_117"/></StgValue>
</operation>

<operation id="2962" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3192  %select_ln388_89 = select i1 %and_ln786_118, i16 -32768, i16 %shl_ln731_57

]]></Node>
<StgValue><ssdm name="select_ln388_89"/></StgValue>
</operation>

<operation id="2963" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3193  %select_ln340_242 = select i1 %or_ln340_233, i16 %select_ln340_117, i16 %select_ln388_89

]]></Node>
<StgValue><ssdm name="select_ln340_242"/></StgValue>
</operation>

<operation id="2964" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:3194  %sext_ln1192_28 = sext i16 %select_ln340_241 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="2965" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:3195  %add_ln1192_57 = add i17 128, %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="2966" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:3196  %shl_ln1118_55 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_57, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_55"/></StgValue>
</operation>

<operation id="2967" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:3197  %shl_ln1118_56 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_57, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_56"/></StgValue>
</operation>

<operation id="2968" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:3198  %sext_ln1118_60 = sext i27 %shl_ln1118_56 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="2969" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:3199  %sub_ln1118_28 = sub i29 %shl_ln1118_55, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="sub_ln1118_28"/></StgValue>
</operation>

<operation id="2970" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3200  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_28, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="2971" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3201  %trunc_ln708_56 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_28, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="2972" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3203  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_28, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="2973" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3209  %tmp_86 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_28, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2974" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3266  %select_ln777_58 = select i1 %and_ln416_58, i1 %icmp_ln879_88, i1 %icmp_ln768_58

]]></Node>
<StgValue><ssdm name="select_ln777_58"/></StgValue>
</operation>

<operation id="2975" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3272  %xor_ln785_148 = xor i1 %select_ln777_58, true

]]></Node>
<StgValue><ssdm name="xor_ln785_148"/></StgValue>
</operation>

<operation id="2976" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3273  %or_ln785_119 = or i1 %tmp_542, %xor_ln785_148

]]></Node>
<StgValue><ssdm name="or_ln785_119"/></StgValue>
</operation>

<operation id="2977" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3275  %and_ln785_29 = and i1 %or_ln785_119, %xor_ln785_149

]]></Node>
<StgValue><ssdm name="and_ln785_29"/></StgValue>
</operation>

<operation id="2978" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3280  %or_ln340_236 = or i1 %and_ln786_120, %and_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_236"/></StgValue>
</operation>

<operation id="2979" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3281  %or_ln340_282 = or i1 %and_ln786_29, %xor_ln785_149

]]></Node>
<StgValue><ssdm name="or_ln340_282"/></StgValue>
</operation>

<operation id="2980" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3282  %or_ln340_237 = or i1 %or_ln340_282, %and_ln781_29

]]></Node>
<StgValue><ssdm name="or_ln340_237"/></StgValue>
</operation>

<operation id="2981" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3283  %select_ln340_119 = select i1 %or_ln340_236, i16 32767, i16 %add_ln415_58

]]></Node>
<StgValue><ssdm name="select_ln340_119"/></StgValue>
</operation>

<operation id="2982" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3284  %select_ln388_90 = select i1 %and_ln786_120, i16 -32768, i16 %add_ln415_58

]]></Node>
<StgValue><ssdm name="select_ln388_90"/></StgValue>
</operation>

<operation id="2983" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3285  %select_ln340_245 = select i1 %or_ln340_237, i16 %select_ln340_119, i16 %select_ln388_90

]]></Node>
<StgValue><ssdm name="select_ln340_245"/></StgValue>
</operation>

<operation id="2984" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3286  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_245, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="2985" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3287  %shl_ln731_59 = shl i16 %select_ln340_245, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_59"/></StgValue>
</operation>

<operation id="2986" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3288  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_245, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="2987" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3289  %p_Result_98_28 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_245, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_28"/></StgValue>
</operation>

<operation id="2988" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3290  %icmp_ln785_61 = icmp ne i5 %p_Result_98_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_61"/></StgValue>
</operation>

<operation id="2989" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3291  %or_ln785_120 = or i1 %tmp_545, %icmp_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln785_120"/></StgValue>
</operation>

<operation id="2990" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3292  %xor_ln785_150 = xor i1 %tmp_544, true

]]></Node>
<StgValue><ssdm name="xor_ln785_150"/></StgValue>
</operation>

<operation id="2991" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3293  %and_ln785_91 = and i1 %or_ln785_120, %xor_ln785_150

]]></Node>
<StgValue><ssdm name="and_ln785_91"/></StgValue>
</operation>

<operation id="2992" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3294  %xor_ln786_91 = xor i1 %tmp_545, true

]]></Node>
<StgValue><ssdm name="xor_ln786_91"/></StgValue>
</operation>

<operation id="2993" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3295  %icmp_ln786_61 = icmp ne i5 %p_Result_98_28, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_61"/></StgValue>
</operation>

<operation id="2994" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3296  %or_ln786_61 = or i1 %icmp_ln786_61, %xor_ln786_91

]]></Node>
<StgValue><ssdm name="or_ln786_61"/></StgValue>
</operation>

<operation id="2995" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3297  %and_ln786_121 = and i1 %or_ln786_61, %tmp_544

]]></Node>
<StgValue><ssdm name="and_ln786_121"/></StgValue>
</operation>

<operation id="2996" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3298  %or_ln340_239 = or i1 %and_ln786_121, %and_ln785_91

]]></Node>
<StgValue><ssdm name="or_ln340_239"/></StgValue>
</operation>

<operation id="2997" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3299  %xor_ln340_90 = xor i1 %and_ln786_121, true

]]></Node>
<StgValue><ssdm name="xor_ln340_90"/></StgValue>
</operation>

<operation id="2998" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3300  %or_ln340_240 = or i1 %and_ln785_91, %xor_ln340_90

]]></Node>
<StgValue><ssdm name="or_ln340_240"/></StgValue>
</operation>

<operation id="2999" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3301  %select_ln340_120 = select i1 %or_ln340_239, i16 32767, i16 %shl_ln731_59

]]></Node>
<StgValue><ssdm name="select_ln340_120"/></StgValue>
</operation>

<operation id="3000" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3302  %select_ln388_91 = select i1 %and_ln786_121, i16 -32768, i16 %shl_ln731_59

]]></Node>
<StgValue><ssdm name="select_ln388_91"/></StgValue>
</operation>

<operation id="3001" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3303  %select_ln340_246 = select i1 %or_ln340_240, i16 %select_ln340_120, i16 %select_ln388_91

]]></Node>
<StgValue><ssdm name="select_ln340_246"/></StgValue>
</operation>

<operation id="3002" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:3304  %sext_ln1192_29 = sext i16 %select_ln340_245 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="3003" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:3305  %add_ln1192_59 = add i17 128, %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="3004" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:3306  %shl_ln1118_57 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_59, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_57"/></StgValue>
</operation>

<operation id="3005" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:3307  %shl_ln1118_58 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_59, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_58"/></StgValue>
</operation>

<operation id="3006" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:3308  %sext_ln1118_61 = sext i27 %shl_ln1118_58 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="3007" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:3309  %sub_ln1118_29 = sub i29 %shl_ln1118_57, %sext_ln1118_61

]]></Node>
<StgValue><ssdm name="sub_ln1118_29"/></StgValue>
</operation>

<operation id="3008" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3310  %tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_29, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="3009" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3311  %trunc_ln708_58 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_29, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_58"/></StgValue>
</operation>

<operation id="3010" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3313  %tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_29, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="3011" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3319  %tmp_89 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_29, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="3012" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3376  %select_ln777_60 = select i1 %and_ln416_60, i1 %icmp_ln879_91, i1 %icmp_ln768_60

]]></Node>
<StgValue><ssdm name="select_ln777_60"/></StgValue>
</operation>

<operation id="3013" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3382  %xor_ln785_152 = xor i1 %select_ln777_60, true

]]></Node>
<StgValue><ssdm name="xor_ln785_152"/></StgValue>
</operation>

<operation id="3014" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3383  %or_ln785_122 = or i1 %tmp_557, %xor_ln785_152

]]></Node>
<StgValue><ssdm name="or_ln785_122"/></StgValue>
</operation>

<operation id="3015" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3385  %and_ln785_30 = and i1 %or_ln785_122, %xor_ln785_153

]]></Node>
<StgValue><ssdm name="and_ln785_30"/></StgValue>
</operation>

<operation id="3016" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3390  %or_ln340_243 = or i1 %and_ln786_123, %and_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln340_243"/></StgValue>
</operation>

<operation id="3017" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3391  %or_ln340_284 = or i1 %and_ln786_30, %xor_ln785_153

]]></Node>
<StgValue><ssdm name="or_ln340_284"/></StgValue>
</operation>

<operation id="3018" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3392  %or_ln340_244 = or i1 %or_ln340_284, %and_ln781_30

]]></Node>
<StgValue><ssdm name="or_ln340_244"/></StgValue>
</operation>

<operation id="3019" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3393  %select_ln340_122 = select i1 %or_ln340_243, i16 32767, i16 %add_ln415_60

]]></Node>
<StgValue><ssdm name="select_ln340_122"/></StgValue>
</operation>

<operation id="3020" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3394  %select_ln388_92 = select i1 %and_ln786_123, i16 -32768, i16 %add_ln415_60

]]></Node>
<StgValue><ssdm name="select_ln388_92"/></StgValue>
</operation>

<operation id="3021" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3395  %select_ln340_249 = select i1 %or_ln340_244, i16 %select_ln340_122, i16 %select_ln388_92

]]></Node>
<StgValue><ssdm name="select_ln340_249"/></StgValue>
</operation>

<operation id="3022" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3396  %tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_249, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="3023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3397  %shl_ln731_61 = shl i16 %select_ln340_249, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_61"/></StgValue>
</operation>

<operation id="3024" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3398  %tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_249, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="3025" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3399  %p_Result_98_29 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_249, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_29"/></StgValue>
</operation>

<operation id="3026" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3400  %icmp_ln785_62 = icmp ne i5 %p_Result_98_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_62"/></StgValue>
</operation>

<operation id="3027" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3401  %or_ln785_123 = or i1 %tmp_560, %icmp_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln785_123"/></StgValue>
</operation>

<operation id="3028" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3402  %xor_ln785_154 = xor i1 %tmp_559, true

]]></Node>
<StgValue><ssdm name="xor_ln785_154"/></StgValue>
</operation>

<operation id="3029" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3403  %and_ln785_93 = and i1 %or_ln785_123, %xor_ln785_154

]]></Node>
<StgValue><ssdm name="and_ln785_93"/></StgValue>
</operation>

<operation id="3030" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3404  %xor_ln786_93 = xor i1 %tmp_560, true

]]></Node>
<StgValue><ssdm name="xor_ln786_93"/></StgValue>
</operation>

<operation id="3031" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3405  %icmp_ln786_62 = icmp ne i5 %p_Result_98_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_62"/></StgValue>
</operation>

<operation id="3032" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3406  %or_ln786_62 = or i1 %icmp_ln786_62, %xor_ln786_93

]]></Node>
<StgValue><ssdm name="or_ln786_62"/></StgValue>
</operation>

<operation id="3033" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3407  %and_ln786_124 = and i1 %or_ln786_62, %tmp_559

]]></Node>
<StgValue><ssdm name="and_ln786_124"/></StgValue>
</operation>

<operation id="3034" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3408  %or_ln340_246 = or i1 %and_ln786_124, %and_ln785_93

]]></Node>
<StgValue><ssdm name="or_ln340_246"/></StgValue>
</operation>

<operation id="3035" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3409  %xor_ln340_92 = xor i1 %and_ln786_124, true

]]></Node>
<StgValue><ssdm name="xor_ln340_92"/></StgValue>
</operation>

<operation id="3036" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3410  %or_ln340_247 = or i1 %and_ln785_93, %xor_ln340_92

]]></Node>
<StgValue><ssdm name="or_ln340_247"/></StgValue>
</operation>

<operation id="3037" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3411  %select_ln340_123 = select i1 %or_ln340_246, i16 32767, i16 %shl_ln731_61

]]></Node>
<StgValue><ssdm name="select_ln340_123"/></StgValue>
</operation>

<operation id="3038" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3412  %select_ln388_93 = select i1 %and_ln786_124, i16 -32768, i16 %shl_ln731_61

]]></Node>
<StgValue><ssdm name="select_ln388_93"/></StgValue>
</operation>

<operation id="3039" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3413  %select_ln340_250 = select i1 %or_ln340_247, i16 %select_ln340_123, i16 %select_ln388_93

]]></Node>
<StgValue><ssdm name="select_ln340_250"/></StgValue>
</operation>

<operation id="3040" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:3414  %sext_ln1192_30 = sext i16 %select_ln340_249 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="3041" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:3415  %add_ln1192_61 = add i17 128, %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="3042" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:3416  %shl_ln1118_59 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_61, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_59"/></StgValue>
</operation>

<operation id="3043" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:3417  %shl_ln1118_60 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_61, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_60"/></StgValue>
</operation>

<operation id="3044" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:3418  %sext_ln1118_62 = sext i27 %shl_ln1118_60 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="3045" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:3419  %sub_ln1118_30 = sub i29 %shl_ln1118_59, %sext_ln1118_62

]]></Node>
<StgValue><ssdm name="sub_ln1118_30"/></StgValue>
</operation>

<operation id="3046" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3420  %tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_30, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="3047" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3421  %trunc_ln708_60 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_30, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_60"/></StgValue>
</operation>

<operation id="3048" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3423  %tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_30, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="3049" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3429  %tmp_92 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_30, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="3050" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3486  %select_ln777_62 = select i1 %and_ln416_62, i1 %icmp_ln879_94, i1 %icmp_ln768_62

]]></Node>
<StgValue><ssdm name="select_ln777_62"/></StgValue>
</operation>

<operation id="3051" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3492  %xor_ln785_156 = xor i1 %select_ln777_62, true

]]></Node>
<StgValue><ssdm name="xor_ln785_156"/></StgValue>
</operation>

<operation id="3052" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3493  %or_ln785_125 = or i1 %tmp_572, %xor_ln785_156

]]></Node>
<StgValue><ssdm name="or_ln785_125"/></StgValue>
</operation>

<operation id="3053" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3495  %and_ln785_31 = and i1 %or_ln785_125, %xor_ln785_157

]]></Node>
<StgValue><ssdm name="and_ln785_31"/></StgValue>
</operation>

<operation id="3054" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3500  %or_ln340_250 = or i1 %and_ln786_126, %and_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_250"/></StgValue>
</operation>

<operation id="3055" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3501  %or_ln340_286 = or i1 %and_ln786_31, %xor_ln785_157

]]></Node>
<StgValue><ssdm name="or_ln340_286"/></StgValue>
</operation>

<operation id="3056" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3502  %or_ln340_251 = or i1 %or_ln340_286, %and_ln781_31

]]></Node>
<StgValue><ssdm name="or_ln340_251"/></StgValue>
</operation>

<operation id="3057" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3503  %select_ln340_125 = select i1 %or_ln340_250, i16 32767, i16 %add_ln415_62

]]></Node>
<StgValue><ssdm name="select_ln340_125"/></StgValue>
</operation>

<operation id="3058" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3504  %select_ln388_94 = select i1 %and_ln786_126, i16 -32768, i16 %add_ln415_62

]]></Node>
<StgValue><ssdm name="select_ln388_94"/></StgValue>
</operation>

<operation id="3059" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3505  %select_ln340_253 = select i1 %or_ln340_251, i16 %select_ln340_125, i16 %select_ln388_94

]]></Node>
<StgValue><ssdm name="select_ln340_253"/></StgValue>
</operation>

<operation id="3060" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3506  %tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_253, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="3061" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:3507  %shl_ln731_63 = shl i16 %select_ln340_253, 5

]]></Node>
<StgValue><ssdm name="shl_ln731_63"/></StgValue>
</operation>

<operation id="3062" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_4:3508  %tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_253, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="3063" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3509  %p_Result_98_30 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln340_253, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_98_30"/></StgValue>
</operation>

<operation id="3064" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3510  %icmp_ln785_63 = icmp ne i5 %p_Result_98_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_63"/></StgValue>
</operation>

<operation id="3065" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3511  %or_ln785_126 = or i1 %tmp_575, %icmp_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln785_126"/></StgValue>
</operation>

<operation id="3066" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3512  %xor_ln785_158 = xor i1 %tmp_574, true

]]></Node>
<StgValue><ssdm name="xor_ln785_158"/></StgValue>
</operation>

<operation id="3067" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3513  %and_ln785_95 = and i1 %or_ln785_126, %xor_ln785_158

]]></Node>
<StgValue><ssdm name="and_ln785_95"/></StgValue>
</operation>

<operation id="3068" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3514  %xor_ln786_95 = xor i1 %tmp_575, true

]]></Node>
<StgValue><ssdm name="xor_ln786_95"/></StgValue>
</operation>

<operation id="3069" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:3515  %icmp_ln786_63 = icmp ne i5 %p_Result_98_30, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_63"/></StgValue>
</operation>

<operation id="3070" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3516  %or_ln786_63 = or i1 %icmp_ln786_63, %xor_ln786_95

]]></Node>
<StgValue><ssdm name="or_ln786_63"/></StgValue>
</operation>

<operation id="3071" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3517  %and_ln786_127 = and i1 %or_ln786_63, %tmp_574

]]></Node>
<StgValue><ssdm name="and_ln786_127"/></StgValue>
</operation>

<operation id="3072" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3518  %or_ln340_253 = or i1 %and_ln786_127, %and_ln785_95

]]></Node>
<StgValue><ssdm name="or_ln340_253"/></StgValue>
</operation>

<operation id="3073" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3519  %xor_ln340_94 = xor i1 %and_ln786_127, true

]]></Node>
<StgValue><ssdm name="xor_ln340_94"/></StgValue>
</operation>

<operation id="3074" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3520  %or_ln340_254 = or i1 %and_ln785_95, %xor_ln340_94

]]></Node>
<StgValue><ssdm name="or_ln340_254"/></StgValue>
</operation>

<operation id="3075" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3521  %select_ln340_126 = select i1 %or_ln340_253, i16 32767, i16 %shl_ln731_63

]]></Node>
<StgValue><ssdm name="select_ln340_126"/></StgValue>
</operation>

<operation id="3076" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3522  %select_ln388_95 = select i1 %and_ln786_127, i16 -32768, i16 %shl_ln731_63

]]></Node>
<StgValue><ssdm name="select_ln388_95"/></StgValue>
</operation>

<operation id="3077" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_4:3523  %select_ln340_254 = select i1 %or_ln340_254, i16 %select_ln340_126, i16 %select_ln388_95

]]></Node>
<StgValue><ssdm name="select_ln340_254"/></StgValue>
</operation>

<operation id="3078" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_4:3525  %DDR_buf_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr_req"/></StgValue>
</operation>

<operation id="3079" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="17" op_0_bw="16">
<![CDATA[
hls_label_4:3528  %sext_ln1192_31 = sext i16 %select_ln340_253 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="3080" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_4:3529  %add_ln1192_63 = add i17 128, %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="3081" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="29" op_0_bw="29" op_1_bw="17" op_2_bw="12">
<![CDATA[
hls_label_4:3530  %shl_ln1118_61 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %add_ln1192_63, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_61"/></StgValue>
</operation>

<operation id="3082" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_4:3531  %shl_ln1118_62 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_63, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_62"/></StgValue>
</operation>

<operation id="3083" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="29" op_0_bw="27">
<![CDATA[
hls_label_4:3532  %sext_ln1118_63 = sext i27 %shl_ln1118_62 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="3084" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_4:3533  %sub_ln1118_31 = sub i29 %shl_ln1118_61, %sext_ln1118_63

]]></Node>
<StgValue><ssdm name="sub_ln1118_31"/></StgValue>
</operation>

<operation id="3085" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3534  %tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_31, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="3086" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="2" op_0_bw="2" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3535  %trunc_ln708_62 = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %sub_ln1118_31, i32 18, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="3087" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3537  %tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_31, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="3088" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="9" op_0_bw="9" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:3543  %tmp_95 = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %sub_ln1118_31, i32 20, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="3089" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
hls_label_4:17  %zext_ln292 = zext i7 %col_0_mid2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="3090" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4:31  %add_ln302 = add i8 113, %zext_ln292

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="3091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
hls_label_4:32  %zext_ln302 = zext i8 %add_ln302 to i32

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="3092" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4:33  %add_ln302_1 = add i32 %zext_ln302, %mul_ln302_mid2

]]></Node>
<StgValue><ssdm name="add_ln302_1"/></StgValue>
</operation>

<operation id="3093" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="32">
<![CDATA[
hls_label_4:34  %sext_ln302 = sext i32 %add_ln302_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln302"/></StgValue>
</operation>

<operation id="3094" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:35  %feat_buf_all_1_V_1_a = getelementptr [51200 x i32]* %feat_buf_all_1_V_2, i64 0, i64 %sext_ln302

]]></Node>
<StgValue><ssdm name="feat_buf_all_1_V_1_a"/></StgValue>
</operation>

<operation id="3095" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:36  %feat_buf_all_0_V_1_a = getelementptr [51200 x i32]* %feat_buf_all_0_V_2, i64 0, i64 %sext_ln302

]]></Node>
<StgValue><ssdm name="feat_buf_all_0_V_1_a"/></StgValue>
</operation>

<operation id="3096" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:122  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3097" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:124  %zext_ln415_1 = zext i1 %tmp_113 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="3098" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:125  %add_ln415_1 = add i2 %trunc_ln708_1, %zext_ln415_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="3099" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:126  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3100" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:127  %xor_ln416_1 = xor i1 %tmp_114, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="3101" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:128  %and_ln416_1 = and i1 %tmp_112, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="3102" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:130  %icmp_ln879_2 = icmp eq i9 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="3103" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:131  %icmp_ln768_1 = icmp eq i9 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="3104" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:132  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_2, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="3105" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:133  %and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_2

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="3106" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:134  %xor_ln781 = xor i1 %and_ln781_1, true

]]></Node>
<StgValue><ssdm name="xor_ln781"/></StgValue>
</operation>

<operation id="3107" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:135  %and_ln700 = and i1 %tmp_111, %xor_ln781

]]></Node>
<StgValue><ssdm name="and_ln700"/></StgValue>
</operation>

<operation id="3108" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:136  %or_ln785_3 = or i1 %select_ln777_1, %tmp_111

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="3109" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:137  %xor_ln785_32 = xor i1 %or_ln785_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_32"/></StgValue>
</operation>

<operation id="3110" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:138  %xor_ln340_2 = xor i1 %tmp_111, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="3111" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:139  %or_ln340_36 = or i1 %and_ln781_1, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="3112" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:140  %and_ln340 = and i1 %or_ln785_3, %or_ln340_36

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="3113" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:141  %or_ln340_7 = or i1 %or_ln340_36, %xor_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="3114" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:142  %select_ln340_3 = select i1 %and_ln340, i2 %add_ln415_1, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="3115" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:143  %select_ln396 = select i1 %and_ln700, i2 0, i2 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln396"/></StgValue>
</operation>

<operation id="3116" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:144  %select_ln340_131 = select i1 %or_ln340_7, i2 %select_ln340_3, i2 %select_ln396

]]></Node>
<StgValue><ssdm name="select_ln340_131"/></StgValue>
</operation>

<operation id="3117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:145  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_131, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="3118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:146  %trunc_ln821 = trunc i2 %select_ln340_131 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821"/></StgValue>
</operation>

<operation id="3119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:232  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_1, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:234  %zext_ln415_3 = zext i1 %tmp_128 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="3121" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:235  %add_ln415_3 = add i2 %trunc_ln708_3, %zext_ln415_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="3122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:236  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_3, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3123" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:237  %xor_ln416_3 = xor i1 %tmp_129, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="3124" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:238  %and_ln416_3 = and i1 %tmp_127, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="3125" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:240  %icmp_ln879_5 = icmp eq i9 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="3126" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:241  %icmp_ln768_3 = icmp eq i9 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="3127" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:242  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_5, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="3128" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:243  %and_ln781_33 = and i1 %and_ln416_3, %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="and_ln781_33"/></StgValue>
</operation>

<operation id="3129" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:244  %xor_ln781_1 = xor i1 %and_ln781_33, true

]]></Node>
<StgValue><ssdm name="xor_ln781_1"/></StgValue>
</operation>

<operation id="3130" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:245  %and_ln700_1 = and i1 %tmp_126, %xor_ln781_1

]]></Node>
<StgValue><ssdm name="and_ln700_1"/></StgValue>
</operation>

<operation id="3131" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:246  %or_ln785_35 = or i1 %select_ln777_3, %tmp_126

]]></Node>
<StgValue><ssdm name="or_ln785_35"/></StgValue>
</operation>

<operation id="3132" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:247  %xor_ln785_37 = xor i1 %or_ln785_35, true

]]></Node>
<StgValue><ssdm name="xor_ln785_37"/></StgValue>
</operation>

<operation id="3133" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:248  %xor_ln340_33 = xor i1 %tmp_126, true

]]></Node>
<StgValue><ssdm name="xor_ln340_33"/></StgValue>
</operation>

<operation id="3134" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:249  %or_ln340_52 = or i1 %and_ln781_33, %xor_ln340_33

]]></Node>
<StgValue><ssdm name="or_ln340_52"/></StgValue>
</operation>

<operation id="3135" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:250  %and_ln340_1 = and i1 %or_ln785_35, %or_ln340_52

]]></Node>
<StgValue><ssdm name="and_ln340_1"/></StgValue>
</operation>

<operation id="3136" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:251  %or_ln340_39 = or i1 %or_ln340_52, %xor_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="3137" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:252  %select_ln340_35 = select i1 %and_ln340_1, i2 %add_ln415_3, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="3138" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:253  %select_ln396_1 = select i1 %and_ln700_1, i2 0, i2 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln396_1"/></StgValue>
</operation>

<operation id="3139" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:254  %select_ln340_135 = select i1 %or_ln340_39, i2 %select_ln340_35, i2 %select_ln396_1

]]></Node>
<StgValue><ssdm name="select_ln340_135"/></StgValue>
</operation>

<operation id="3140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:255  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_135, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:256  %trunc_ln821_1 = trunc i2 %select_ln340_135 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_1"/></StgValue>
</operation>

<operation id="3142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:342  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_2, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="3143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:344  %zext_ln415_5 = zext i1 %tmp_143 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="3144" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:345  %add_ln415_5 = add i2 %trunc_ln708_5, %zext_ln415_5

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="3145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:346  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_5, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3146" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:347  %xor_ln416_5 = xor i1 %tmp_144, true

]]></Node>
<StgValue><ssdm name="xor_ln416_5"/></StgValue>
</operation>

<operation id="3147" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:348  %and_ln416_5 = and i1 %tmp_142, %xor_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="3148" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:350  %icmp_ln879_8 = icmp eq i9 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="3149" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:351  %icmp_ln768_5 = icmp eq i9 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_5"/></StgValue>
</operation>

<operation id="3150" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:352  %select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_8, i1 %icmp_ln768_5

]]></Node>
<StgValue><ssdm name="select_ln777_5"/></StgValue>
</operation>

<operation id="3151" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:353  %and_ln781_34 = and i1 %and_ln416_5, %icmp_ln879_8

]]></Node>
<StgValue><ssdm name="and_ln781_34"/></StgValue>
</operation>

<operation id="3152" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:354  %xor_ln781_2 = xor i1 %and_ln781_34, true

]]></Node>
<StgValue><ssdm name="xor_ln781_2"/></StgValue>
</operation>

<operation id="3153" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:355  %and_ln700_2 = and i1 %tmp_141, %xor_ln781_2

]]></Node>
<StgValue><ssdm name="and_ln700_2"/></StgValue>
</operation>

<operation id="3154" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:356  %or_ln785_39 = or i1 %select_ln777_5, %tmp_141

]]></Node>
<StgValue><ssdm name="or_ln785_39"/></StgValue>
</operation>

<operation id="3155" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:357  %xor_ln785_42 = xor i1 %or_ln785_39, true

]]></Node>
<StgValue><ssdm name="xor_ln785_42"/></StgValue>
</operation>

<operation id="3156" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:358  %xor_ln340_36 = xor i1 %tmp_141, true

]]></Node>
<StgValue><ssdm name="xor_ln340_36"/></StgValue>
</operation>

<operation id="3157" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:359  %or_ln340_68 = or i1 %and_ln781_34, %xor_ln340_36

]]></Node>
<StgValue><ssdm name="or_ln340_68"/></StgValue>
</operation>

<operation id="3158" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:360  %and_ln340_2 = and i1 %or_ln785_39, %or_ln340_68

]]></Node>
<StgValue><ssdm name="and_ln340_2"/></StgValue>
</operation>

<operation id="3159" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:361  %or_ln340_47 = or i1 %or_ln340_68, %xor_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln340_47"/></StgValue>
</operation>

<operation id="3160" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:362  %select_ln340_39 = select i1 %and_ln340_2, i2 %add_ln415_5, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="3161" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:363  %select_ln396_2 = select i1 %and_ln700_2, i2 0, i2 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln396_2"/></StgValue>
</operation>

<operation id="3162" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:364  %select_ln340_139 = select i1 %or_ln340_47, i2 %select_ln340_39, i2 %select_ln396_2

]]></Node>
<StgValue><ssdm name="select_ln340_139"/></StgValue>
</operation>

<operation id="3163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:365  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_139, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:366  %trunc_ln821_2 = trunc i2 %select_ln340_139 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_2"/></StgValue>
</operation>

<operation id="3165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:452  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_3, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="3166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:454  %zext_ln415_7 = zext i1 %tmp_158 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="3167" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:455  %add_ln415_7 = add i2 %trunc_ln708_7, %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="3168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:456  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_7, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="3169" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:457  %xor_ln416_7 = xor i1 %tmp_159, true

]]></Node>
<StgValue><ssdm name="xor_ln416_7"/></StgValue>
</operation>

<operation id="3170" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:458  %and_ln416_7 = and i1 %tmp_157, %xor_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="3171" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:460  %icmp_ln879_11 = icmp eq i9 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="3172" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:461  %icmp_ln768_7 = icmp eq i9 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_7"/></StgValue>
</operation>

<operation id="3173" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:462  %select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_11, i1 %icmp_ln768_7

]]></Node>
<StgValue><ssdm name="select_ln777_7"/></StgValue>
</operation>

<operation id="3174" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:463  %and_ln781_35 = and i1 %and_ln416_7, %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="and_ln781_35"/></StgValue>
</operation>

<operation id="3175" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:464  %xor_ln781_3 = xor i1 %and_ln781_35, true

]]></Node>
<StgValue><ssdm name="xor_ln781_3"/></StgValue>
</operation>

<operation id="3176" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:465  %and_ln700_3 = and i1 %tmp_156, %xor_ln781_3

]]></Node>
<StgValue><ssdm name="and_ln700_3"/></StgValue>
</operation>

<operation id="3177" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:466  %or_ln785_43 = or i1 %select_ln777_7, %tmp_156

]]></Node>
<StgValue><ssdm name="or_ln785_43"/></StgValue>
</operation>

<operation id="3178" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:467  %xor_ln785_47 = xor i1 %or_ln785_43, true

]]></Node>
<StgValue><ssdm name="xor_ln785_47"/></StgValue>
</operation>

<operation id="3179" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:468  %xor_ln340_39 = xor i1 %tmp_156, true

]]></Node>
<StgValue><ssdm name="xor_ln340_39"/></StgValue>
</operation>

<operation id="3180" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:469  %or_ln340_84 = or i1 %and_ln781_35, %xor_ln340_39

]]></Node>
<StgValue><ssdm name="or_ln340_84"/></StgValue>
</operation>

<operation id="3181" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:470  %and_ln340_3 = and i1 %or_ln785_43, %or_ln340_84

]]></Node>
<StgValue><ssdm name="and_ln340_3"/></StgValue>
</operation>

<operation id="3182" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:471  %or_ln340_55 = or i1 %or_ln340_84, %xor_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln340_55"/></StgValue>
</operation>

<operation id="3183" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:472  %select_ln340_43 = select i1 %and_ln340_3, i2 %add_ln415_7, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="3184" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:473  %select_ln396_3 = select i1 %and_ln700_3, i2 0, i2 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln396_3"/></StgValue>
</operation>

<operation id="3185" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:474  %select_ln340_143 = select i1 %or_ln340_55, i2 %select_ln340_43, i2 %select_ln396_3

]]></Node>
<StgValue><ssdm name="select_ln340_143"/></StgValue>
</operation>

<operation id="3186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:475  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_143, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="3187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:476  %trunc_ln821_3 = trunc i2 %select_ln340_143 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_3"/></StgValue>
</operation>

<operation id="3188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:562  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_4, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="3189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:564  %zext_ln415_9 = zext i1 %tmp_173 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="3190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:565  %add_ln415_9 = add i2 %trunc_ln708_9, %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="3191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:566  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_9, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="3192" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:567  %xor_ln416_9 = xor i1 %tmp_174, true

]]></Node>
<StgValue><ssdm name="xor_ln416_9"/></StgValue>
</operation>

<operation id="3193" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:568  %and_ln416_9 = and i1 %tmp_172, %xor_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="3194" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:570  %icmp_ln879_14 = icmp eq i9 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="3195" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:571  %icmp_ln768_9 = icmp eq i9 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_9"/></StgValue>
</operation>

<operation id="3196" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:572  %select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_14, i1 %icmp_ln768_9

]]></Node>
<StgValue><ssdm name="select_ln777_9"/></StgValue>
</operation>

<operation id="3197" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:573  %and_ln781_36 = and i1 %and_ln416_9, %icmp_ln879_14

]]></Node>
<StgValue><ssdm name="and_ln781_36"/></StgValue>
</operation>

<operation id="3198" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:574  %xor_ln781_4 = xor i1 %and_ln781_36, true

]]></Node>
<StgValue><ssdm name="xor_ln781_4"/></StgValue>
</operation>

<operation id="3199" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:575  %and_ln700_4 = and i1 %tmp_171, %xor_ln781_4

]]></Node>
<StgValue><ssdm name="and_ln700_4"/></StgValue>
</operation>

<operation id="3200" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:576  %or_ln785_46 = or i1 %select_ln777_9, %tmp_171

]]></Node>
<StgValue><ssdm name="or_ln785_46"/></StgValue>
</operation>

<operation id="3201" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:577  %xor_ln785_51 = xor i1 %or_ln785_46, true

]]></Node>
<StgValue><ssdm name="xor_ln785_51"/></StgValue>
</operation>

<operation id="3202" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:578  %xor_ln340_41 = xor i1 %tmp_171, true

]]></Node>
<StgValue><ssdm name="xor_ln340_41"/></StgValue>
</operation>

<operation id="3203" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:579  %or_ln340_98 = or i1 %and_ln781_36, %xor_ln340_41

]]></Node>
<StgValue><ssdm name="or_ln340_98"/></StgValue>
</operation>

<operation id="3204" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:580  %and_ln340_4 = and i1 %or_ln785_46, %or_ln340_98

]]></Node>
<StgValue><ssdm name="and_ln340_4"/></StgValue>
</operation>

<operation id="3205" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:581  %or_ln340_63 = or i1 %or_ln340_98, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_63"/></StgValue>
</operation>

<operation id="3206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:582  %select_ln340_46 = select i1 %and_ln340_4, i2 %add_ln415_9, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="3207" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:583  %select_ln396_4 = select i1 %and_ln700_4, i2 0, i2 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln396_4"/></StgValue>
</operation>

<operation id="3208" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:584  %select_ln340_147 = select i1 %or_ln340_63, i2 %select_ln340_46, i2 %select_ln396_4

]]></Node>
<StgValue><ssdm name="select_ln340_147"/></StgValue>
</operation>

<operation id="3209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:585  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_147, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="3210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:586  %trunc_ln821_4 = trunc i2 %select_ln340_147 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_4"/></StgValue>
</operation>

<operation id="3211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:672  %tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_5, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:674  %zext_ln415_11 = zext i1 %tmp_188 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="3213" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:675  %add_ln415_11 = add i2 %trunc_ln708_10, %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="3214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:676  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_11, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3215" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:677  %xor_ln416_11 = xor i1 %tmp_189, true

]]></Node>
<StgValue><ssdm name="xor_ln416_11"/></StgValue>
</operation>

<operation id="3216" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:678  %and_ln416_11 = and i1 %tmp_187, %xor_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln416_11"/></StgValue>
</operation>

<operation id="3217" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:680  %icmp_ln879_17 = icmp eq i9 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="3218" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:681  %icmp_ln768_11 = icmp eq i9 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_11"/></StgValue>
</operation>

<operation id="3219" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:682  %select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_17, i1 %icmp_ln768_11

]]></Node>
<StgValue><ssdm name="select_ln777_11"/></StgValue>
</operation>

<operation id="3220" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:683  %and_ln781_37 = and i1 %and_ln416_11, %icmp_ln879_17

]]></Node>
<StgValue><ssdm name="and_ln781_37"/></StgValue>
</operation>

<operation id="3221" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:684  %xor_ln781_5 = xor i1 %and_ln781_37, true

]]></Node>
<StgValue><ssdm name="xor_ln781_5"/></StgValue>
</operation>

<operation id="3222" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:685  %and_ln700_5 = and i1 %tmp_186, %xor_ln781_5

]]></Node>
<StgValue><ssdm name="and_ln700_5"/></StgValue>
</operation>

<operation id="3223" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:686  %or_ln785_49 = or i1 %select_ln777_11, %tmp_186

]]></Node>
<StgValue><ssdm name="or_ln785_49"/></StgValue>
</operation>

<operation id="3224" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:687  %xor_ln785_55 = xor i1 %or_ln785_49, true

]]></Node>
<StgValue><ssdm name="xor_ln785_55"/></StgValue>
</operation>

<operation id="3225" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:688  %xor_ln340_43 = xor i1 %tmp_186, true

]]></Node>
<StgValue><ssdm name="xor_ln340_43"/></StgValue>
</operation>

<operation id="3226" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:689  %or_ln340_112 = or i1 %and_ln781_37, %xor_ln340_43

]]></Node>
<StgValue><ssdm name="or_ln340_112"/></StgValue>
</operation>

<operation id="3227" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:690  %and_ln340_5 = and i1 %or_ln785_49, %or_ln340_112

]]></Node>
<StgValue><ssdm name="and_ln340_5"/></StgValue>
</operation>

<operation id="3228" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:691  %or_ln340_71 = or i1 %or_ln340_112, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_71"/></StgValue>
</operation>

<operation id="3229" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:692  %select_ln340_49 = select i1 %and_ln340_5, i2 %add_ln415_11, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_49"/></StgValue>
</operation>

<operation id="3230" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:693  %select_ln396_5 = select i1 %and_ln700_5, i2 0, i2 %add_ln415_11

]]></Node>
<StgValue><ssdm name="select_ln396_5"/></StgValue>
</operation>

<operation id="3231" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:694  %select_ln340_151 = select i1 %or_ln340_71, i2 %select_ln340_49, i2 %select_ln396_5

]]></Node>
<StgValue><ssdm name="select_ln340_151"/></StgValue>
</operation>

<operation id="3232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:695  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_151, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:696  %trunc_ln821_5 = trunc i2 %select_ln340_151 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_5"/></StgValue>
</operation>

<operation id="3234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:782  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_6, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:784  %zext_ln415_13 = zext i1 %tmp_203 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="3236" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:785  %add_ln415_13 = add i2 %trunc_ln708_12, %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="3237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:786  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_13, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3238" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:787  %xor_ln416_13 = xor i1 %tmp_204, true

]]></Node>
<StgValue><ssdm name="xor_ln416_13"/></StgValue>
</operation>

<operation id="3239" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:788  %and_ln416_13 = and i1 %tmp_202, %xor_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln416_13"/></StgValue>
</operation>

<operation id="3240" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:790  %icmp_ln879_20 = icmp eq i9 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_20"/></StgValue>
</operation>

<operation id="3241" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:791  %icmp_ln768_13 = icmp eq i9 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_13"/></StgValue>
</operation>

<operation id="3242" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:792  %select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_20, i1 %icmp_ln768_13

]]></Node>
<StgValue><ssdm name="select_ln777_13"/></StgValue>
</operation>

<operation id="3243" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:793  %and_ln781_38 = and i1 %and_ln416_13, %icmp_ln879_20

]]></Node>
<StgValue><ssdm name="and_ln781_38"/></StgValue>
</operation>

<operation id="3244" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:794  %xor_ln781_6 = xor i1 %and_ln781_38, true

]]></Node>
<StgValue><ssdm name="xor_ln781_6"/></StgValue>
</operation>

<operation id="3245" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:795  %and_ln700_6 = and i1 %tmp_201, %xor_ln781_6

]]></Node>
<StgValue><ssdm name="and_ln700_6"/></StgValue>
</operation>

<operation id="3246" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:796  %or_ln785_52 = or i1 %select_ln777_13, %tmp_201

]]></Node>
<StgValue><ssdm name="or_ln785_52"/></StgValue>
</operation>

<operation id="3247" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:797  %xor_ln785_59 = xor i1 %or_ln785_52, true

]]></Node>
<StgValue><ssdm name="xor_ln785_59"/></StgValue>
</operation>

<operation id="3248" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:798  %xor_ln340_45 = xor i1 %tmp_201, true

]]></Node>
<StgValue><ssdm name="xor_ln340_45"/></StgValue>
</operation>

<operation id="3249" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:799  %or_ln340_126 = or i1 %and_ln781_38, %xor_ln340_45

]]></Node>
<StgValue><ssdm name="or_ln340_126"/></StgValue>
</operation>

<operation id="3250" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:800  %and_ln340_6 = and i1 %or_ln785_52, %or_ln340_126

]]></Node>
<StgValue><ssdm name="and_ln340_6"/></StgValue>
</operation>

<operation id="3251" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:801  %or_ln340_79 = or i1 %or_ln340_126, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_79"/></StgValue>
</operation>

<operation id="3252" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:802  %select_ln340_52 = select i1 %and_ln340_6, i2 %add_ln415_13, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_52"/></StgValue>
</operation>

<operation id="3253" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:803  %select_ln396_6 = select i1 %and_ln700_6, i2 0, i2 %add_ln415_13

]]></Node>
<StgValue><ssdm name="select_ln396_6"/></StgValue>
</operation>

<operation id="3254" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:804  %select_ln340_155 = select i1 %or_ln340_79, i2 %select_ln340_52, i2 %select_ln396_6

]]></Node>
<StgValue><ssdm name="select_ln340_155"/></StgValue>
</operation>

<operation id="3255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:805  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_155, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="3256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:806  %trunc_ln821_6 = trunc i2 %select_ln340_155 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_6"/></StgValue>
</operation>

<operation id="3257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:892  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_7, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="3258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:894  %zext_ln415_15 = zext i1 %tmp_218 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="3259" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:895  %add_ln415_15 = add i2 %trunc_ln708_14, %zext_ln415_15

]]></Node>
<StgValue><ssdm name="add_ln415_15"/></StgValue>
</operation>

<operation id="3260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:896  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_15, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="3261" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:897  %xor_ln416_15 = xor i1 %tmp_219, true

]]></Node>
<StgValue><ssdm name="xor_ln416_15"/></StgValue>
</operation>

<operation id="3262" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:898  %and_ln416_15 = and i1 %tmp_217, %xor_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln416_15"/></StgValue>
</operation>

<operation id="3263" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:900  %icmp_ln879_23 = icmp eq i9 %tmp_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_23"/></StgValue>
</operation>

<operation id="3264" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:901  %icmp_ln768_15 = icmp eq i9 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_15"/></StgValue>
</operation>

<operation id="3265" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:902  %select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_23, i1 %icmp_ln768_15

]]></Node>
<StgValue><ssdm name="select_ln777_15"/></StgValue>
</operation>

<operation id="3266" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:903  %and_ln781_39 = and i1 %and_ln416_15, %icmp_ln879_23

]]></Node>
<StgValue><ssdm name="and_ln781_39"/></StgValue>
</operation>

<operation id="3267" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:904  %xor_ln781_7 = xor i1 %and_ln781_39, true

]]></Node>
<StgValue><ssdm name="xor_ln781_7"/></StgValue>
</operation>

<operation id="3268" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:905  %and_ln700_7 = and i1 %tmp_216, %xor_ln781_7

]]></Node>
<StgValue><ssdm name="and_ln700_7"/></StgValue>
</operation>

<operation id="3269" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:906  %or_ln785_55 = or i1 %select_ln777_15, %tmp_216

]]></Node>
<StgValue><ssdm name="or_ln785_55"/></StgValue>
</operation>

<operation id="3270" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:907  %xor_ln785_63 = xor i1 %or_ln785_55, true

]]></Node>
<StgValue><ssdm name="xor_ln785_63"/></StgValue>
</operation>

<operation id="3271" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:908  %xor_ln340_47 = xor i1 %tmp_216, true

]]></Node>
<StgValue><ssdm name="xor_ln340_47"/></StgValue>
</operation>

<operation id="3272" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:909  %or_ln340_140 = or i1 %and_ln781_39, %xor_ln340_47

]]></Node>
<StgValue><ssdm name="or_ln340_140"/></StgValue>
</operation>

<operation id="3273" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:910  %and_ln340_7 = and i1 %or_ln785_55, %or_ln340_140

]]></Node>
<StgValue><ssdm name="and_ln340_7"/></StgValue>
</operation>

<operation id="3274" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:911  %or_ln340_87 = or i1 %or_ln340_140, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_87"/></StgValue>
</operation>

<operation id="3275" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:912  %select_ln340_55 = select i1 %and_ln340_7, i2 %add_ln415_15, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_55"/></StgValue>
</operation>

<operation id="3276" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:913  %select_ln396_7 = select i1 %and_ln700_7, i2 0, i2 %add_ln415_15

]]></Node>
<StgValue><ssdm name="select_ln396_7"/></StgValue>
</operation>

<operation id="3277" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:914  %select_ln340_159 = select i1 %or_ln340_87, i2 %select_ln340_55, i2 %select_ln396_7

]]></Node>
<StgValue><ssdm name="select_ln340_159"/></StgValue>
</operation>

<operation id="3278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:915  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_159, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="3279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:916  %trunc_ln821_7 = trunc i2 %select_ln340_159 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_7"/></StgValue>
</operation>

<operation id="3280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1002  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_8, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1004  %zext_ln415_17 = zext i1 %tmp_233 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="3282" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1005  %add_ln415_17 = add i2 %trunc_ln708_16, %zext_ln415_17

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="3283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1006  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_17, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3284" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1007  %xor_ln416_17 = xor i1 %tmp_234, true

]]></Node>
<StgValue><ssdm name="xor_ln416_17"/></StgValue>
</operation>

<operation id="3285" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1008  %and_ln416_17 = and i1 %tmp_232, %xor_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="3286" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1010  %icmp_ln879_26 = icmp eq i9 %tmp_26, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_26"/></StgValue>
</operation>

<operation id="3287" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1011  %icmp_ln768_17 = icmp eq i9 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_17"/></StgValue>
</operation>

<operation id="3288" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1012  %select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_26, i1 %icmp_ln768_17

]]></Node>
<StgValue><ssdm name="select_ln777_17"/></StgValue>
</operation>

<operation id="3289" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1013  %and_ln781_40 = and i1 %and_ln416_17, %icmp_ln879_26

]]></Node>
<StgValue><ssdm name="and_ln781_40"/></StgValue>
</operation>

<operation id="3290" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1014  %xor_ln781_8 = xor i1 %and_ln781_40, true

]]></Node>
<StgValue><ssdm name="xor_ln781_8"/></StgValue>
</operation>

<operation id="3291" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1015  %and_ln700_8 = and i1 %tmp_231, %xor_ln781_8

]]></Node>
<StgValue><ssdm name="and_ln700_8"/></StgValue>
</operation>

<operation id="3292" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1016  %or_ln785_58 = or i1 %select_ln777_17, %tmp_231

]]></Node>
<StgValue><ssdm name="or_ln785_58"/></StgValue>
</operation>

<operation id="3293" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1017  %xor_ln785_67 = xor i1 %or_ln785_58, true

]]></Node>
<StgValue><ssdm name="xor_ln785_67"/></StgValue>
</operation>

<operation id="3294" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1018  %xor_ln340_49 = xor i1 %tmp_231, true

]]></Node>
<StgValue><ssdm name="xor_ln340_49"/></StgValue>
</operation>

<operation id="3295" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1019  %or_ln340_154 = or i1 %and_ln781_40, %xor_ln340_49

]]></Node>
<StgValue><ssdm name="or_ln340_154"/></StgValue>
</operation>

<operation id="3296" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1020  %and_ln340_8 = and i1 %or_ln785_58, %or_ln340_154

]]></Node>
<StgValue><ssdm name="and_ln340_8"/></StgValue>
</operation>

<operation id="3297" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1021  %or_ln340_94 = or i1 %or_ln340_154, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_94"/></StgValue>
</operation>

<operation id="3298" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1022  %select_ln340_58 = select i1 %and_ln340_8, i2 %add_ln415_17, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_58"/></StgValue>
</operation>

<operation id="3299" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1023  %select_ln396_8 = select i1 %and_ln700_8, i2 0, i2 %add_ln415_17

]]></Node>
<StgValue><ssdm name="select_ln396_8"/></StgValue>
</operation>

<operation id="3300" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1024  %select_ln340_163 = select i1 %or_ln340_94, i2 %select_ln340_58, i2 %select_ln396_8

]]></Node>
<StgValue><ssdm name="select_ln340_163"/></StgValue>
</operation>

<operation id="3301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1025  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_163, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1026  %trunc_ln821_8 = trunc i2 %select_ln340_163 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_8"/></StgValue>
</operation>

<operation id="3303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1112  %tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_9, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1114  %zext_ln415_19 = zext i1 %tmp_248 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_19"/></StgValue>
</operation>

<operation id="3305" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1115  %add_ln415_19 = add i2 %trunc_ln708_18, %zext_ln415_19

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="3306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1116  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_19, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3307" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1117  %xor_ln416_19 = xor i1 %tmp_249, true

]]></Node>
<StgValue><ssdm name="xor_ln416_19"/></StgValue>
</operation>

<operation id="3308" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1118  %and_ln416_19 = and i1 %tmp_247, %xor_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln416_19"/></StgValue>
</operation>

<operation id="3309" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1120  %icmp_ln879_29 = icmp eq i9 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_29"/></StgValue>
</operation>

<operation id="3310" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1121  %icmp_ln768_19 = icmp eq i9 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_19"/></StgValue>
</operation>

<operation id="3311" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1122  %select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_29, i1 %icmp_ln768_19

]]></Node>
<StgValue><ssdm name="select_ln777_19"/></StgValue>
</operation>

<operation id="3312" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1123  %and_ln781_41 = and i1 %and_ln416_19, %icmp_ln879_29

]]></Node>
<StgValue><ssdm name="and_ln781_41"/></StgValue>
</operation>

<operation id="3313" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1124  %xor_ln781_9 = xor i1 %and_ln781_41, true

]]></Node>
<StgValue><ssdm name="xor_ln781_9"/></StgValue>
</operation>

<operation id="3314" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1125  %and_ln700_9 = and i1 %tmp_246, %xor_ln781_9

]]></Node>
<StgValue><ssdm name="and_ln700_9"/></StgValue>
</operation>

<operation id="3315" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1126  %or_ln785_61 = or i1 %select_ln777_19, %tmp_246

]]></Node>
<StgValue><ssdm name="or_ln785_61"/></StgValue>
</operation>

<operation id="3316" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1127  %xor_ln785_71 = xor i1 %or_ln785_61, true

]]></Node>
<StgValue><ssdm name="xor_ln785_71"/></StgValue>
</operation>

<operation id="3317" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1128  %xor_ln340_51 = xor i1 %tmp_246, true

]]></Node>
<StgValue><ssdm name="xor_ln340_51"/></StgValue>
</operation>

<operation id="3318" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1129  %or_ln340_168 = or i1 %and_ln781_41, %xor_ln340_51

]]></Node>
<StgValue><ssdm name="or_ln340_168"/></StgValue>
</operation>

<operation id="3319" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1130  %and_ln340_9 = and i1 %or_ln785_61, %or_ln340_168

]]></Node>
<StgValue><ssdm name="and_ln340_9"/></StgValue>
</operation>

<operation id="3320" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1131  %or_ln340_101 = or i1 %or_ln340_168, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="or_ln340_101"/></StgValue>
</operation>

<operation id="3321" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1132  %select_ln340_61 = select i1 %and_ln340_9, i2 %add_ln415_19, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_61"/></StgValue>
</operation>

<operation id="3322" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1133  %select_ln396_9 = select i1 %and_ln700_9, i2 0, i2 %add_ln415_19

]]></Node>
<StgValue><ssdm name="select_ln396_9"/></StgValue>
</operation>

<operation id="3323" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1134  %select_ln340_167 = select i1 %or_ln340_101, i2 %select_ln340_61, i2 %select_ln396_9

]]></Node>
<StgValue><ssdm name="select_ln340_167"/></StgValue>
</operation>

<operation id="3324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1135  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_167, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1136  %trunc_ln821_9 = trunc i2 %select_ln340_167 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_9"/></StgValue>
</operation>

<operation id="3326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1222  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1224  %zext_ln415_21 = zext i1 %tmp_263 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_21"/></StgValue>
</operation>

<operation id="3328" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1225  %add_ln415_21 = add i2 %trunc_ln708_20, %zext_ln415_21

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="3329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1226  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_21, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3330" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1227  %xor_ln416_21 = xor i1 %tmp_264, true

]]></Node>
<StgValue><ssdm name="xor_ln416_21"/></StgValue>
</operation>

<operation id="3331" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1228  %and_ln416_21 = and i1 %tmp_262, %xor_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln416_21"/></StgValue>
</operation>

<operation id="3332" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1230  %icmp_ln879_32 = icmp eq i9 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_32"/></StgValue>
</operation>

<operation id="3333" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1231  %icmp_ln768_21 = icmp eq i9 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_21"/></StgValue>
</operation>

<operation id="3334" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1232  %select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_32, i1 %icmp_ln768_21

]]></Node>
<StgValue><ssdm name="select_ln777_21"/></StgValue>
</operation>

<operation id="3335" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1233  %and_ln781_42 = and i1 %and_ln416_21, %icmp_ln879_32

]]></Node>
<StgValue><ssdm name="and_ln781_42"/></StgValue>
</operation>

<operation id="3336" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1234  %xor_ln781_10 = xor i1 %and_ln781_42, true

]]></Node>
<StgValue><ssdm name="xor_ln781_10"/></StgValue>
</operation>

<operation id="3337" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1235  %and_ln700_10 = and i1 %tmp_261, %xor_ln781_10

]]></Node>
<StgValue><ssdm name="and_ln700_10"/></StgValue>
</operation>

<operation id="3338" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1236  %or_ln785_64 = or i1 %select_ln777_21, %tmp_261

]]></Node>
<StgValue><ssdm name="or_ln785_64"/></StgValue>
</operation>

<operation id="3339" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1237  %xor_ln785_75 = xor i1 %or_ln785_64, true

]]></Node>
<StgValue><ssdm name="xor_ln785_75"/></StgValue>
</operation>

<operation id="3340" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1238  %xor_ln340_53 = xor i1 %tmp_261, true

]]></Node>
<StgValue><ssdm name="xor_ln340_53"/></StgValue>
</operation>

<operation id="3341" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1239  %or_ln340_182 = or i1 %and_ln781_42, %xor_ln340_53

]]></Node>
<StgValue><ssdm name="or_ln340_182"/></StgValue>
</operation>

<operation id="3342" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1240  %and_ln340_10 = and i1 %or_ln785_64, %or_ln340_182

]]></Node>
<StgValue><ssdm name="and_ln340_10"/></StgValue>
</operation>

<operation id="3343" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1241  %or_ln340_108 = or i1 %or_ln340_182, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="or_ln340_108"/></StgValue>
</operation>

<operation id="3344" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1242  %select_ln340_64 = select i1 %and_ln340_10, i2 %add_ln415_21, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_64"/></StgValue>
</operation>

<operation id="3345" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1243  %select_ln396_10 = select i1 %and_ln700_10, i2 0, i2 %add_ln415_21

]]></Node>
<StgValue><ssdm name="select_ln396_10"/></StgValue>
</operation>

<operation id="3346" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1244  %select_ln340_171 = select i1 %or_ln340_108, i2 %select_ln340_64, i2 %select_ln396_10

]]></Node>
<StgValue><ssdm name="select_ln340_171"/></StgValue>
</operation>

<operation id="3347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1245  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_171, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="3348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1246  %trunc_ln821_10 = trunc i2 %select_ln340_171 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_10"/></StgValue>
</operation>

<operation id="3349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1332  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_11, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1334  %zext_ln415_23 = zext i1 %tmp_278 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="3351" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1335  %add_ln415_23 = add i2 %trunc_ln708_22, %zext_ln415_23

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="3352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1336  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_23, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3353" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1337  %xor_ln416_23 = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="xor_ln416_23"/></StgValue>
</operation>

<operation id="3354" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1338  %and_ln416_23 = and i1 %tmp_277, %xor_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln416_23"/></StgValue>
</operation>

<operation id="3355" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1340  %icmp_ln879_35 = icmp eq i9 %tmp_35, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_35"/></StgValue>
</operation>

<operation id="3356" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1341  %icmp_ln768_23 = icmp eq i9 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_23"/></StgValue>
</operation>

<operation id="3357" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1342  %select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_35, i1 %icmp_ln768_23

]]></Node>
<StgValue><ssdm name="select_ln777_23"/></StgValue>
</operation>

<operation id="3358" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1343  %and_ln781_43 = and i1 %and_ln416_23, %icmp_ln879_35

]]></Node>
<StgValue><ssdm name="and_ln781_43"/></StgValue>
</operation>

<operation id="3359" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1344  %xor_ln781_11 = xor i1 %and_ln781_43, true

]]></Node>
<StgValue><ssdm name="xor_ln781_11"/></StgValue>
</operation>

<operation id="3360" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1345  %and_ln700_11 = and i1 %tmp_276, %xor_ln781_11

]]></Node>
<StgValue><ssdm name="and_ln700_11"/></StgValue>
</operation>

<operation id="3361" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1346  %or_ln785_67 = or i1 %select_ln777_23, %tmp_276

]]></Node>
<StgValue><ssdm name="or_ln785_67"/></StgValue>
</operation>

<operation id="3362" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1347  %xor_ln785_79 = xor i1 %or_ln785_67, true

]]></Node>
<StgValue><ssdm name="xor_ln785_79"/></StgValue>
</operation>

<operation id="3363" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1348  %xor_ln340_55 = xor i1 %tmp_276, true

]]></Node>
<StgValue><ssdm name="xor_ln340_55"/></StgValue>
</operation>

<operation id="3364" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1349  %or_ln340_196 = or i1 %and_ln781_43, %xor_ln340_55

]]></Node>
<StgValue><ssdm name="or_ln340_196"/></StgValue>
</operation>

<operation id="3365" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1350  %and_ln340_11 = and i1 %or_ln785_67, %or_ln340_196

]]></Node>
<StgValue><ssdm name="and_ln340_11"/></StgValue>
</operation>

<operation id="3366" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1351  %or_ln340_115 = or i1 %or_ln340_196, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="or_ln340_115"/></StgValue>
</operation>

<operation id="3367" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1352  %select_ln340_67 = select i1 %and_ln340_11, i2 %add_ln415_23, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_67"/></StgValue>
</operation>

<operation id="3368" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1353  %select_ln396_11 = select i1 %and_ln700_11, i2 0, i2 %add_ln415_23

]]></Node>
<StgValue><ssdm name="select_ln396_11"/></StgValue>
</operation>

<operation id="3369" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1354  %select_ln340_175 = select i1 %or_ln340_115, i2 %select_ln340_67, i2 %select_ln396_11

]]></Node>
<StgValue><ssdm name="select_ln340_175"/></StgValue>
</operation>

<operation id="3370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1355  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_175, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="3371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1356  %trunc_ln821_11 = trunc i2 %select_ln340_175 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_11"/></StgValue>
</operation>

<operation id="3372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1442  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_12, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="3373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1444  %zext_ln415_25 = zext i1 %tmp_293 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="3374" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1445  %add_ln415_25 = add i2 %trunc_ln708_24, %zext_ln415_25

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="3375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1446  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_25, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="3376" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1447  %xor_ln416_25 = xor i1 %tmp_294, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="3377" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1448  %and_ln416_25 = and i1 %tmp_292, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln416_25"/></StgValue>
</operation>

<operation id="3378" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1450  %icmp_ln879_38 = icmp eq i9 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_38"/></StgValue>
</operation>

<operation id="3379" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1451  %icmp_ln768_25 = icmp eq i9 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_25"/></StgValue>
</operation>

<operation id="3380" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1452  %select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_38, i1 %icmp_ln768_25

]]></Node>
<StgValue><ssdm name="select_ln777_25"/></StgValue>
</operation>

<operation id="3381" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1453  %and_ln781_44 = and i1 %and_ln416_25, %icmp_ln879_38

]]></Node>
<StgValue><ssdm name="and_ln781_44"/></StgValue>
</operation>

<operation id="3382" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1454  %xor_ln781_12 = xor i1 %and_ln781_44, true

]]></Node>
<StgValue><ssdm name="xor_ln781_12"/></StgValue>
</operation>

<operation id="3383" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1455  %and_ln700_12 = and i1 %tmp_291, %xor_ln781_12

]]></Node>
<StgValue><ssdm name="and_ln700_12"/></StgValue>
</operation>

<operation id="3384" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1456  %or_ln785_70 = or i1 %select_ln777_25, %tmp_291

]]></Node>
<StgValue><ssdm name="or_ln785_70"/></StgValue>
</operation>

<operation id="3385" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1457  %xor_ln785_83 = xor i1 %or_ln785_70, true

]]></Node>
<StgValue><ssdm name="xor_ln785_83"/></StgValue>
</operation>

<operation id="3386" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1458  %xor_ln340_57 = xor i1 %tmp_291, true

]]></Node>
<StgValue><ssdm name="xor_ln340_57"/></StgValue>
</operation>

<operation id="3387" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1459  %or_ln340_210 = or i1 %and_ln781_44, %xor_ln340_57

]]></Node>
<StgValue><ssdm name="or_ln340_210"/></StgValue>
</operation>

<operation id="3388" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1460  %and_ln340_12 = and i1 %or_ln785_70, %or_ln340_210

]]></Node>
<StgValue><ssdm name="and_ln340_12"/></StgValue>
</operation>

<operation id="3389" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1461  %or_ln340_122 = or i1 %or_ln340_210, %xor_ln785_83

]]></Node>
<StgValue><ssdm name="or_ln340_122"/></StgValue>
</operation>

<operation id="3390" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1462  %select_ln340_70 = select i1 %and_ln340_12, i2 %add_ln415_25, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_70"/></StgValue>
</operation>

<operation id="3391" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1463  %select_ln396_12 = select i1 %and_ln700_12, i2 0, i2 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln396_12"/></StgValue>
</operation>

<operation id="3392" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1464  %select_ln340_179 = select i1 %or_ln340_122, i2 %select_ln340_70, i2 %select_ln396_12

]]></Node>
<StgValue><ssdm name="select_ln340_179"/></StgValue>
</operation>

<operation id="3393" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1465  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_179, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="3394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1466  %trunc_ln821_12 = trunc i2 %select_ln340_179 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_12"/></StgValue>
</operation>

<operation id="3395" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1552  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_13, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="3396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1554  %zext_ln415_27 = zext i1 %tmp_308 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="3397" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1555  %add_ln415_27 = add i2 %trunc_ln708_26, %zext_ln415_27

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="3398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1556  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_27, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="3399" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1557  %xor_ln416_27 = xor i1 %tmp_309, true

]]></Node>
<StgValue><ssdm name="xor_ln416_27"/></StgValue>
</operation>

<operation id="3400" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1558  %and_ln416_27 = and i1 %tmp_307, %xor_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln416_27"/></StgValue>
</operation>

<operation id="3401" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1560  %icmp_ln879_41 = icmp eq i9 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_41"/></StgValue>
</operation>

<operation id="3402" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1561  %icmp_ln768_27 = icmp eq i9 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_27"/></StgValue>
</operation>

<operation id="3403" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1562  %select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_41, i1 %icmp_ln768_27

]]></Node>
<StgValue><ssdm name="select_ln777_27"/></StgValue>
</operation>

<operation id="3404" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1563  %and_ln781_45 = and i1 %and_ln416_27, %icmp_ln879_41

]]></Node>
<StgValue><ssdm name="and_ln781_45"/></StgValue>
</operation>

<operation id="3405" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1564  %xor_ln781_13 = xor i1 %and_ln781_45, true

]]></Node>
<StgValue><ssdm name="xor_ln781_13"/></StgValue>
</operation>

<operation id="3406" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1565  %and_ln700_13 = and i1 %tmp_306, %xor_ln781_13

]]></Node>
<StgValue><ssdm name="and_ln700_13"/></StgValue>
</operation>

<operation id="3407" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1566  %or_ln785_73 = or i1 %select_ln777_27, %tmp_306

]]></Node>
<StgValue><ssdm name="or_ln785_73"/></StgValue>
</operation>

<operation id="3408" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1567  %xor_ln785_87 = xor i1 %or_ln785_73, true

]]></Node>
<StgValue><ssdm name="xor_ln785_87"/></StgValue>
</operation>

<operation id="3409" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1568  %xor_ln340_59 = xor i1 %tmp_306, true

]]></Node>
<StgValue><ssdm name="xor_ln340_59"/></StgValue>
</operation>

<operation id="3410" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1569  %or_ln340_224 = or i1 %and_ln781_45, %xor_ln340_59

]]></Node>
<StgValue><ssdm name="or_ln340_224"/></StgValue>
</operation>

<operation id="3411" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1570  %and_ln340_13 = and i1 %or_ln785_73, %or_ln340_224

]]></Node>
<StgValue><ssdm name="and_ln340_13"/></StgValue>
</operation>

<operation id="3412" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1571  %or_ln340_129 = or i1 %or_ln340_224, %xor_ln785_87

]]></Node>
<StgValue><ssdm name="or_ln340_129"/></StgValue>
</operation>

<operation id="3413" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1572  %select_ln340_73 = select i1 %and_ln340_13, i2 %add_ln415_27, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_73"/></StgValue>
</operation>

<operation id="3414" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1573  %select_ln396_13 = select i1 %and_ln700_13, i2 0, i2 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln396_13"/></StgValue>
</operation>

<operation id="3415" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1574  %select_ln340_183 = select i1 %or_ln340_129, i2 %select_ln340_73, i2 %select_ln396_13

]]></Node>
<StgValue><ssdm name="select_ln340_183"/></StgValue>
</operation>

<operation id="3416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1575  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_183, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="3417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1576  %trunc_ln821_13 = trunc i2 %select_ln340_183 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_13"/></StgValue>
</operation>

<operation id="3418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1662  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="3419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1664  %zext_ln415_29 = zext i1 %tmp_323 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="3420" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1665  %add_ln415_29 = add i2 %trunc_ln708_28, %zext_ln415_29

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="3421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1666  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_29, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="3422" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1667  %xor_ln416_29 = xor i1 %tmp_324, true

]]></Node>
<StgValue><ssdm name="xor_ln416_29"/></StgValue>
</operation>

<operation id="3423" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1668  %and_ln416_29 = and i1 %tmp_322, %xor_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln416_29"/></StgValue>
</operation>

<operation id="3424" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1670  %icmp_ln879_44 = icmp eq i9 %tmp_44, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_44"/></StgValue>
</operation>

<operation id="3425" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1671  %icmp_ln768_29 = icmp eq i9 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_29"/></StgValue>
</operation>

<operation id="3426" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1672  %select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_44, i1 %icmp_ln768_29

]]></Node>
<StgValue><ssdm name="select_ln777_29"/></StgValue>
</operation>

<operation id="3427" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1673  %and_ln781_46 = and i1 %and_ln416_29, %icmp_ln879_44

]]></Node>
<StgValue><ssdm name="and_ln781_46"/></StgValue>
</operation>

<operation id="3428" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1674  %xor_ln781_14 = xor i1 %and_ln781_46, true

]]></Node>
<StgValue><ssdm name="xor_ln781_14"/></StgValue>
</operation>

<operation id="3429" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1675  %and_ln700_14 = and i1 %tmp_321, %xor_ln781_14

]]></Node>
<StgValue><ssdm name="and_ln700_14"/></StgValue>
</operation>

<operation id="3430" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1676  %or_ln785_76 = or i1 %select_ln777_29, %tmp_321

]]></Node>
<StgValue><ssdm name="or_ln785_76"/></StgValue>
</operation>

<operation id="3431" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1677  %xor_ln785_91 = xor i1 %or_ln785_76, true

]]></Node>
<StgValue><ssdm name="xor_ln785_91"/></StgValue>
</operation>

<operation id="3432" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1678  %xor_ln340_61 = xor i1 %tmp_321, true

]]></Node>
<StgValue><ssdm name="xor_ln340_61"/></StgValue>
</operation>

<operation id="3433" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1679  %or_ln340_238 = or i1 %and_ln781_46, %xor_ln340_61

]]></Node>
<StgValue><ssdm name="or_ln340_238"/></StgValue>
</operation>

<operation id="3434" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1680  %and_ln340_14 = and i1 %or_ln785_76, %or_ln340_238

]]></Node>
<StgValue><ssdm name="and_ln340_14"/></StgValue>
</operation>

<operation id="3435" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1681  %or_ln340_136 = or i1 %or_ln340_238, %xor_ln785_91

]]></Node>
<StgValue><ssdm name="or_ln340_136"/></StgValue>
</operation>

<operation id="3436" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1682  %select_ln340_76 = select i1 %and_ln340_14, i2 %add_ln415_29, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_76"/></StgValue>
</operation>

<operation id="3437" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1683  %select_ln396_14 = select i1 %and_ln700_14, i2 0, i2 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln396_14"/></StgValue>
</operation>

<operation id="3438" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1684  %select_ln340_187 = select i1 %or_ln340_136, i2 %select_ln340_76, i2 %select_ln396_14

]]></Node>
<StgValue><ssdm name="select_ln340_187"/></StgValue>
</operation>

<operation id="3439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1685  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_187, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="3440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1686  %trunc_ln821_14 = trunc i2 %select_ln340_187 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_14"/></StgValue>
</operation>

<operation id="3441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1772  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="3442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1774  %zext_ln415_31 = zext i1 %tmp_338 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="3443" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1775  %add_ln415_31 = add i2 %trunc_ln708_30, %zext_ln415_31

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="3444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1776  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_31, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="3445" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1777  %xor_ln416_31 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="xor_ln416_31"/></StgValue>
</operation>

<operation id="3446" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1778  %and_ln416_31 = and i1 %tmp_337, %xor_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln416_31"/></StgValue>
</operation>

<operation id="3447" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1780  %icmp_ln879_47 = icmp eq i9 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_47"/></StgValue>
</operation>

<operation id="3448" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1781  %icmp_ln768_31 = icmp eq i9 %tmp_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_31"/></StgValue>
</operation>

<operation id="3449" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1782  %select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_47, i1 %icmp_ln768_31

]]></Node>
<StgValue><ssdm name="select_ln777_31"/></StgValue>
</operation>

<operation id="3450" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1783  %and_ln781_47 = and i1 %and_ln416_31, %icmp_ln879_47

]]></Node>
<StgValue><ssdm name="and_ln781_47"/></StgValue>
</operation>

<operation id="3451" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1784  %xor_ln781_15 = xor i1 %and_ln781_47, true

]]></Node>
<StgValue><ssdm name="xor_ln781_15"/></StgValue>
</operation>

<operation id="3452" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1785  %and_ln700_15 = and i1 %tmp_336, %xor_ln781_15

]]></Node>
<StgValue><ssdm name="and_ln700_15"/></StgValue>
</operation>

<operation id="3453" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1786  %or_ln785_79 = or i1 %select_ln777_31, %tmp_336

]]></Node>
<StgValue><ssdm name="or_ln785_79"/></StgValue>
</operation>

<operation id="3454" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1787  %xor_ln785_95 = xor i1 %or_ln785_79, true

]]></Node>
<StgValue><ssdm name="xor_ln785_95"/></StgValue>
</operation>

<operation id="3455" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1788  %xor_ln340_63 = xor i1 %tmp_336, true

]]></Node>
<StgValue><ssdm name="xor_ln340_63"/></StgValue>
</operation>

<operation id="3456" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1789  %or_ln340_252 = or i1 %and_ln781_47, %xor_ln340_63

]]></Node>
<StgValue><ssdm name="or_ln340_252"/></StgValue>
</operation>

<operation id="3457" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1790  %and_ln340_15 = and i1 %or_ln785_79, %or_ln340_252

]]></Node>
<StgValue><ssdm name="and_ln340_15"/></StgValue>
</operation>

<operation id="3458" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1791  %or_ln340_143 = or i1 %or_ln340_252, %xor_ln785_95

]]></Node>
<StgValue><ssdm name="or_ln340_143"/></StgValue>
</operation>

<operation id="3459" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1792  %select_ln340_79 = select i1 %and_ln340_15, i2 %add_ln415_31, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_79"/></StgValue>
</operation>

<operation id="3460" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1793  %select_ln396_15 = select i1 %and_ln700_15, i2 0, i2 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln396_15"/></StgValue>
</operation>

<operation id="3461" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1794  %select_ln340_191 = select i1 %or_ln340_143, i2 %select_ln340_79, i2 %select_ln396_15

]]></Node>
<StgValue><ssdm name="select_ln340_191"/></StgValue>
</operation>

<operation id="3462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1795  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_191, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="3463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1796  %trunc_ln821_15 = trunc i2 %select_ln340_191 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_15"/></StgValue>
</operation>

<operation id="3464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1882  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_16, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="3465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1884  %zext_ln415_33 = zext i1 %tmp_353 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="3466" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1885  %add_ln415_33 = add i2 %trunc_ln708_32, %zext_ln415_33

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="3467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1886  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_33, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="3468" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1887  %xor_ln416_33 = xor i1 %tmp_354, true

]]></Node>
<StgValue><ssdm name="xor_ln416_33"/></StgValue>
</operation>

<operation id="3469" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1888  %and_ln416_33 = and i1 %tmp_352, %xor_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln416_33"/></StgValue>
</operation>

<operation id="3470" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1890  %icmp_ln879_50 = icmp eq i9 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_50"/></StgValue>
</operation>

<operation id="3471" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:1891  %icmp_ln768_33 = icmp eq i9 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_33"/></StgValue>
</operation>

<operation id="3472" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:1892  %select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_50, i1 %icmp_ln768_33

]]></Node>
<StgValue><ssdm name="select_ln777_33"/></StgValue>
</operation>

<operation id="3473" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1893  %and_ln781_48 = and i1 %and_ln416_33, %icmp_ln879_50

]]></Node>
<StgValue><ssdm name="and_ln781_48"/></StgValue>
</operation>

<operation id="3474" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1894  %xor_ln781_16 = xor i1 %and_ln781_48, true

]]></Node>
<StgValue><ssdm name="xor_ln781_16"/></StgValue>
</operation>

<operation id="3475" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1895  %and_ln700_16 = and i1 %tmp_351, %xor_ln781_16

]]></Node>
<StgValue><ssdm name="and_ln700_16"/></StgValue>
</operation>

<operation id="3476" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1896  %or_ln785_82 = or i1 %select_ln777_33, %tmp_351

]]></Node>
<StgValue><ssdm name="or_ln785_82"/></StgValue>
</operation>

<operation id="3477" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1897  %xor_ln785_99 = xor i1 %or_ln785_82, true

]]></Node>
<StgValue><ssdm name="xor_ln785_99"/></StgValue>
</operation>

<operation id="3478" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1898  %xor_ln340_65 = xor i1 %tmp_351, true

]]></Node>
<StgValue><ssdm name="xor_ln340_65"/></StgValue>
</operation>

<operation id="3479" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1899  %or_ln340_257 = or i1 %and_ln781_48, %xor_ln340_65

]]></Node>
<StgValue><ssdm name="or_ln340_257"/></StgValue>
</operation>

<operation id="3480" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1900  %and_ln340_16 = and i1 %or_ln785_82, %or_ln340_257

]]></Node>
<StgValue><ssdm name="and_ln340_16"/></StgValue>
</operation>

<operation id="3481" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1901  %or_ln340_150 = or i1 %or_ln340_257, %xor_ln785_99

]]></Node>
<StgValue><ssdm name="or_ln340_150"/></StgValue>
</operation>

<operation id="3482" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1902  %select_ln340_82 = select i1 %and_ln340_16, i2 %add_ln415_33, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_82"/></StgValue>
</operation>

<operation id="3483" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1903  %select_ln396_16 = select i1 %and_ln700_16, i2 0, i2 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln396_16"/></StgValue>
</operation>

<operation id="3484" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:1904  %select_ln340_195 = select i1 %or_ln340_150, i2 %select_ln340_82, i2 %select_ln396_16

]]></Node>
<StgValue><ssdm name="select_ln340_195"/></StgValue>
</operation>

<operation id="3485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1905  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_195, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="3486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:1906  %trunc_ln821_16 = trunc i2 %select_ln340_195 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_16"/></StgValue>
</operation>

<operation id="3487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:1992  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_17, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="3488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:1994  %zext_ln415_35 = zext i1 %tmp_368 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="3489" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:1995  %add_ln415_35 = add i2 %trunc_ln708_34, %zext_ln415_35

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="3490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:1996  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_35, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="3491" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1997  %xor_ln416_35 = xor i1 %tmp_369, true

]]></Node>
<StgValue><ssdm name="xor_ln416_35"/></StgValue>
</operation>

<operation id="3492" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:1998  %and_ln416_35 = and i1 %tmp_367, %xor_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln416_35"/></StgValue>
</operation>

<operation id="3493" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2000  %icmp_ln879_53 = icmp eq i9 %tmp_53, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_53"/></StgValue>
</operation>

<operation id="3494" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2001  %icmp_ln768_35 = icmp eq i9 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_35"/></StgValue>
</operation>

<operation id="3495" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2002  %select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_53, i1 %icmp_ln768_35

]]></Node>
<StgValue><ssdm name="select_ln777_35"/></StgValue>
</operation>

<operation id="3496" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2003  %and_ln781_49 = and i1 %and_ln416_35, %icmp_ln879_53

]]></Node>
<StgValue><ssdm name="and_ln781_49"/></StgValue>
</operation>

<operation id="3497" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2004  %xor_ln781_17 = xor i1 %and_ln781_49, true

]]></Node>
<StgValue><ssdm name="xor_ln781_17"/></StgValue>
</operation>

<operation id="3498" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2005  %and_ln700_17 = and i1 %tmp_366, %xor_ln781_17

]]></Node>
<StgValue><ssdm name="and_ln700_17"/></StgValue>
</operation>

<operation id="3499" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2006  %or_ln785_85 = or i1 %select_ln777_35, %tmp_366

]]></Node>
<StgValue><ssdm name="or_ln785_85"/></StgValue>
</operation>

<operation id="3500" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2007  %xor_ln785_103 = xor i1 %or_ln785_85, true

]]></Node>
<StgValue><ssdm name="xor_ln785_103"/></StgValue>
</operation>

<operation id="3501" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2008  %xor_ln340_67 = xor i1 %tmp_366, true

]]></Node>
<StgValue><ssdm name="xor_ln340_67"/></StgValue>
</operation>

<operation id="3502" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2009  %or_ln340_259 = or i1 %and_ln781_49, %xor_ln340_67

]]></Node>
<StgValue><ssdm name="or_ln340_259"/></StgValue>
</operation>

<operation id="3503" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2010  %and_ln340_17 = and i1 %or_ln785_85, %or_ln340_259

]]></Node>
<StgValue><ssdm name="and_ln340_17"/></StgValue>
</operation>

<operation id="3504" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2011  %or_ln340_157 = or i1 %or_ln340_259, %xor_ln785_103

]]></Node>
<StgValue><ssdm name="or_ln340_157"/></StgValue>
</operation>

<operation id="3505" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2012  %select_ln340_85 = select i1 %and_ln340_17, i2 %add_ln415_35, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_85"/></StgValue>
</operation>

<operation id="3506" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2013  %select_ln396_17 = select i1 %and_ln700_17, i2 0, i2 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln396_17"/></StgValue>
</operation>

<operation id="3507" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2014  %select_ln340_199 = select i1 %or_ln340_157, i2 %select_ln340_85, i2 %select_ln396_17

]]></Node>
<StgValue><ssdm name="select_ln340_199"/></StgValue>
</operation>

<operation id="3508" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2015  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_199, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="3509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2016  %trunc_ln821_17 = trunc i2 %select_ln340_199 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_17"/></StgValue>
</operation>

<operation id="3510" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2102  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_18, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="3511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2104  %zext_ln415_37 = zext i1 %tmp_383 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="3512" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2105  %add_ln415_37 = add i2 %trunc_ln708_36, %zext_ln415_37

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="3513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2106  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_37, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="3514" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2107  %xor_ln416_37 = xor i1 %tmp_384, true

]]></Node>
<StgValue><ssdm name="xor_ln416_37"/></StgValue>
</operation>

<operation id="3515" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2108  %and_ln416_37 = and i1 %tmp_382, %xor_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln416_37"/></StgValue>
</operation>

<operation id="3516" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2110  %icmp_ln879_56 = icmp eq i9 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_56"/></StgValue>
</operation>

<operation id="3517" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2111  %icmp_ln768_37 = icmp eq i9 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_37"/></StgValue>
</operation>

<operation id="3518" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2112  %select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_56, i1 %icmp_ln768_37

]]></Node>
<StgValue><ssdm name="select_ln777_37"/></StgValue>
</operation>

<operation id="3519" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2113  %and_ln781_50 = and i1 %and_ln416_37, %icmp_ln879_56

]]></Node>
<StgValue><ssdm name="and_ln781_50"/></StgValue>
</operation>

<operation id="3520" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2114  %xor_ln781_18 = xor i1 %and_ln781_50, true

]]></Node>
<StgValue><ssdm name="xor_ln781_18"/></StgValue>
</operation>

<operation id="3521" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2115  %and_ln700_18 = and i1 %tmp_381, %xor_ln781_18

]]></Node>
<StgValue><ssdm name="and_ln700_18"/></StgValue>
</operation>

<operation id="3522" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2116  %or_ln785_88 = or i1 %select_ln777_37, %tmp_381

]]></Node>
<StgValue><ssdm name="or_ln785_88"/></StgValue>
</operation>

<operation id="3523" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2117  %xor_ln785_107 = xor i1 %or_ln785_88, true

]]></Node>
<StgValue><ssdm name="xor_ln785_107"/></StgValue>
</operation>

<operation id="3524" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2118  %xor_ln340_69 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="xor_ln340_69"/></StgValue>
</operation>

<operation id="3525" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2119  %or_ln340_261 = or i1 %and_ln781_50, %xor_ln340_69

]]></Node>
<StgValue><ssdm name="or_ln340_261"/></StgValue>
</operation>

<operation id="3526" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2120  %and_ln340_18 = and i1 %or_ln785_88, %or_ln340_261

]]></Node>
<StgValue><ssdm name="and_ln340_18"/></StgValue>
</operation>

<operation id="3527" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2121  %or_ln340_164 = or i1 %or_ln340_261, %xor_ln785_107

]]></Node>
<StgValue><ssdm name="or_ln340_164"/></StgValue>
</operation>

<operation id="3528" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2122  %select_ln340_88 = select i1 %and_ln340_18, i2 %add_ln415_37, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_88"/></StgValue>
</operation>

<operation id="3529" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2123  %select_ln396_18 = select i1 %and_ln700_18, i2 0, i2 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln396_18"/></StgValue>
</operation>

<operation id="3530" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2124  %select_ln340_203 = select i1 %or_ln340_164, i2 %select_ln340_88, i2 %select_ln396_18

]]></Node>
<StgValue><ssdm name="select_ln340_203"/></StgValue>
</operation>

<operation id="3531" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2125  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_203, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="3532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2126  %trunc_ln821_18 = trunc i2 %select_ln340_203 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_18"/></StgValue>
</operation>

<operation id="3533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2212  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_19, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="3534" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2214  %zext_ln415_39 = zext i1 %tmp_398 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="3535" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2215  %add_ln415_39 = add i2 %trunc_ln708_38, %zext_ln415_39

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="3536" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2216  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_39, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="3537" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2217  %xor_ln416_39 = xor i1 %tmp_399, true

]]></Node>
<StgValue><ssdm name="xor_ln416_39"/></StgValue>
</operation>

<operation id="3538" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2218  %and_ln416_39 = and i1 %tmp_397, %xor_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln416_39"/></StgValue>
</operation>

<operation id="3539" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2220  %icmp_ln879_59 = icmp eq i9 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_59"/></StgValue>
</operation>

<operation id="3540" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2221  %icmp_ln768_39 = icmp eq i9 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_39"/></StgValue>
</operation>

<operation id="3541" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2222  %select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_59, i1 %icmp_ln768_39

]]></Node>
<StgValue><ssdm name="select_ln777_39"/></StgValue>
</operation>

<operation id="3542" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2223  %and_ln781_51 = and i1 %and_ln416_39, %icmp_ln879_59

]]></Node>
<StgValue><ssdm name="and_ln781_51"/></StgValue>
</operation>

<operation id="3543" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2224  %xor_ln781_19 = xor i1 %and_ln781_51, true

]]></Node>
<StgValue><ssdm name="xor_ln781_19"/></StgValue>
</operation>

<operation id="3544" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2225  %and_ln700_19 = and i1 %tmp_396, %xor_ln781_19

]]></Node>
<StgValue><ssdm name="and_ln700_19"/></StgValue>
</operation>

<operation id="3545" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2226  %or_ln785_91 = or i1 %select_ln777_39, %tmp_396

]]></Node>
<StgValue><ssdm name="or_ln785_91"/></StgValue>
</operation>

<operation id="3546" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2227  %xor_ln785_111 = xor i1 %or_ln785_91, true

]]></Node>
<StgValue><ssdm name="xor_ln785_111"/></StgValue>
</operation>

<operation id="3547" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2228  %xor_ln340_71 = xor i1 %tmp_396, true

]]></Node>
<StgValue><ssdm name="xor_ln340_71"/></StgValue>
</operation>

<operation id="3548" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2229  %or_ln340_263 = or i1 %and_ln781_51, %xor_ln340_71

]]></Node>
<StgValue><ssdm name="or_ln340_263"/></StgValue>
</operation>

<operation id="3549" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2230  %and_ln340_19 = and i1 %or_ln785_91, %or_ln340_263

]]></Node>
<StgValue><ssdm name="and_ln340_19"/></StgValue>
</operation>

<operation id="3550" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2231  %or_ln340_171 = or i1 %or_ln340_263, %xor_ln785_111

]]></Node>
<StgValue><ssdm name="or_ln340_171"/></StgValue>
</operation>

<operation id="3551" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2232  %select_ln340_91 = select i1 %and_ln340_19, i2 %add_ln415_39, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_91"/></StgValue>
</operation>

<operation id="3552" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2233  %select_ln396_19 = select i1 %and_ln700_19, i2 0, i2 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln396_19"/></StgValue>
</operation>

<operation id="3553" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2234  %select_ln340_207 = select i1 %or_ln340_171, i2 %select_ln340_91, i2 %select_ln396_19

]]></Node>
<StgValue><ssdm name="select_ln340_207"/></StgValue>
</operation>

<operation id="3554" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2235  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_207, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="3555" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2236  %trunc_ln821_19 = trunc i2 %select_ln340_207 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_19"/></StgValue>
</operation>

<operation id="3556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2322  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_20, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="3557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2324  %zext_ln415_41 = zext i1 %tmp_413 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="3558" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2325  %add_ln415_41 = add i2 %trunc_ln708_40, %zext_ln415_41

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="3559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2326  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_41, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="3560" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2327  %xor_ln416_41 = xor i1 %tmp_414, true

]]></Node>
<StgValue><ssdm name="xor_ln416_41"/></StgValue>
</operation>

<operation id="3561" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2328  %and_ln416_41 = and i1 %tmp_412, %xor_ln416_41

]]></Node>
<StgValue><ssdm name="and_ln416_41"/></StgValue>
</operation>

<operation id="3562" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2330  %icmp_ln879_62 = icmp eq i9 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_62"/></StgValue>
</operation>

<operation id="3563" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2331  %icmp_ln768_41 = icmp eq i9 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_41"/></StgValue>
</operation>

<operation id="3564" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2332  %select_ln777_41 = select i1 %and_ln416_41, i1 %icmp_ln879_62, i1 %icmp_ln768_41

]]></Node>
<StgValue><ssdm name="select_ln777_41"/></StgValue>
</operation>

<operation id="3565" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2333  %and_ln781_52 = and i1 %and_ln416_41, %icmp_ln879_62

]]></Node>
<StgValue><ssdm name="and_ln781_52"/></StgValue>
</operation>

<operation id="3566" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2334  %xor_ln781_20 = xor i1 %and_ln781_52, true

]]></Node>
<StgValue><ssdm name="xor_ln781_20"/></StgValue>
</operation>

<operation id="3567" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2335  %and_ln700_20 = and i1 %tmp_411, %xor_ln781_20

]]></Node>
<StgValue><ssdm name="and_ln700_20"/></StgValue>
</operation>

<operation id="3568" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2336  %or_ln785_94 = or i1 %select_ln777_41, %tmp_411

]]></Node>
<StgValue><ssdm name="or_ln785_94"/></StgValue>
</operation>

<operation id="3569" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2337  %xor_ln785_115 = xor i1 %or_ln785_94, true

]]></Node>
<StgValue><ssdm name="xor_ln785_115"/></StgValue>
</operation>

<operation id="3570" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2338  %xor_ln340_73 = xor i1 %tmp_411, true

]]></Node>
<StgValue><ssdm name="xor_ln340_73"/></StgValue>
</operation>

<operation id="3571" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2339  %or_ln340_265 = or i1 %and_ln781_52, %xor_ln340_73

]]></Node>
<StgValue><ssdm name="or_ln340_265"/></StgValue>
</operation>

<operation id="3572" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2340  %and_ln340_20 = and i1 %or_ln785_94, %or_ln340_265

]]></Node>
<StgValue><ssdm name="and_ln340_20"/></StgValue>
</operation>

<operation id="3573" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2341  %or_ln340_178 = or i1 %or_ln340_265, %xor_ln785_115

]]></Node>
<StgValue><ssdm name="or_ln340_178"/></StgValue>
</operation>

<operation id="3574" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2342  %select_ln340_94 = select i1 %and_ln340_20, i2 %add_ln415_41, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_94"/></StgValue>
</operation>

<operation id="3575" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2343  %select_ln396_20 = select i1 %and_ln700_20, i2 0, i2 %add_ln415_41

]]></Node>
<StgValue><ssdm name="select_ln396_20"/></StgValue>
</operation>

<operation id="3576" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2344  %select_ln340_211 = select i1 %or_ln340_178, i2 %select_ln340_94, i2 %select_ln396_20

]]></Node>
<StgValue><ssdm name="select_ln340_211"/></StgValue>
</operation>

<operation id="3577" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2345  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_211, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="3578" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2346  %trunc_ln821_20 = trunc i2 %select_ln340_211 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_20"/></StgValue>
</operation>

<operation id="3579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2432  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_21, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="3580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2434  %zext_ln415_43 = zext i1 %tmp_428 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="3581" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2435  %add_ln415_43 = add i2 %trunc_ln708_42, %zext_ln415_43

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="3582" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2436  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_43, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="3583" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2437  %xor_ln416_43 = xor i1 %tmp_429, true

]]></Node>
<StgValue><ssdm name="xor_ln416_43"/></StgValue>
</operation>

<operation id="3584" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2438  %and_ln416_43 = and i1 %tmp_427, %xor_ln416_43

]]></Node>
<StgValue><ssdm name="and_ln416_43"/></StgValue>
</operation>

<operation id="3585" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2440  %icmp_ln879_65 = icmp eq i9 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_65"/></StgValue>
</operation>

<operation id="3586" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2441  %icmp_ln768_43 = icmp eq i9 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_43"/></StgValue>
</operation>

<operation id="3587" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2442  %select_ln777_43 = select i1 %and_ln416_43, i1 %icmp_ln879_65, i1 %icmp_ln768_43

]]></Node>
<StgValue><ssdm name="select_ln777_43"/></StgValue>
</operation>

<operation id="3588" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2443  %and_ln781_53 = and i1 %and_ln416_43, %icmp_ln879_65

]]></Node>
<StgValue><ssdm name="and_ln781_53"/></StgValue>
</operation>

<operation id="3589" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2444  %xor_ln781_21 = xor i1 %and_ln781_53, true

]]></Node>
<StgValue><ssdm name="xor_ln781_21"/></StgValue>
</operation>

<operation id="3590" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2445  %and_ln700_21 = and i1 %tmp_426, %xor_ln781_21

]]></Node>
<StgValue><ssdm name="and_ln700_21"/></StgValue>
</operation>

<operation id="3591" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2446  %or_ln785_97 = or i1 %select_ln777_43, %tmp_426

]]></Node>
<StgValue><ssdm name="or_ln785_97"/></StgValue>
</operation>

<operation id="3592" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2447  %xor_ln785_119 = xor i1 %or_ln785_97, true

]]></Node>
<StgValue><ssdm name="xor_ln785_119"/></StgValue>
</operation>

<operation id="3593" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2448  %xor_ln340_75 = xor i1 %tmp_426, true

]]></Node>
<StgValue><ssdm name="xor_ln340_75"/></StgValue>
</operation>

<operation id="3594" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2449  %or_ln340_267 = or i1 %and_ln781_53, %xor_ln340_75

]]></Node>
<StgValue><ssdm name="or_ln340_267"/></StgValue>
</operation>

<operation id="3595" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2450  %and_ln340_21 = and i1 %or_ln785_97, %or_ln340_267

]]></Node>
<StgValue><ssdm name="and_ln340_21"/></StgValue>
</operation>

<operation id="3596" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2451  %or_ln340_185 = or i1 %or_ln340_267, %xor_ln785_119

]]></Node>
<StgValue><ssdm name="or_ln340_185"/></StgValue>
</operation>

<operation id="3597" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2452  %select_ln340_97 = select i1 %and_ln340_21, i2 %add_ln415_43, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_97"/></StgValue>
</operation>

<operation id="3598" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2453  %select_ln396_21 = select i1 %and_ln700_21, i2 0, i2 %add_ln415_43

]]></Node>
<StgValue><ssdm name="select_ln396_21"/></StgValue>
</operation>

<operation id="3599" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2454  %select_ln340_215 = select i1 %or_ln340_185, i2 %select_ln340_97, i2 %select_ln396_21

]]></Node>
<StgValue><ssdm name="select_ln340_215"/></StgValue>
</operation>

<operation id="3600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2455  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_215, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="3601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2456  %trunc_ln821_21 = trunc i2 %select_ln340_215 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_21"/></StgValue>
</operation>

<operation id="3602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2542  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_22, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="3603" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2544  %zext_ln415_45 = zext i1 %tmp_443 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="3604" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2545  %add_ln415_45 = add i2 %trunc_ln708_44, %zext_ln415_45

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="3605" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2546  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_45, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="3606" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2547  %xor_ln416_45 = xor i1 %tmp_444, true

]]></Node>
<StgValue><ssdm name="xor_ln416_45"/></StgValue>
</operation>

<operation id="3607" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2548  %and_ln416_45 = and i1 %tmp_442, %xor_ln416_45

]]></Node>
<StgValue><ssdm name="and_ln416_45"/></StgValue>
</operation>

<operation id="3608" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2550  %icmp_ln879_68 = icmp eq i9 %tmp_68, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_68"/></StgValue>
</operation>

<operation id="3609" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2551  %icmp_ln768_45 = icmp eq i9 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_45"/></StgValue>
</operation>

<operation id="3610" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2552  %select_ln777_45 = select i1 %and_ln416_45, i1 %icmp_ln879_68, i1 %icmp_ln768_45

]]></Node>
<StgValue><ssdm name="select_ln777_45"/></StgValue>
</operation>

<operation id="3611" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2553  %and_ln781_54 = and i1 %and_ln416_45, %icmp_ln879_68

]]></Node>
<StgValue><ssdm name="and_ln781_54"/></StgValue>
</operation>

<operation id="3612" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2554  %xor_ln781_22 = xor i1 %and_ln781_54, true

]]></Node>
<StgValue><ssdm name="xor_ln781_22"/></StgValue>
</operation>

<operation id="3613" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2555  %and_ln700_22 = and i1 %tmp_441, %xor_ln781_22

]]></Node>
<StgValue><ssdm name="and_ln700_22"/></StgValue>
</operation>

<operation id="3614" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2556  %or_ln785_100 = or i1 %select_ln777_45, %tmp_441

]]></Node>
<StgValue><ssdm name="or_ln785_100"/></StgValue>
</operation>

<operation id="3615" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2557  %xor_ln785_123 = xor i1 %or_ln785_100, true

]]></Node>
<StgValue><ssdm name="xor_ln785_123"/></StgValue>
</operation>

<operation id="3616" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2558  %xor_ln340_77 = xor i1 %tmp_441, true

]]></Node>
<StgValue><ssdm name="xor_ln340_77"/></StgValue>
</operation>

<operation id="3617" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2559  %or_ln340_269 = or i1 %and_ln781_54, %xor_ln340_77

]]></Node>
<StgValue><ssdm name="or_ln340_269"/></StgValue>
</operation>

<operation id="3618" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2560  %and_ln340_22 = and i1 %or_ln785_100, %or_ln340_269

]]></Node>
<StgValue><ssdm name="and_ln340_22"/></StgValue>
</operation>

<operation id="3619" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2561  %or_ln340_192 = or i1 %or_ln340_269, %xor_ln785_123

]]></Node>
<StgValue><ssdm name="or_ln340_192"/></StgValue>
</operation>

<operation id="3620" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2562  %select_ln340_100 = select i1 %and_ln340_22, i2 %add_ln415_45, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_100"/></StgValue>
</operation>

<operation id="3621" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2563  %select_ln396_22 = select i1 %and_ln700_22, i2 0, i2 %add_ln415_45

]]></Node>
<StgValue><ssdm name="select_ln396_22"/></StgValue>
</operation>

<operation id="3622" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2564  %select_ln340_219 = select i1 %or_ln340_192, i2 %select_ln340_100, i2 %select_ln396_22

]]></Node>
<StgValue><ssdm name="select_ln340_219"/></StgValue>
</operation>

<operation id="3623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2565  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_219, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="3624" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2566  %trunc_ln821_22 = trunc i2 %select_ln340_219 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_22"/></StgValue>
</operation>

<operation id="3625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2652  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_23, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="3626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2654  %zext_ln415_47 = zext i1 %tmp_458 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="3627" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2655  %add_ln415_47 = add i2 %trunc_ln708_46, %zext_ln415_47

]]></Node>
<StgValue><ssdm name="add_ln415_47"/></StgValue>
</operation>

<operation id="3628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2656  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_47, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="3629" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2657  %xor_ln416_47 = xor i1 %tmp_459, true

]]></Node>
<StgValue><ssdm name="xor_ln416_47"/></StgValue>
</operation>

<operation id="3630" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2658  %and_ln416_47 = and i1 %tmp_457, %xor_ln416_47

]]></Node>
<StgValue><ssdm name="and_ln416_47"/></StgValue>
</operation>

<operation id="3631" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2660  %icmp_ln879_71 = icmp eq i9 %tmp_71, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_71"/></StgValue>
</operation>

<operation id="3632" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2661  %icmp_ln768_47 = icmp eq i9 %tmp_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_47"/></StgValue>
</operation>

<operation id="3633" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2662  %select_ln777_47 = select i1 %and_ln416_47, i1 %icmp_ln879_71, i1 %icmp_ln768_47

]]></Node>
<StgValue><ssdm name="select_ln777_47"/></StgValue>
</operation>

<operation id="3634" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2663  %and_ln781_55 = and i1 %and_ln416_47, %icmp_ln879_71

]]></Node>
<StgValue><ssdm name="and_ln781_55"/></StgValue>
</operation>

<operation id="3635" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2664  %xor_ln781_23 = xor i1 %and_ln781_55, true

]]></Node>
<StgValue><ssdm name="xor_ln781_23"/></StgValue>
</operation>

<operation id="3636" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2665  %and_ln700_23 = and i1 %tmp_456, %xor_ln781_23

]]></Node>
<StgValue><ssdm name="and_ln700_23"/></StgValue>
</operation>

<operation id="3637" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2666  %or_ln785_103 = or i1 %select_ln777_47, %tmp_456

]]></Node>
<StgValue><ssdm name="or_ln785_103"/></StgValue>
</operation>

<operation id="3638" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2667  %xor_ln785_127 = xor i1 %or_ln785_103, true

]]></Node>
<StgValue><ssdm name="xor_ln785_127"/></StgValue>
</operation>

<operation id="3639" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2668  %xor_ln340_79 = xor i1 %tmp_456, true

]]></Node>
<StgValue><ssdm name="xor_ln340_79"/></StgValue>
</operation>

<operation id="3640" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2669  %or_ln340_271 = or i1 %and_ln781_55, %xor_ln340_79

]]></Node>
<StgValue><ssdm name="or_ln340_271"/></StgValue>
</operation>

<operation id="3641" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2670  %and_ln340_23 = and i1 %or_ln785_103, %or_ln340_271

]]></Node>
<StgValue><ssdm name="and_ln340_23"/></StgValue>
</operation>

<operation id="3642" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2671  %or_ln340_199 = or i1 %or_ln340_271, %xor_ln785_127

]]></Node>
<StgValue><ssdm name="or_ln340_199"/></StgValue>
</operation>

<operation id="3643" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2672  %select_ln340_103 = select i1 %and_ln340_23, i2 %add_ln415_47, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_103"/></StgValue>
</operation>

<operation id="3644" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2673  %select_ln396_23 = select i1 %and_ln700_23, i2 0, i2 %add_ln415_47

]]></Node>
<StgValue><ssdm name="select_ln396_23"/></StgValue>
</operation>

<operation id="3645" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2674  %select_ln340_223 = select i1 %or_ln340_199, i2 %select_ln340_103, i2 %select_ln396_23

]]></Node>
<StgValue><ssdm name="select_ln340_223"/></StgValue>
</operation>

<operation id="3646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2675  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_223, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="3647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2676  %trunc_ln821_23 = trunc i2 %select_ln340_223 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_23"/></StgValue>
</operation>

<operation id="3648" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2762  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_24, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="3649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2764  %zext_ln415_49 = zext i1 %tmp_473 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="3650" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2765  %add_ln415_49 = add i2 %trunc_ln708_48, %zext_ln415_49

]]></Node>
<StgValue><ssdm name="add_ln415_49"/></StgValue>
</operation>

<operation id="3651" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2766  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_49, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="3652" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2767  %xor_ln416_49 = xor i1 %tmp_474, true

]]></Node>
<StgValue><ssdm name="xor_ln416_49"/></StgValue>
</operation>

<operation id="3653" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2768  %and_ln416_49 = and i1 %tmp_472, %xor_ln416_49

]]></Node>
<StgValue><ssdm name="and_ln416_49"/></StgValue>
</operation>

<operation id="3654" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2770  %icmp_ln879_74 = icmp eq i9 %tmp_74, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_74"/></StgValue>
</operation>

<operation id="3655" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2771  %icmp_ln768_49 = icmp eq i9 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_49"/></StgValue>
</operation>

<operation id="3656" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2772  %select_ln777_49 = select i1 %and_ln416_49, i1 %icmp_ln879_74, i1 %icmp_ln768_49

]]></Node>
<StgValue><ssdm name="select_ln777_49"/></StgValue>
</operation>

<operation id="3657" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2773  %and_ln781_56 = and i1 %and_ln416_49, %icmp_ln879_74

]]></Node>
<StgValue><ssdm name="and_ln781_56"/></StgValue>
</operation>

<operation id="3658" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2774  %xor_ln781_24 = xor i1 %and_ln781_56, true

]]></Node>
<StgValue><ssdm name="xor_ln781_24"/></StgValue>
</operation>

<operation id="3659" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2775  %and_ln700_24 = and i1 %tmp_471, %xor_ln781_24

]]></Node>
<StgValue><ssdm name="and_ln700_24"/></StgValue>
</operation>

<operation id="3660" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2776  %or_ln785_106 = or i1 %select_ln777_49, %tmp_471

]]></Node>
<StgValue><ssdm name="or_ln785_106"/></StgValue>
</operation>

<operation id="3661" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2777  %xor_ln785_131 = xor i1 %or_ln785_106, true

]]></Node>
<StgValue><ssdm name="xor_ln785_131"/></StgValue>
</operation>

<operation id="3662" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2778  %xor_ln340_81 = xor i1 %tmp_471, true

]]></Node>
<StgValue><ssdm name="xor_ln340_81"/></StgValue>
</operation>

<operation id="3663" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2779  %or_ln340_273 = or i1 %and_ln781_56, %xor_ln340_81

]]></Node>
<StgValue><ssdm name="or_ln340_273"/></StgValue>
</operation>

<operation id="3664" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2780  %and_ln340_24 = and i1 %or_ln785_106, %or_ln340_273

]]></Node>
<StgValue><ssdm name="and_ln340_24"/></StgValue>
</operation>

<operation id="3665" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2781  %or_ln340_206 = or i1 %or_ln340_273, %xor_ln785_131

]]></Node>
<StgValue><ssdm name="or_ln340_206"/></StgValue>
</operation>

<operation id="3666" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2782  %select_ln340_106 = select i1 %and_ln340_24, i2 %add_ln415_49, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_106"/></StgValue>
</operation>

<operation id="3667" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2783  %select_ln396_24 = select i1 %and_ln700_24, i2 0, i2 %add_ln415_49

]]></Node>
<StgValue><ssdm name="select_ln396_24"/></StgValue>
</operation>

<operation id="3668" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2784  %select_ln340_227 = select i1 %or_ln340_206, i2 %select_ln340_106, i2 %select_ln396_24

]]></Node>
<StgValue><ssdm name="select_ln340_227"/></StgValue>
</operation>

<operation id="3669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2785  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_227, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="3670" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2786  %trunc_ln821_24 = trunc i2 %select_ln340_227 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_24"/></StgValue>
</operation>

<operation id="3671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2872  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_25, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="3672" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2874  %zext_ln415_51 = zext i1 %tmp_488 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_51"/></StgValue>
</operation>

<operation id="3673" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2875  %add_ln415_51 = add i2 %trunc_ln708_50, %zext_ln415_51

]]></Node>
<StgValue><ssdm name="add_ln415_51"/></StgValue>
</operation>

<operation id="3674" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2876  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_51, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="3675" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2877  %xor_ln416_51 = xor i1 %tmp_489, true

]]></Node>
<StgValue><ssdm name="xor_ln416_51"/></StgValue>
</operation>

<operation id="3676" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2878  %and_ln416_51 = and i1 %tmp_487, %xor_ln416_51

]]></Node>
<StgValue><ssdm name="and_ln416_51"/></StgValue>
</operation>

<operation id="3677" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2880  %icmp_ln879_77 = icmp eq i9 %tmp_77, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_77"/></StgValue>
</operation>

<operation id="3678" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2881  %icmp_ln768_51 = icmp eq i9 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_51"/></StgValue>
</operation>

<operation id="3679" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2882  %select_ln777_51 = select i1 %and_ln416_51, i1 %icmp_ln879_77, i1 %icmp_ln768_51

]]></Node>
<StgValue><ssdm name="select_ln777_51"/></StgValue>
</operation>

<operation id="3680" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2883  %and_ln781_57 = and i1 %and_ln416_51, %icmp_ln879_77

]]></Node>
<StgValue><ssdm name="and_ln781_57"/></StgValue>
</operation>

<operation id="3681" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2884  %xor_ln781_25 = xor i1 %and_ln781_57, true

]]></Node>
<StgValue><ssdm name="xor_ln781_25"/></StgValue>
</operation>

<operation id="3682" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2885  %and_ln700_25 = and i1 %tmp_486, %xor_ln781_25

]]></Node>
<StgValue><ssdm name="and_ln700_25"/></StgValue>
</operation>

<operation id="3683" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2886  %or_ln785_109 = or i1 %select_ln777_51, %tmp_486

]]></Node>
<StgValue><ssdm name="or_ln785_109"/></StgValue>
</operation>

<operation id="3684" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2887  %xor_ln785_135 = xor i1 %or_ln785_109, true

]]></Node>
<StgValue><ssdm name="xor_ln785_135"/></StgValue>
</operation>

<operation id="3685" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2888  %xor_ln340_83 = xor i1 %tmp_486, true

]]></Node>
<StgValue><ssdm name="xor_ln340_83"/></StgValue>
</operation>

<operation id="3686" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2889  %or_ln340_275 = or i1 %and_ln781_57, %xor_ln340_83

]]></Node>
<StgValue><ssdm name="or_ln340_275"/></StgValue>
</operation>

<operation id="3687" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2890  %and_ln340_25 = and i1 %or_ln785_109, %or_ln340_275

]]></Node>
<StgValue><ssdm name="and_ln340_25"/></StgValue>
</operation>

<operation id="3688" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2891  %or_ln340_213 = or i1 %or_ln340_275, %xor_ln785_135

]]></Node>
<StgValue><ssdm name="or_ln340_213"/></StgValue>
</operation>

<operation id="3689" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2892  %select_ln340_109 = select i1 %and_ln340_25, i2 %add_ln415_51, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_109"/></StgValue>
</operation>

<operation id="3690" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2893  %select_ln396_25 = select i1 %and_ln700_25, i2 0, i2 %add_ln415_51

]]></Node>
<StgValue><ssdm name="select_ln396_25"/></StgValue>
</operation>

<operation id="3691" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:2894  %select_ln340_231 = select i1 %or_ln340_213, i2 %select_ln340_109, i2 %select_ln396_25

]]></Node>
<StgValue><ssdm name="select_ln340_231"/></StgValue>
</operation>

<operation id="3692" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2895  %tmp_490 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_231, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="3693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:2896  %trunc_ln821_25 = trunc i2 %select_ln340_231 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_25"/></StgValue>
</operation>

<operation id="3694" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:2982  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_26, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="3695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:2984  %zext_ln415_53 = zext i1 %tmp_503 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_53"/></StgValue>
</operation>

<operation id="3696" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:2985  %add_ln415_53 = add i2 %trunc_ln708_52, %zext_ln415_53

]]></Node>
<StgValue><ssdm name="add_ln415_53"/></StgValue>
</operation>

<operation id="3697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:2986  %tmp_504 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_53, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="3698" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2987  %xor_ln416_53 = xor i1 %tmp_504, true

]]></Node>
<StgValue><ssdm name="xor_ln416_53"/></StgValue>
</operation>

<operation id="3699" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2988  %and_ln416_53 = and i1 %tmp_502, %xor_ln416_53

]]></Node>
<StgValue><ssdm name="and_ln416_53"/></StgValue>
</operation>

<operation id="3700" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2990  %icmp_ln879_80 = icmp eq i9 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_80"/></StgValue>
</operation>

<operation id="3701" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:2991  %icmp_ln768_53 = icmp eq i9 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_53"/></StgValue>
</operation>

<operation id="3702" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:2992  %select_ln777_53 = select i1 %and_ln416_53, i1 %icmp_ln879_80, i1 %icmp_ln768_53

]]></Node>
<StgValue><ssdm name="select_ln777_53"/></StgValue>
</operation>

<operation id="3703" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2993  %and_ln781_58 = and i1 %and_ln416_53, %icmp_ln879_80

]]></Node>
<StgValue><ssdm name="and_ln781_58"/></StgValue>
</operation>

<operation id="3704" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2994  %xor_ln781_26 = xor i1 %and_ln781_58, true

]]></Node>
<StgValue><ssdm name="xor_ln781_26"/></StgValue>
</operation>

<operation id="3705" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2995  %and_ln700_26 = and i1 %tmp_501, %xor_ln781_26

]]></Node>
<StgValue><ssdm name="and_ln700_26"/></StgValue>
</operation>

<operation id="3706" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2996  %or_ln785_112 = or i1 %select_ln777_53, %tmp_501

]]></Node>
<StgValue><ssdm name="or_ln785_112"/></StgValue>
</operation>

<operation id="3707" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2997  %xor_ln785_139 = xor i1 %or_ln785_112, true

]]></Node>
<StgValue><ssdm name="xor_ln785_139"/></StgValue>
</operation>

<operation id="3708" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2998  %xor_ln340_85 = xor i1 %tmp_501, true

]]></Node>
<StgValue><ssdm name="xor_ln340_85"/></StgValue>
</operation>

<operation id="3709" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:2999  %or_ln340_277 = or i1 %and_ln781_58, %xor_ln340_85

]]></Node>
<StgValue><ssdm name="or_ln340_277"/></StgValue>
</operation>

<operation id="3710" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3000  %and_ln340_26 = and i1 %or_ln785_112, %or_ln340_277

]]></Node>
<StgValue><ssdm name="and_ln340_26"/></StgValue>
</operation>

<operation id="3711" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3001  %or_ln340_220 = or i1 %or_ln340_277, %xor_ln785_139

]]></Node>
<StgValue><ssdm name="or_ln340_220"/></StgValue>
</operation>

<operation id="3712" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3002  %select_ln340_112 = select i1 %and_ln340_26, i2 %add_ln415_53, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_112"/></StgValue>
</operation>

<operation id="3713" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3003  %select_ln396_26 = select i1 %and_ln700_26, i2 0, i2 %add_ln415_53

]]></Node>
<StgValue><ssdm name="select_ln396_26"/></StgValue>
</operation>

<operation id="3714" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3004  %select_ln340_235 = select i1 %or_ln340_220, i2 %select_ln340_112, i2 %select_ln396_26

]]></Node>
<StgValue><ssdm name="select_ln340_235"/></StgValue>
</operation>

<operation id="3715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3005  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_235, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="3716" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:3006  %trunc_ln821_26 = trunc i2 %select_ln340_235 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_26"/></StgValue>
</operation>

<operation id="3717" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3092  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_27, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="3718" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:3094  %zext_ln415_55 = zext i1 %tmp_518 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_55"/></StgValue>
</operation>

<operation id="3719" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:3095  %add_ln415_55 = add i2 %trunc_ln708_54, %zext_ln415_55

]]></Node>
<StgValue><ssdm name="add_ln415_55"/></StgValue>
</operation>

<operation id="3720" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3096  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_55, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="3721" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3097  %xor_ln416_55 = xor i1 %tmp_519, true

]]></Node>
<StgValue><ssdm name="xor_ln416_55"/></StgValue>
</operation>

<operation id="3722" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3098  %and_ln416_55 = and i1 %tmp_517, %xor_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln416_55"/></StgValue>
</operation>

<operation id="3723" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3100  %icmp_ln879_83 = icmp eq i9 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_83"/></StgValue>
</operation>

<operation id="3724" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3101  %icmp_ln768_55 = icmp eq i9 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_55"/></StgValue>
</operation>

<operation id="3725" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3102  %select_ln777_55 = select i1 %and_ln416_55, i1 %icmp_ln879_83, i1 %icmp_ln768_55

]]></Node>
<StgValue><ssdm name="select_ln777_55"/></StgValue>
</operation>

<operation id="3726" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3103  %and_ln781_59 = and i1 %and_ln416_55, %icmp_ln879_83

]]></Node>
<StgValue><ssdm name="and_ln781_59"/></StgValue>
</operation>

<operation id="3727" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3104  %xor_ln781_27 = xor i1 %and_ln781_59, true

]]></Node>
<StgValue><ssdm name="xor_ln781_27"/></StgValue>
</operation>

<operation id="3728" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3105  %and_ln700_27 = and i1 %tmp_516, %xor_ln781_27

]]></Node>
<StgValue><ssdm name="and_ln700_27"/></StgValue>
</operation>

<operation id="3729" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3106  %or_ln785_115 = or i1 %select_ln777_55, %tmp_516

]]></Node>
<StgValue><ssdm name="or_ln785_115"/></StgValue>
</operation>

<operation id="3730" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3107  %xor_ln785_143 = xor i1 %or_ln785_115, true

]]></Node>
<StgValue><ssdm name="xor_ln785_143"/></StgValue>
</operation>

<operation id="3731" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3108  %xor_ln340_87 = xor i1 %tmp_516, true

]]></Node>
<StgValue><ssdm name="xor_ln340_87"/></StgValue>
</operation>

<operation id="3732" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3109  %or_ln340_279 = or i1 %and_ln781_59, %xor_ln340_87

]]></Node>
<StgValue><ssdm name="or_ln340_279"/></StgValue>
</operation>

<operation id="3733" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3110  %and_ln340_27 = and i1 %or_ln785_115, %or_ln340_279

]]></Node>
<StgValue><ssdm name="and_ln340_27"/></StgValue>
</operation>

<operation id="3734" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3111  %or_ln340_227 = or i1 %or_ln340_279, %xor_ln785_143

]]></Node>
<StgValue><ssdm name="or_ln340_227"/></StgValue>
</operation>

<operation id="3735" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3112  %select_ln340_115 = select i1 %and_ln340_27, i2 %add_ln415_55, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_115"/></StgValue>
</operation>

<operation id="3736" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3113  %select_ln396_27 = select i1 %and_ln700_27, i2 0, i2 %add_ln415_55

]]></Node>
<StgValue><ssdm name="select_ln396_27"/></StgValue>
</operation>

<operation id="3737" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3114  %select_ln340_239 = select i1 %or_ln340_227, i2 %select_ln340_115, i2 %select_ln396_27

]]></Node>
<StgValue><ssdm name="select_ln340_239"/></StgValue>
</operation>

<operation id="3738" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3115  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_239, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="3739" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:3116  %trunc_ln821_27 = trunc i2 %select_ln340_239 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_27"/></StgValue>
</operation>

<operation id="3740" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3202  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_28, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="3741" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:3204  %zext_ln415_57 = zext i1 %tmp_533 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_57"/></StgValue>
</operation>

<operation id="3742" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:3205  %add_ln415_57 = add i2 %trunc_ln708_56, %zext_ln415_57

]]></Node>
<StgValue><ssdm name="add_ln415_57"/></StgValue>
</operation>

<operation id="3743" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3206  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_57, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="3744" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3207  %xor_ln416_57 = xor i1 %tmp_534, true

]]></Node>
<StgValue><ssdm name="xor_ln416_57"/></StgValue>
</operation>

<operation id="3745" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3208  %and_ln416_57 = and i1 %tmp_532, %xor_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln416_57"/></StgValue>
</operation>

<operation id="3746" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3210  %icmp_ln879_86 = icmp eq i9 %tmp_86, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_86"/></StgValue>
</operation>

<operation id="3747" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3211  %icmp_ln768_57 = icmp eq i9 %tmp_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_57"/></StgValue>
</operation>

<operation id="3748" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3212  %select_ln777_57 = select i1 %and_ln416_57, i1 %icmp_ln879_86, i1 %icmp_ln768_57

]]></Node>
<StgValue><ssdm name="select_ln777_57"/></StgValue>
</operation>

<operation id="3749" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3213  %and_ln781_60 = and i1 %and_ln416_57, %icmp_ln879_86

]]></Node>
<StgValue><ssdm name="and_ln781_60"/></StgValue>
</operation>

<operation id="3750" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3214  %xor_ln781_28 = xor i1 %and_ln781_60, true

]]></Node>
<StgValue><ssdm name="xor_ln781_28"/></StgValue>
</operation>

<operation id="3751" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3215  %and_ln700_28 = and i1 %tmp_531, %xor_ln781_28

]]></Node>
<StgValue><ssdm name="and_ln700_28"/></StgValue>
</operation>

<operation id="3752" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3216  %or_ln785_118 = or i1 %select_ln777_57, %tmp_531

]]></Node>
<StgValue><ssdm name="or_ln785_118"/></StgValue>
</operation>

<operation id="3753" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3217  %xor_ln785_147 = xor i1 %or_ln785_118, true

]]></Node>
<StgValue><ssdm name="xor_ln785_147"/></StgValue>
</operation>

<operation id="3754" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3218  %xor_ln340_89 = xor i1 %tmp_531, true

]]></Node>
<StgValue><ssdm name="xor_ln340_89"/></StgValue>
</operation>

<operation id="3755" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3219  %or_ln340_281 = or i1 %and_ln781_60, %xor_ln340_89

]]></Node>
<StgValue><ssdm name="or_ln340_281"/></StgValue>
</operation>

<operation id="3756" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3220  %and_ln340_28 = and i1 %or_ln785_118, %or_ln340_281

]]></Node>
<StgValue><ssdm name="and_ln340_28"/></StgValue>
</operation>

<operation id="3757" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3221  %or_ln340_234 = or i1 %or_ln340_281, %xor_ln785_147

]]></Node>
<StgValue><ssdm name="or_ln340_234"/></StgValue>
</operation>

<operation id="3758" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3222  %select_ln340_118 = select i1 %and_ln340_28, i2 %add_ln415_57, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_118"/></StgValue>
</operation>

<operation id="3759" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3223  %select_ln396_28 = select i1 %and_ln700_28, i2 0, i2 %add_ln415_57

]]></Node>
<StgValue><ssdm name="select_ln396_28"/></StgValue>
</operation>

<operation id="3760" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3224  %select_ln340_243 = select i1 %or_ln340_234, i2 %select_ln340_118, i2 %select_ln396_28

]]></Node>
<StgValue><ssdm name="select_ln340_243"/></StgValue>
</operation>

<operation id="3761" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3225  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_243, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="3762" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:3226  %trunc_ln821_28 = trunc i2 %select_ln340_243 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_28"/></StgValue>
</operation>

<operation id="3763" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3312  %tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_29, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="3764" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:3314  %zext_ln415_59 = zext i1 %tmp_548 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_59"/></StgValue>
</operation>

<operation id="3765" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:3315  %add_ln415_59 = add i2 %trunc_ln708_58, %zext_ln415_59

]]></Node>
<StgValue><ssdm name="add_ln415_59"/></StgValue>
</operation>

<operation id="3766" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3316  %tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_59, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="3767" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3317  %xor_ln416_59 = xor i1 %tmp_549, true

]]></Node>
<StgValue><ssdm name="xor_ln416_59"/></StgValue>
</operation>

<operation id="3768" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3318  %and_ln416_59 = and i1 %tmp_547, %xor_ln416_59

]]></Node>
<StgValue><ssdm name="and_ln416_59"/></StgValue>
</operation>

<operation id="3769" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3320  %icmp_ln879_89 = icmp eq i9 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_89"/></StgValue>
</operation>

<operation id="3770" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3321  %icmp_ln768_59 = icmp eq i9 %tmp_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_59"/></StgValue>
</operation>

<operation id="3771" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3322  %select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_89, i1 %icmp_ln768_59

]]></Node>
<StgValue><ssdm name="select_ln777_59"/></StgValue>
</operation>

<operation id="3772" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3323  %and_ln781_61 = and i1 %and_ln416_59, %icmp_ln879_89

]]></Node>
<StgValue><ssdm name="and_ln781_61"/></StgValue>
</operation>

<operation id="3773" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3324  %xor_ln781_29 = xor i1 %and_ln781_61, true

]]></Node>
<StgValue><ssdm name="xor_ln781_29"/></StgValue>
</operation>

<operation id="3774" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3325  %and_ln700_29 = and i1 %tmp_546, %xor_ln781_29

]]></Node>
<StgValue><ssdm name="and_ln700_29"/></StgValue>
</operation>

<operation id="3775" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3326  %or_ln785_121 = or i1 %select_ln777_59, %tmp_546

]]></Node>
<StgValue><ssdm name="or_ln785_121"/></StgValue>
</operation>

<operation id="3776" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3327  %xor_ln785_151 = xor i1 %or_ln785_121, true

]]></Node>
<StgValue><ssdm name="xor_ln785_151"/></StgValue>
</operation>

<operation id="3777" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3328  %xor_ln340_91 = xor i1 %tmp_546, true

]]></Node>
<StgValue><ssdm name="xor_ln340_91"/></StgValue>
</operation>

<operation id="3778" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3329  %or_ln340_283 = or i1 %and_ln781_61, %xor_ln340_91

]]></Node>
<StgValue><ssdm name="or_ln340_283"/></StgValue>
</operation>

<operation id="3779" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3330  %and_ln340_29 = and i1 %or_ln785_121, %or_ln340_283

]]></Node>
<StgValue><ssdm name="and_ln340_29"/></StgValue>
</operation>

<operation id="3780" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3331  %or_ln340_241 = or i1 %or_ln340_283, %xor_ln785_151

]]></Node>
<StgValue><ssdm name="or_ln340_241"/></StgValue>
</operation>

<operation id="3781" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3332  %select_ln340_121 = select i1 %and_ln340_29, i2 %add_ln415_59, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_121"/></StgValue>
</operation>

<operation id="3782" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3333  %select_ln396_29 = select i1 %and_ln700_29, i2 0, i2 %add_ln415_59

]]></Node>
<StgValue><ssdm name="select_ln396_29"/></StgValue>
</operation>

<operation id="3783" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3334  %select_ln340_247 = select i1 %or_ln340_241, i2 %select_ln340_121, i2 %select_ln396_29

]]></Node>
<StgValue><ssdm name="select_ln340_247"/></StgValue>
</operation>

<operation id="3784" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3335  %tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_247, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="3785" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:3336  %trunc_ln821_29 = trunc i2 %select_ln340_247 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_29"/></StgValue>
</operation>

<operation id="3786" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3422  %tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_30, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="3787" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:3424  %zext_ln415_61 = zext i1 %tmp_563 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_61"/></StgValue>
</operation>

<operation id="3788" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:3425  %add_ln415_61 = add i2 %trunc_ln708_60, %zext_ln415_61

]]></Node>
<StgValue><ssdm name="add_ln415_61"/></StgValue>
</operation>

<operation id="3789" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3426  %tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_61, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="3790" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3427  %xor_ln416_61 = xor i1 %tmp_564, true

]]></Node>
<StgValue><ssdm name="xor_ln416_61"/></StgValue>
</operation>

<operation id="3791" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3428  %and_ln416_61 = and i1 %tmp_562, %xor_ln416_61

]]></Node>
<StgValue><ssdm name="and_ln416_61"/></StgValue>
</operation>

<operation id="3792" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3430  %icmp_ln879_92 = icmp eq i9 %tmp_92, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_92"/></StgValue>
</operation>

<operation id="3793" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3431  %icmp_ln768_61 = icmp eq i9 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_61"/></StgValue>
</operation>

<operation id="3794" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3432  %select_ln777_61 = select i1 %and_ln416_61, i1 %icmp_ln879_92, i1 %icmp_ln768_61

]]></Node>
<StgValue><ssdm name="select_ln777_61"/></StgValue>
</operation>

<operation id="3795" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3433  %and_ln781_62 = and i1 %and_ln416_61, %icmp_ln879_92

]]></Node>
<StgValue><ssdm name="and_ln781_62"/></StgValue>
</operation>

<operation id="3796" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3434  %xor_ln781_30 = xor i1 %and_ln781_62, true

]]></Node>
<StgValue><ssdm name="xor_ln781_30"/></StgValue>
</operation>

<operation id="3797" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3435  %and_ln700_30 = and i1 %tmp_561, %xor_ln781_30

]]></Node>
<StgValue><ssdm name="and_ln700_30"/></StgValue>
</operation>

<operation id="3798" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3436  %or_ln785_124 = or i1 %select_ln777_61, %tmp_561

]]></Node>
<StgValue><ssdm name="or_ln785_124"/></StgValue>
</operation>

<operation id="3799" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3437  %xor_ln785_155 = xor i1 %or_ln785_124, true

]]></Node>
<StgValue><ssdm name="xor_ln785_155"/></StgValue>
</operation>

<operation id="3800" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3438  %xor_ln340_93 = xor i1 %tmp_561, true

]]></Node>
<StgValue><ssdm name="xor_ln340_93"/></StgValue>
</operation>

<operation id="3801" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3439  %or_ln340_285 = or i1 %and_ln781_62, %xor_ln340_93

]]></Node>
<StgValue><ssdm name="or_ln340_285"/></StgValue>
</operation>

<operation id="3802" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3440  %and_ln340_30 = and i1 %or_ln785_124, %or_ln340_285

]]></Node>
<StgValue><ssdm name="and_ln340_30"/></StgValue>
</operation>

<operation id="3803" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3441  %or_ln340_248 = or i1 %or_ln340_285, %xor_ln785_155

]]></Node>
<StgValue><ssdm name="or_ln340_248"/></StgValue>
</operation>

<operation id="3804" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3442  %select_ln340_124 = select i1 %and_ln340_30, i2 %add_ln415_61, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_124"/></StgValue>
</operation>

<operation id="3805" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3443  %select_ln396_30 = select i1 %and_ln700_30, i2 0, i2 %add_ln415_61

]]></Node>
<StgValue><ssdm name="select_ln396_30"/></StgValue>
</operation>

<operation id="3806" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3444  %select_ln340_251 = select i1 %or_ln340_248, i2 %select_ln340_124, i2 %select_ln396_30

]]></Node>
<StgValue><ssdm name="select_ln340_251"/></StgValue>
</operation>

<operation id="3807" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3445  %tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_251, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="3808" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:3446  %trunc_ln821_30 = trunc i2 %select_ln340_251 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_30"/></StgValue>
</operation>

<operation id="3809" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
hls_label_4:3524  %p_Result_5 = call i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %select_ln340_254, i16 %select_ln340_250, i16 %select_ln340_246, i16 %select_ln340_242, i16 %select_ln340_238, i16 %select_ln340_234, i16 %select_ln340_230, i16 %select_ln340_226, i16 %select_ln340_222, i16 %select_ln340_218, i16 %select_ln340_214, i16 %select_ln340_210, i16 %select_ln340_206, i16 %select_ln340_202, i16 %select_ln340_198, i16 %select_ln340_194, i16 %select_ln340_190, i16 %select_ln340_186, i16 %select_ln340_182, i16 %select_ln340_178, i16 %select_ln340_174, i16 %select_ln340_170, i16 %select_ln340_166, i16 %select_ln340_162, i16 %select_ln340_158, i16 %select_ln340_154, i16 %select_ln340_150, i16 %select_ln340_146, i16 %select_ln340_142, i16 %select_ln340_138, i16 %select_ln340_134, i16 %select_ln340_130)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="3810" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
hls_label_4:3526  call void @_ssdm_op_Write.m_axi.i512P(i512* %DDR_buf_V_addr, i512 %p_Result_5, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln299"/></StgValue>
</operation>

<operation id="3811" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_4:3536  %tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %sub_ln1118_31, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="3812" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="2" op_0_bw="1">
<![CDATA[
hls_label_4:3538  %zext_ln415_63 = zext i1 %tmp_578 to i2

]]></Node>
<StgValue><ssdm name="zext_ln415_63"/></StgValue>
</operation>

<operation id="3813" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:3539  %add_ln415_63 = add i2 %zext_ln415_63, %trunc_ln708_62

]]></Node>
<StgValue><ssdm name="add_ln415_63"/></StgValue>
</operation>

<operation id="3814" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3540  %tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %add_ln415_63, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="3815" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3541  %xor_ln416_63 = xor i1 %tmp_579, true

]]></Node>
<StgValue><ssdm name="xor_ln416_63"/></StgValue>
</operation>

<operation id="3816" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3542  %and_ln416_63 = and i1 %tmp_577, %xor_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln416_63"/></StgValue>
</operation>

<operation id="3817" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3544  %icmp_ln879_95 = icmp eq i9 %tmp_95, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_95"/></StgValue>
</operation>

<operation id="3818" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_4:3545  %icmp_ln768_63 = icmp eq i9 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_63"/></StgValue>
</operation>

<operation id="3819" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:3546  %select_ln777_63 = select i1 %and_ln416_63, i1 %icmp_ln879_95, i1 %icmp_ln768_63

]]></Node>
<StgValue><ssdm name="select_ln777_63"/></StgValue>
</operation>

<operation id="3820" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3547  %and_ln781_63 = and i1 %and_ln416_63, %icmp_ln879_95

]]></Node>
<StgValue><ssdm name="and_ln781_63"/></StgValue>
</operation>

<operation id="3821" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3548  %xor_ln781_31 = xor i1 %and_ln781_63, true

]]></Node>
<StgValue><ssdm name="xor_ln781_31"/></StgValue>
</operation>

<operation id="3822" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3549  %and_ln700_31 = and i1 %tmp_576, %xor_ln781_31

]]></Node>
<StgValue><ssdm name="and_ln700_31"/></StgValue>
</operation>

<operation id="3823" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3550  %or_ln785_127 = or i1 %select_ln777_63, %tmp_576

]]></Node>
<StgValue><ssdm name="or_ln785_127"/></StgValue>
</operation>

<operation id="3824" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3551  %xor_ln785_159 = xor i1 %or_ln785_127, true

]]></Node>
<StgValue><ssdm name="xor_ln785_159"/></StgValue>
</operation>

<operation id="3825" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3552  %xor_ln340_95 = xor i1 %tmp_576, true

]]></Node>
<StgValue><ssdm name="xor_ln340_95"/></StgValue>
</operation>

<operation id="3826" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3553  %or_ln340_287 = or i1 %and_ln781_63, %xor_ln340_95

]]></Node>
<StgValue><ssdm name="or_ln340_287"/></StgValue>
</operation>

<operation id="3827" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3554  %and_ln340_31 = and i1 %or_ln785_127, %or_ln340_287

]]></Node>
<StgValue><ssdm name="and_ln340_31"/></StgValue>
</operation>

<operation id="3828" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:3555  %or_ln340_255 = or i1 %or_ln340_287, %xor_ln785_159

]]></Node>
<StgValue><ssdm name="or_ln340_255"/></StgValue>
</operation>

<operation id="3829" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3556  %select_ln340_127 = select i1 %and_ln340_31, i2 %add_ln415_63, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln340_127"/></StgValue>
</operation>

<operation id="3830" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3557  %select_ln396_31 = select i1 %and_ln700_31, i2 0, i2 %add_ln415_63

]]></Node>
<StgValue><ssdm name="select_ln396_31"/></StgValue>
</operation>

<operation id="3831" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_4:3558  %select_ln340_255 = select i1 %or_ln340_255, i2 %select_ln340_127, i2 %select_ln396_31

]]></Node>
<StgValue><ssdm name="select_ln340_255"/></StgValue>
</operation>

<operation id="3832" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
hls_label_4:3559  %tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %select_ln340_255, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="3833" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
hls_label_4:3560  %p_Result_86_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_580, i1 %tmp_565, i1 %tmp_550, i1 %tmp_535, i1 %tmp_520, i1 %tmp_505, i1 %tmp_490, i1 %tmp_475, i1 %tmp_460, i1 %tmp_445, i1 %tmp_430, i1 %tmp_415, i1 %tmp_400, i1 %tmp_385, i1 %tmp_370, i1 %tmp_355, i1 %tmp_340, i1 %tmp_325, i1 %tmp_310, i1 %tmp_295, i1 %tmp_280, i1 %tmp_265, i1 %tmp_250, i1 %tmp_235, i1 %tmp_220, i1 %tmp_205, i1 %tmp_190, i1 %tmp_175, i1 %tmp_160, i1 %tmp_145, i1 %tmp_130, i1 %tmp_115)

]]></Node>
<StgValue><ssdm name="p_Result_86_s"/></StgValue>
</operation>

<operation id="3834" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
hls_label_4:3561  store i32 %p_Result_86_s, i32* %feat_buf_all_1_V_1_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="3835" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="1" op_0_bw="2">
<![CDATA[
hls_label_4:3562  %trunc_ln821_31 = trunc i2 %select_ln340_255 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln821_31"/></StgValue>
</operation>

<operation id="3836" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
hls_label_4:3563  %p_Result_87_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %trunc_ln821_31, i1 %trunc_ln821_30, i1 %trunc_ln821_29, i1 %trunc_ln821_28, i1 %trunc_ln821_27, i1 %trunc_ln821_26, i1 %trunc_ln821_25, i1 %trunc_ln821_24, i1 %trunc_ln821_23, i1 %trunc_ln821_22, i1 %trunc_ln821_21, i1 %trunc_ln821_20, i1 %trunc_ln821_19, i1 %trunc_ln821_18, i1 %trunc_ln821_17, i1 %trunc_ln821_16, i1 %trunc_ln821_15, i1 %trunc_ln821_14, i1 %trunc_ln821_13, i1 %trunc_ln821_12, i1 %trunc_ln821_11, i1 %trunc_ln821_10, i1 %trunc_ln821_9, i1 %trunc_ln821_8, i1 %trunc_ln821_7, i1 %trunc_ln821_6, i1 %trunc_ln821_5, i1 %trunc_ln821_4, i1 %trunc_ln821_3, i1 %trunc_ln821_2, i1 %trunc_ln821_1, i1 %trunc_ln821)

]]></Node>
<StgValue><ssdm name="p_Result_87_s"/></StgValue>
</operation>

<operation id="3837" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
hls_label_4:3564  store i32 %p_Result_87_s, i32* %feat_buf_all_0_V_1_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="3838" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
hls_label_4:3527  %DDR_buf_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %DDR_buf_V_addr)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="3839" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
hls_label_4:3527  %DDR_buf_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %DDR_buf_V_addr)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="3840" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
hls_label_4:3527  %DDR_buf_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %DDR_buf_V_addr)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="3841" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
hls_label_4:3527  %DDR_buf_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %DDR_buf_V_addr)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="3842" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 336, i64 448, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3843" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:18  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3844" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:19  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln293"/></StgValue>
</operation>

<operation id="3845" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
hls_label_4:3527  %DDR_buf_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %DDR_buf_V_addr)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr_resp"/></StgValue>
</operation>

<operation id="3846" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:3565  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="3847" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:3567  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="3848" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln307"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
