

================================================================
== Vitis HLS Report for 'calculate_pseudoimage_Pipeline_assign_loop'
================================================================
* Date:           Fri Dec 19 23:51:07 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- assign_loop  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      96|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|    1780|    3128|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     308|       2|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|    2088|    3262|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      720|  1152|  290880|  145440|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dsub_64ns_64ns_64_5_full_dsp_1_U19  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U20  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U21  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U22  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  12| 1780| 3128|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_159_p2   |         +|   0|  0|  28|          21|           1|
    |add_ln70_fu_169_p2   |         +|   0|  0|  27|          20|          20|
    |icmp_ln69_fu_153_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  96|          74|          55|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   21|         42|
    |j_1_fu_58                |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |j_1_fu_58                         |   21|   0|   21|          0|
    |pseudoimage_data_addr_reg_302     |   20|   0|   20|          0|
    |trunc_ln70_1_reg_308              |  256|   0|  256|          0|
    |pseudoimage_data_addr_reg_302     |    0|   1|   20|          0|
    |trunc_ln70_1_reg_308              |    0|   1|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  308|   2|  584|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_din0          |  out|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_din1          |  out|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_opcode        |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_dout0         |   in|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_ce            |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|pseudoimage_count_load     |   in|   32|     ap_none|                      pseudoimage_count_load|        scalar|
|empty                      |   in|   20|     ap_none|                                       empty|        scalar|
|pseudoimage_data_address0  |  out|   20|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_ce0       |  out|    1|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_we0       |  out|    1|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_d0        |  out|  576|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_address1  |  out|   20|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_ce1       |  out|    1|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_q1        |   in|  576|   ap_memory|                            pseudoimage_data|         array|
|avg_x                      |   in|   64|     ap_none|                                       avg_x|        scalar|
|avg_y                      |   in|   64|     ap_none|                                       avg_y|        scalar|
|avg_z                      |   in|   64|     ap_none|                                       avg_z|        scalar|
|div5                       |   in|   64|     ap_none|                                        div5|        scalar|
|div6                       |   in|   64|     ap_none|                                        div6|        scalar|
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+

