#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct 13 15:45:21 2024
# Process ID: 16072
# Current directory: C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1
# Command line: vivado.exe -log mb_intro_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_intro_top.tcl -notrace
# Log file: C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top.vdi
# Journal file: C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1\vivado.jou
# Running On: Jakes_ZenBook, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34036 MB
#-----------------------------------------------------------
source mb_intro_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_intro_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/accumulate'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/led'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.dcp' for cell 'mb_block_i/switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 874.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/led/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/led/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/led/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/led/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/accumulate/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/accumulate/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/accumulate/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_1/mb_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/accumulate/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/switches/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/switches/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/switches/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/switches/U0'
Parsing XDC File [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_an[3]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[3]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[4]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[5]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[6]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd0_seg[7]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_an[3]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[3]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[4]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[5]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[6]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd1_seg[7]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_tx'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rx'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rts'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_cts'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo0'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo1'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo2'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servo3'. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jkali/ece385/lab6/lab61/lab61.srcs/constrs_1/imports/pin_assignment/mb_intro_top.xdc]
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_intro_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/jkali/ece385/lab6/lab61/lab61.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1429.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

28 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1429.488 ; gain = 997.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.726 . Memory (MB): peak = 1429.488 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20b3df364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1450.750 ; gain = 21.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b2e5a718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1789.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 182 cells and removed 274 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21d2bc26f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1789.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e60ab9dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1789.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 68 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 28ff6c1d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 1789.348 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 28ff6c1d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.463 . Memory (MB): peak = 1789.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dc41d6dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1789.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             182  |             274  |                                             20  |
|  Constant propagation         |               3  |              22  |                                              1  |
|  Sweep                        |              16  |              68  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1789.348 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 136c9427b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1789.348 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 136c9427b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1894.664 ; gain = 0.000
Ending Power Optimization Task | Checksum: 136c9427b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1894.664 ; gain = 105.316

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 136c9427b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.664 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1894.664 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 136c9427b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_intro_top_drc_opted.rpt -pb mb_intro_top_drc_opted.pb -rpx mb_intro_top_drc_opted.rpx
Command: report_drc -file mb_intro_top_drc_opted.rpt -pb mb_intro_top_drc_opted.pb -rpx mb_intro_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1258274b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1894.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 185aa618f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22727399b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22727399b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.785 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22727399b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ad9510a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.963 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19ee88894

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19ee88894

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f5b57fe0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 131 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 56 nets or LUTs. Breaked 0 LUT, combined 56 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1894.664 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             56  |                    56  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22c7affed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 19994c3ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19994c3ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d5a58b2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19c06f125

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 173568e63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14fc446bf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f5403701

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b7a6e116

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e9536039

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e9536039

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fd880446

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.686 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 805da861

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d526b3f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: fd880446

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.686. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d9b02125

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d9b02125

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d9b02125

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d9b02125

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d9b02125

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1894.664 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193b9b988

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000
Ending Placer Task | Checksum: 17de97e8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_intro_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_intro_top_utilization_placed.rpt -pb mb_intro_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_intro_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1894.664 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1894.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8e7129b0 ConstDB: 0 ShapeSum: ef7854dc RouteDB: 0
Post Restoration Checksum: NetGraph: 9008938f NumContArr: 51287fe6 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e1311375

Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.570 ; gain = 3.906

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e1311375

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1904.590 ; gain = 9.926

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e1311375

Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1904.590 ; gain = 9.926
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ee524c93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1912.879 ; gain = 18.215
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.655  | TNS=0.000  | WHS=-0.237 | THS=-36.478|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00669696 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3241
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3241
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19b37dee6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1930.949 ; gain = 36.285

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19b37dee6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1930.949 ; gain = 36.285
Phase 3 Initial Routing | Checksum: 2734e9938

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 497
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.200  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bf4bb2e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.660 ; gain = 39.996
Phase 4 Rip-up And Reroute | Checksum: 1bf4bb2e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17def27a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.279  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17def27a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17def27a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996
Phase 5 Delay and Skew Optimization | Checksum: 17def27a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15307ef9d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.279  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16dd67963

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996
Phase 6 Post Hold Fix | Checksum: 16dd67963

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35175 %
  Global Horizontal Routing Utilization  = 1.49805 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ced06489

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ced06489

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26213a7ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 39.996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.279  | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26213a7ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1934.660 ; gain = 39.996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1934.660 ; gain = 39.996

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1934.660 ; gain = 39.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 1955.059 ; gain = 20.398
INFO: [Common 17-1381] The checkpoint 'C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_intro_top_drc_routed.rpt -pb mb_intro_top_drc_routed.pb -rpx mb_intro_top_drc_routed.rpx
Command: report_drc -file mb_intro_top_drc_routed.rpt -pb mb_intro_top_drc_routed.pb -rpx mb_intro_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_intro_top_methodology_drc_routed.rpt -pb mb_intro_top_methodology_drc_routed.pb -rpx mb_intro_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_intro_top_methodology_drc_routed.rpt -pb mb_intro_top_methodology_drc_routed.pb -rpx mb_intro_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jkali/ece385/lab6/lab61/lab61.runs/impl_1/mb_intro_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_intro_top_power_routed.rpt -pb mb_intro_top_power_summary_routed.pb -rpx mb_intro_top_power_routed.rpx
Command: report_power -file mb_intro_top_power_routed.rpt -pb mb_intro_top_power_summary_routed.pb -rpx mb_intro_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
128 Infos, 49 Warnings, 48 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_intro_top_route_status.rpt -pb mb_intro_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_intro_top_timing_summary_routed.rpt -pb mb_intro_top_timing_summary_routed.pb -rpx mb_intro_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_intro_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_intro_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_intro_top_bus_skew_routed.rpt -pb mb_intro_top_bus_skew_routed.pb -rpx mb_intro_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 15:46:31 2024...
