Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 17 16:11:24 2025
| Host         : Chacrica running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_filter_3path_parallel_timing_summary_routed.rpt -pb fir_filter_3path_parallel_timing_summary_routed.pb -rpx fir_filter_3path_parallel_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter_3path_parallel
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      2700        
SYNTH-9    Warning   Small multiplier               33          
TIMING-18  Warning   Missing input or output delay  145         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (49)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.214        0.000                      0                 1584        0.071        0.000                      0                 1584        9.600        0.000                       0                  1633  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.214        0.000                      0                 1584        0.071        0.000                      0                 1584        9.600        0.000                       0                  1633  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 shift_reg0_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.801ns  (logic 5.977ns (46.693%)  route 6.824ns (53.307%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 24.395 - 20.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.591     4.696    clk_IBUF_BUFG
    SLICE_X24Y3          FDCE                                         r  shift_reg0_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.269     4.965 r  shift_reg0_reg[19][15]/Q
                         net (fo=16, routed)          1.316     6.281    shift_reg0_reg[19][15]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.255     9.536 r  product0[19]/P[4]
                         net (fo=2, routed)           0.831    10.367    adder_tree0/y0_reg[31]_i_100_2[4]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.066    10.433 r  adder_tree0/y0[15]_i_126/O
                         net (fo=2, routed)           0.363    10.796    adder_tree0/y0[15]_i_126_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.168    10.964 r  adder_tree0/y0[15]_i_130/O
                         net (fo=1, routed)           0.000    10.964    adder_tree0/y0[15]_i_130_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.274 r  adder_tree0/y0_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.274    adder_tree0/y0_reg[15]_i_58_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.455 r  adder_tree0/y0_reg[19]_i_58/O[3]
                         net (fo=2, routed)           1.042    12.498    adder_tree0/y0_reg[19]_i_58_n_4
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.154    12.652 r  adder_tree0/y0[19]_i_37/O
                         net (fo=2, routed)           0.470    13.122    adder_tree0/y0[19]_i_37_n_0
    SLICE_X48Y14         LUT4 (Prop_lut4_I3_O)        0.168    13.290 r  adder_tree0/y0[19]_i_41/O
                         net (fo=1, routed)           0.000    13.290    adder_tree0/y0[19]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    13.587 r  adder_tree0/y0_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.587    adder_tree0/y0_reg[19]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.647 r  adder_tree0/y0_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.647    adder_tree0/y0_reg[23]_i_15_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.782 r  adder_tree0/y0_reg[27]_i_15/O[0]
                         net (fo=3, routed)           1.866    15.648    adder_tree0/y0_reg[27]_i_15_n_7
    SLICE_X19Y17         LUT3 (Prop_lut3_I1_O)        0.153    15.801 r  adder_tree0/y0[23]_i_12/O
                         net (fo=2, routed)           0.456    16.257    adder_tree0/y0[23]_i_12_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.065    16.322 r  adder_tree0/y0[23]_i_4/O
                         net (fo=2, routed)           0.479    16.801    adder_tree0/y0[23]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.424    17.225 r  adder_tree0/y0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.225    adder_tree0/y0_reg[23]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.285 r  adder_tree0/y0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.285    adder_tree0/y0_reg[27]_i_1_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    17.497 r  adder_tree0/y0_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.497    sum0[29]
    SLICE_X18Y19         FDCE                                         r  y0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.473    24.395    clk_IBUF_BUFG
    SLICE_X18Y19         FDCE                                         r  y0_reg[29]/C
                         clock pessimism              0.267    24.662    
                         clock uncertainty           -0.035    24.627    
    SLICE_X18Y19         FDCE (Setup_fdce_C_D)        0.084    24.711    y0_reg[29]
  -------------------------------------------------------------------
                         required time                         24.711    
                         arrival time                         -17.497    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 shift_reg0_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.770ns  (logic 5.946ns (46.563%)  route 6.824ns (53.437%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 24.395 - 20.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.591     4.696    clk_IBUF_BUFG
    SLICE_X24Y3          FDCE                                         r  shift_reg0_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.269     4.965 r  shift_reg0_reg[19][15]/Q
                         net (fo=16, routed)          1.316     6.281    shift_reg0_reg[19][15]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.255     9.536 r  product0[19]/P[4]
                         net (fo=2, routed)           0.831    10.367    adder_tree0/y0_reg[31]_i_100_2[4]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.066    10.433 r  adder_tree0/y0[15]_i_126/O
                         net (fo=2, routed)           0.363    10.796    adder_tree0/y0[15]_i_126_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.168    10.964 r  adder_tree0/y0[15]_i_130/O
                         net (fo=1, routed)           0.000    10.964    adder_tree0/y0[15]_i_130_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.274 r  adder_tree0/y0_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.274    adder_tree0/y0_reg[15]_i_58_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.455 r  adder_tree0/y0_reg[19]_i_58/O[3]
                         net (fo=2, routed)           1.042    12.498    adder_tree0/y0_reg[19]_i_58_n_4
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.154    12.652 r  adder_tree0/y0[19]_i_37/O
                         net (fo=2, routed)           0.470    13.122    adder_tree0/y0[19]_i_37_n_0
    SLICE_X48Y14         LUT4 (Prop_lut4_I3_O)        0.168    13.290 r  adder_tree0/y0[19]_i_41/O
                         net (fo=1, routed)           0.000    13.290    adder_tree0/y0[19]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    13.587 r  adder_tree0/y0_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.587    adder_tree0/y0_reg[19]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.647 r  adder_tree0/y0_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.647    adder_tree0/y0_reg[23]_i_15_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.782 r  adder_tree0/y0_reg[27]_i_15/O[0]
                         net (fo=3, routed)           1.866    15.648    adder_tree0/y0_reg[27]_i_15_n_7
    SLICE_X19Y17         LUT3 (Prop_lut3_I1_O)        0.153    15.801 r  adder_tree0/y0[23]_i_12/O
                         net (fo=2, routed)           0.456    16.257    adder_tree0/y0[23]_i_12_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.065    16.322 r  adder_tree0/y0[23]_i_4/O
                         net (fo=2, routed)           0.479    16.801    adder_tree0/y0[23]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.424    17.225 r  adder_tree0/y0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.225    adder_tree0/y0_reg[23]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.285 r  adder_tree0/y0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.285    adder_tree0/y0_reg[27]_i_1_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    17.466 r  adder_tree0/y0_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.466    sum0[31]
    SLICE_X18Y19         FDCE                                         r  y0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.473    24.395    clk_IBUF_BUFG
    SLICE_X18Y19         FDCE                                         r  y0_reg[31]/C
                         clock pessimism              0.267    24.662    
                         clock uncertainty           -0.035    24.627    
    SLICE_X18Y19         FDCE (Setup_fdce_C_D)        0.084    24.711    y0_reg[31]
  -------------------------------------------------------------------
                         required time                         24.711    
                         arrival time                         -17.466    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 shift_reg0_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.741ns  (logic 5.917ns (46.442%)  route 6.824ns (53.558%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 24.396 - 20.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.591     4.696    clk_IBUF_BUFG
    SLICE_X24Y3          FDCE                                         r  shift_reg0_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.269     4.965 r  shift_reg0_reg[19][15]/Q
                         net (fo=16, routed)          1.316     6.281    shift_reg0_reg[19][15]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.255     9.536 r  product0[19]/P[4]
                         net (fo=2, routed)           0.831    10.367    adder_tree0/y0_reg[31]_i_100_2[4]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.066    10.433 r  adder_tree0/y0[15]_i_126/O
                         net (fo=2, routed)           0.363    10.796    adder_tree0/y0[15]_i_126_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.168    10.964 r  adder_tree0/y0[15]_i_130/O
                         net (fo=1, routed)           0.000    10.964    adder_tree0/y0[15]_i_130_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.274 r  adder_tree0/y0_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.274    adder_tree0/y0_reg[15]_i_58_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.455 r  adder_tree0/y0_reg[19]_i_58/O[3]
                         net (fo=2, routed)           1.042    12.498    adder_tree0/y0_reg[19]_i_58_n_4
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.154    12.652 r  adder_tree0/y0[19]_i_37/O
                         net (fo=2, routed)           0.470    13.122    adder_tree0/y0[19]_i_37_n_0
    SLICE_X48Y14         LUT4 (Prop_lut4_I3_O)        0.168    13.290 r  adder_tree0/y0[19]_i_41/O
                         net (fo=1, routed)           0.000    13.290    adder_tree0/y0[19]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    13.587 r  adder_tree0/y0_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.587    adder_tree0/y0_reg[19]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.647 r  adder_tree0/y0_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.647    adder_tree0/y0_reg[23]_i_15_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.782 r  adder_tree0/y0_reg[27]_i_15/O[0]
                         net (fo=3, routed)           1.866    15.648    adder_tree0/y0_reg[27]_i_15_n_7
    SLICE_X19Y17         LUT3 (Prop_lut3_I1_O)        0.153    15.801 r  adder_tree0/y0[23]_i_12/O
                         net (fo=2, routed)           0.456    16.257    adder_tree0/y0[23]_i_12_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.065    16.322 r  adder_tree0/y0[23]_i_4/O
                         net (fo=2, routed)           0.479    16.801    adder_tree0/y0[23]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.424    17.225 r  adder_tree0/y0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.225    adder_tree0/y0_reg[23]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    17.437 r  adder_tree0/y0_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.437    sum0[25]
    SLICE_X18Y18         FDCE                                         r  y0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.474    24.396    clk_IBUF_BUFG
    SLICE_X18Y18         FDCE                                         r  y0_reg[25]/C
                         clock pessimism              0.267    24.663    
                         clock uncertainty           -0.035    24.628    
    SLICE_X18Y18         FDCE (Setup_fdce_C_D)        0.084    24.712    y0_reg[25]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                         -17.437    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 shift_reg2_reg[9][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.729ns  (logic 6.070ns (47.688%)  route 6.659ns (52.312%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 24.195 - 20.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.395     4.500    clk_IBUF_BUFG
    SLICE_X19Y64         FDCE                                         r  shift_reg2_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.269     4.769 r  shift_reg2_reg[9][15]/Q
                         net (fo=16, routed)          1.619     6.388    shift_reg2_reg[9][15]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.255     9.643 r  product2[9]/P[3]
                         net (fo=2, routed)           0.809    10.452    adder_tree2/y2_reg[31]_i_93_1[3]
    SLICE_X46Y61         LUT3 (Prop_lut3_I2_O)        0.065    10.517 r  adder_tree2/y2[15]_i_103/O
                         net (fo=2, routed)           0.393    10.910    adder_tree2/y2[15]_i_103_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455    11.365 r  adder_tree2/y2_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.365    adder_tree2/y2_reg[15]_i_55_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    11.500 r  adder_tree2/y2_reg[19]_i_55/O[0]
                         net (fo=2, routed)           0.720    12.220    adder_tree2/y2_reg[19]_i_55_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I2_O)        0.163    12.383 r  adder_tree2/y2[15]_i_28/O
                         net (fo=2, routed)           0.459    12.842    adder_tree2/y2[15]_i_28_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.170    13.012 r  adder_tree2/y2[15]_i_32/O
                         net (fo=1, routed)           0.000    13.012    adder_tree2/y2[15]_i_32_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.336 r  adder_tree2/y2_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.336    adder_tree2/y2_reg[15]_i_14_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.475 r  adder_tree2/y2_reg[19]_i_14/O[0]
                         net (fo=3, routed)           1.819    15.294    adder_tree2/y2_reg[19]_i_14_n_7
    SLICE_X17Y70         LUT3 (Prop_lut3_I2_O)        0.155    15.449 r  adder_tree2/y2[15]_i_12/O
                         net (fo=2, routed)           0.456    15.905    adder_tree2/y2[15]_i_12_n_0
    SLICE_X17Y70         LUT5 (Prop_lut5_I1_O)        0.069    15.974 r  adder_tree2/y2[15]_i_4/O
                         net (fo=2, routed)           0.384    16.358    adder_tree2/y2[15]_i_4_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I0_O)        0.169    16.527 r  adder_tree2/y2[15]_i_8/O
                         net (fo=1, routed)           0.000    16.527    adder_tree2/y2[15]_i_8_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.837 r  adder_tree2/y2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.837    adder_tree2/y2_reg[15]_i_1_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.897 r  adder_tree2/y2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.897    adder_tree2/y2_reg[19]_i_1_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.957 r  adder_tree2/y2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.957    adder_tree2/y2_reg[23]_i_1_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.017 r  adder_tree2/y2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.017    adder_tree2/y2_reg[27]_i_1_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    17.229 r  adder_tree2/y2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.229    sum2[29]
    SLICE_X16Y74         FDCE                                         r  y2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.273    24.195    clk_IBUF_BUFG
    SLICE_X16Y74         FDCE                                         r  y2_reg[29]/C
                         clock pessimism              0.273    24.468    
                         clock uncertainty           -0.035    24.433    
    SLICE_X16Y74         FDCE (Setup_fdce_C_D)        0.084    24.517    y2_reg[29]
  -------------------------------------------------------------------
                         required time                         24.517    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 shift_reg0_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 5.902ns (46.378%)  route 6.824ns (53.622%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 24.395 - 20.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.591     4.696    clk_IBUF_BUFG
    SLICE_X24Y3          FDCE                                         r  shift_reg0_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.269     4.965 r  shift_reg0_reg[19][15]/Q
                         net (fo=16, routed)          1.316     6.281    shift_reg0_reg[19][15]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.255     9.536 r  product0[19]/P[4]
                         net (fo=2, routed)           0.831    10.367    adder_tree0/y0_reg[31]_i_100_2[4]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.066    10.433 r  adder_tree0/y0[15]_i_126/O
                         net (fo=2, routed)           0.363    10.796    adder_tree0/y0[15]_i_126_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.168    10.964 r  adder_tree0/y0[15]_i_130/O
                         net (fo=1, routed)           0.000    10.964    adder_tree0/y0[15]_i_130_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.274 r  adder_tree0/y0_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.274    adder_tree0/y0_reg[15]_i_58_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.455 r  adder_tree0/y0_reg[19]_i_58/O[3]
                         net (fo=2, routed)           1.042    12.498    adder_tree0/y0_reg[19]_i_58_n_4
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.154    12.652 r  adder_tree0/y0[19]_i_37/O
                         net (fo=2, routed)           0.470    13.122    adder_tree0/y0[19]_i_37_n_0
    SLICE_X48Y14         LUT4 (Prop_lut4_I3_O)        0.168    13.290 r  adder_tree0/y0[19]_i_41/O
                         net (fo=1, routed)           0.000    13.290    adder_tree0/y0[19]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    13.587 r  adder_tree0/y0_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.587    adder_tree0/y0_reg[19]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.647 r  adder_tree0/y0_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.647    adder_tree0/y0_reg[23]_i_15_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.782 r  adder_tree0/y0_reg[27]_i_15/O[0]
                         net (fo=3, routed)           1.866    15.648    adder_tree0/y0_reg[27]_i_15_n_7
    SLICE_X19Y17         LUT3 (Prop_lut3_I1_O)        0.153    15.801 r  adder_tree0/y0[23]_i_12/O
                         net (fo=2, routed)           0.456    16.257    adder_tree0/y0[23]_i_12_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.065    16.322 r  adder_tree0/y0[23]_i_4/O
                         net (fo=2, routed)           0.479    16.801    adder_tree0/y0[23]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.424    17.225 r  adder_tree0/y0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.225    adder_tree0/y0_reg[23]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.285 r  adder_tree0/y0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.285    adder_tree0/y0_reg[27]_i_1_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    17.422 r  adder_tree0/y0_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.422    sum0[30]
    SLICE_X18Y19         FDCE                                         r  y0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.473    24.395    clk_IBUF_BUFG
    SLICE_X18Y19         FDCE                                         r  y0_reg[30]/C
                         clock pessimism              0.267    24.662    
                         clock uncertainty           -0.035    24.627    
    SLICE_X18Y19         FDCE (Setup_fdce_C_D)        0.084    24.711    y0_reg[30]
  -------------------------------------------------------------------
                         required time                         24.711    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 shift_reg0_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.724ns  (logic 5.900ns (46.370%)  route 6.824ns (53.630%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 24.395 - 20.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.591     4.696    clk_IBUF_BUFG
    SLICE_X24Y3          FDCE                                         r  shift_reg0_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.269     4.965 r  shift_reg0_reg[19][15]/Q
                         net (fo=16, routed)          1.316     6.281    shift_reg0_reg[19][15]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.255     9.536 r  product0[19]/P[4]
                         net (fo=2, routed)           0.831    10.367    adder_tree0/y0_reg[31]_i_100_2[4]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.066    10.433 r  adder_tree0/y0[15]_i_126/O
                         net (fo=2, routed)           0.363    10.796    adder_tree0/y0[15]_i_126_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.168    10.964 r  adder_tree0/y0[15]_i_130/O
                         net (fo=1, routed)           0.000    10.964    adder_tree0/y0[15]_i_130_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.274 r  adder_tree0/y0_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.274    adder_tree0/y0_reg[15]_i_58_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.455 r  adder_tree0/y0_reg[19]_i_58/O[3]
                         net (fo=2, routed)           1.042    12.498    adder_tree0/y0_reg[19]_i_58_n_4
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.154    12.652 r  adder_tree0/y0[19]_i_37/O
                         net (fo=2, routed)           0.470    13.122    adder_tree0/y0[19]_i_37_n_0
    SLICE_X48Y14         LUT4 (Prop_lut4_I3_O)        0.168    13.290 r  adder_tree0/y0[19]_i_41/O
                         net (fo=1, routed)           0.000    13.290    adder_tree0/y0[19]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    13.587 r  adder_tree0/y0_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.587    adder_tree0/y0_reg[19]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.647 r  adder_tree0/y0_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.647    adder_tree0/y0_reg[23]_i_15_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.782 r  adder_tree0/y0_reg[27]_i_15/O[0]
                         net (fo=3, routed)           1.866    15.648    adder_tree0/y0_reg[27]_i_15_n_7
    SLICE_X19Y17         LUT3 (Prop_lut3_I1_O)        0.153    15.801 r  adder_tree0/y0[23]_i_12/O
                         net (fo=2, routed)           0.456    16.257    adder_tree0/y0[23]_i_12_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.065    16.322 r  adder_tree0/y0[23]_i_4/O
                         net (fo=2, routed)           0.479    16.801    adder_tree0/y0[23]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.424    17.225 r  adder_tree0/y0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.225    adder_tree0/y0_reg[23]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.285 r  adder_tree0/y0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.285    adder_tree0/y0_reg[27]_i_1_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    17.420 r  adder_tree0/y0_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.420    sum0[28]
    SLICE_X18Y19         FDCE                                         r  y0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.473    24.395    clk_IBUF_BUFG
    SLICE_X18Y19         FDCE                                         r  y0_reg[28]/C
                         clock pessimism              0.267    24.662    
                         clock uncertainty           -0.035    24.627    
    SLICE_X18Y19         FDCE (Setup_fdce_C_D)        0.084    24.711    y0_reg[28]
  -------------------------------------------------------------------
                         required time                         24.711    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 shift_reg0_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 5.886ns (46.311%)  route 6.824ns (53.689%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 24.396 - 20.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.591     4.696    clk_IBUF_BUFG
    SLICE_X24Y3          FDCE                                         r  shift_reg0_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.269     4.965 r  shift_reg0_reg[19][15]/Q
                         net (fo=16, routed)          1.316     6.281    shift_reg0_reg[19][15]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.255     9.536 r  product0[19]/P[4]
                         net (fo=2, routed)           0.831    10.367    adder_tree0/y0_reg[31]_i_100_2[4]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.066    10.433 r  adder_tree0/y0[15]_i_126/O
                         net (fo=2, routed)           0.363    10.796    adder_tree0/y0[15]_i_126_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.168    10.964 r  adder_tree0/y0[15]_i_130/O
                         net (fo=1, routed)           0.000    10.964    adder_tree0/y0[15]_i_130_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.274 r  adder_tree0/y0_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.274    adder_tree0/y0_reg[15]_i_58_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.455 r  adder_tree0/y0_reg[19]_i_58/O[3]
                         net (fo=2, routed)           1.042    12.498    adder_tree0/y0_reg[19]_i_58_n_4
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.154    12.652 r  adder_tree0/y0[19]_i_37/O
                         net (fo=2, routed)           0.470    13.122    adder_tree0/y0[19]_i_37_n_0
    SLICE_X48Y14         LUT4 (Prop_lut4_I3_O)        0.168    13.290 r  adder_tree0/y0[19]_i_41/O
                         net (fo=1, routed)           0.000    13.290    adder_tree0/y0[19]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    13.587 r  adder_tree0/y0_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.587    adder_tree0/y0_reg[19]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.647 r  adder_tree0/y0_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.647    adder_tree0/y0_reg[23]_i_15_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.782 r  adder_tree0/y0_reg[27]_i_15/O[0]
                         net (fo=3, routed)           1.866    15.648    adder_tree0/y0_reg[27]_i_15_n_7
    SLICE_X19Y17         LUT3 (Prop_lut3_I1_O)        0.153    15.801 r  adder_tree0/y0[23]_i_12/O
                         net (fo=2, routed)           0.456    16.257    adder_tree0/y0[23]_i_12_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.065    16.322 r  adder_tree0/y0[23]_i_4/O
                         net (fo=2, routed)           0.479    16.801    adder_tree0/y0[23]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.424    17.225 r  adder_tree0/y0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.225    adder_tree0/y0_reg[23]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    17.406 r  adder_tree0/y0_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.406    sum0[27]
    SLICE_X18Y18         FDCE                                         r  y0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.474    24.396    clk_IBUF_BUFG
    SLICE_X18Y18         FDCE                                         r  y0_reg[27]/C
                         clock pessimism              0.267    24.663    
                         clock uncertainty           -0.035    24.628    
    SLICE_X18Y18         FDCE (Setup_fdce_C_D)        0.084    24.712    y0_reg[27]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                         -17.406    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 shift_reg2_reg[9][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 6.039ns (47.560%)  route 6.659ns (52.440%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 24.195 - 20.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.395     4.500    clk_IBUF_BUFG
    SLICE_X19Y64         FDCE                                         r  shift_reg2_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.269     4.769 r  shift_reg2_reg[9][15]/Q
                         net (fo=16, routed)          1.619     6.388    shift_reg2_reg[9][15]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.255     9.643 r  product2[9]/P[3]
                         net (fo=2, routed)           0.809    10.452    adder_tree2/y2_reg[31]_i_93_1[3]
    SLICE_X46Y61         LUT3 (Prop_lut3_I2_O)        0.065    10.517 r  adder_tree2/y2[15]_i_103/O
                         net (fo=2, routed)           0.393    10.910    adder_tree2/y2[15]_i_103_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455    11.365 r  adder_tree2/y2_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.365    adder_tree2/y2_reg[15]_i_55_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    11.500 r  adder_tree2/y2_reg[19]_i_55/O[0]
                         net (fo=2, routed)           0.720    12.220    adder_tree2/y2_reg[19]_i_55_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I2_O)        0.163    12.383 r  adder_tree2/y2[15]_i_28/O
                         net (fo=2, routed)           0.459    12.842    adder_tree2/y2[15]_i_28_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.170    13.012 r  adder_tree2/y2[15]_i_32/O
                         net (fo=1, routed)           0.000    13.012    adder_tree2/y2[15]_i_32_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.336 r  adder_tree2/y2_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.336    adder_tree2/y2_reg[15]_i_14_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.475 r  adder_tree2/y2_reg[19]_i_14/O[0]
                         net (fo=3, routed)           1.819    15.294    adder_tree2/y2_reg[19]_i_14_n_7
    SLICE_X17Y70         LUT3 (Prop_lut3_I2_O)        0.155    15.449 r  adder_tree2/y2[15]_i_12/O
                         net (fo=2, routed)           0.456    15.905    adder_tree2/y2[15]_i_12_n_0
    SLICE_X17Y70         LUT5 (Prop_lut5_I1_O)        0.069    15.974 r  adder_tree2/y2[15]_i_4/O
                         net (fo=2, routed)           0.384    16.358    adder_tree2/y2[15]_i_4_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I0_O)        0.169    16.527 r  adder_tree2/y2[15]_i_8/O
                         net (fo=1, routed)           0.000    16.527    adder_tree2/y2[15]_i_8_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.837 r  adder_tree2/y2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.837    adder_tree2/y2_reg[15]_i_1_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.897 r  adder_tree2/y2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.897    adder_tree2/y2_reg[19]_i_1_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.957 r  adder_tree2/y2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.957    adder_tree2/y2_reg[23]_i_1_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    17.017 r  adder_tree2/y2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.017    adder_tree2/y2_reg[27]_i_1_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    17.198 r  adder_tree2/y2_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.198    sum2[31]
    SLICE_X16Y74         FDCE                                         r  y2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.273    24.195    clk_IBUF_BUFG
    SLICE_X16Y74         FDCE                                         r  y2_reg[31]/C
                         clock pessimism              0.273    24.468    
                         clock uncertainty           -0.035    24.433    
    SLICE_X16Y74         FDCE (Setup_fdce_C_D)        0.084    24.517    y2_reg[31]
  -------------------------------------------------------------------
                         required time                         24.517    
                         arrival time                         -17.198    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 shift_reg0_reg[19][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.666ns  (logic 5.842ns (46.124%)  route 6.824ns (53.876%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 24.396 - 20.000 ) 
    Source Clock Delay      (SCD):    4.696ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.591     4.696    clk_IBUF_BUFG
    SLICE_X24Y3          FDCE                                         r  shift_reg0_reg[19][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDCE (Prop_fdce_C_Q)         0.269     4.965 r  shift_reg0_reg[19][15]/Q
                         net (fo=16, routed)          1.316     6.281    shift_reg0_reg[19][15]
    DSP48_X2Y0           DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.255     9.536 r  product0[19]/P[4]
                         net (fo=2, routed)           0.831    10.367    adder_tree0/y0_reg[31]_i_100_2[4]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.066    10.433 r  adder_tree0/y0[15]_i_126/O
                         net (fo=2, routed)           0.363    10.796    adder_tree0/y0[15]_i_126_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.168    10.964 r  adder_tree0/y0[15]_i_130/O
                         net (fo=1, routed)           0.000    10.964    adder_tree0/y0[15]_i_130_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    11.274 r  adder_tree0/y0_reg[15]_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.274    adder_tree0/y0_reg[15]_i_58_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    11.455 r  adder_tree0/y0_reg[19]_i_58/O[3]
                         net (fo=2, routed)           1.042    12.498    adder_tree0/y0_reg[19]_i_58_n_4
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.154    12.652 r  adder_tree0/y0[19]_i_37/O
                         net (fo=2, routed)           0.470    13.122    adder_tree0/y0[19]_i_37_n_0
    SLICE_X48Y14         LUT4 (Prop_lut4_I3_O)        0.168    13.290 r  adder_tree0/y0[19]_i_41/O
                         net (fo=1, routed)           0.000    13.290    adder_tree0/y0[19]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297    13.587 r  adder_tree0/y0_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.587    adder_tree0/y0_reg[19]_i_15_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.647 r  adder_tree0/y0_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.647    adder_tree0/y0_reg[23]_i_15_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.782 r  adder_tree0/y0_reg[27]_i_15/O[0]
                         net (fo=3, routed)           1.866    15.648    adder_tree0/y0_reg[27]_i_15_n_7
    SLICE_X19Y17         LUT3 (Prop_lut3_I1_O)        0.153    15.801 r  adder_tree0/y0[23]_i_12/O
                         net (fo=2, routed)           0.456    16.257    adder_tree0/y0[23]_i_12_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.065    16.322 r  adder_tree0/y0[23]_i_4/O
                         net (fo=2, routed)           0.479    16.801    adder_tree0/y0[23]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.424    17.225 r  adder_tree0/y0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.225    adder_tree0/y0_reg[23]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    17.362 r  adder_tree0/y0_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.362    sum0[26]
    SLICE_X18Y18         FDCE                                         r  y0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.474    24.396    clk_IBUF_BUFG
    SLICE_X18Y18         FDCE                                         r  y0_reg[26]/C
                         clock pessimism              0.267    24.663    
                         clock uncertainty           -0.035    24.628    
    SLICE_X18Y18         FDCE (Setup_fdce_C_D)        0.084    24.712    y0_reg[26]
  -------------------------------------------------------------------
                         required time                         24.712    
                         arrival time                         -17.362    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 shift_reg2_reg[9][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 6.010ns (47.440%)  route 6.659ns (52.560%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 24.197 - 20.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.395     4.500    clk_IBUF_BUFG
    SLICE_X19Y64         FDCE                                         r  shift_reg2_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.269     4.769 r  shift_reg2_reg[9][15]/Q
                         net (fo=16, routed)          1.619     6.388    shift_reg2_reg[9][15]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.255     9.643 r  product2[9]/P[3]
                         net (fo=2, routed)           0.809    10.452    adder_tree2/y2_reg[31]_i_93_1[3]
    SLICE_X46Y61         LUT3 (Prop_lut3_I2_O)        0.065    10.517 r  adder_tree2/y2[15]_i_103/O
                         net (fo=2, routed)           0.393    10.910    adder_tree2/y2[15]_i_103_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455    11.365 r  adder_tree2/y2_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.365    adder_tree2/y2_reg[15]_i_55_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    11.500 r  adder_tree2/y2_reg[19]_i_55/O[0]
                         net (fo=2, routed)           0.720    12.220    adder_tree2/y2_reg[19]_i_55_n_7
    SLICE_X47Y68         LUT3 (Prop_lut3_I2_O)        0.163    12.383 r  adder_tree2/y2[15]_i_28/O
                         net (fo=2, routed)           0.459    12.842    adder_tree2/y2[15]_i_28_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.170    13.012 r  adder_tree2/y2[15]_i_32/O
                         net (fo=1, routed)           0.000    13.012    adder_tree2/y2[15]_i_32_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    13.336 r  adder_tree2/y2_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    13.336    adder_tree2/y2_reg[15]_i_14_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.475 r  adder_tree2/y2_reg[19]_i_14/O[0]
                         net (fo=3, routed)           1.819    15.294    adder_tree2/y2_reg[19]_i_14_n_7
    SLICE_X17Y70         LUT3 (Prop_lut3_I2_O)        0.155    15.449 r  adder_tree2/y2[15]_i_12/O
                         net (fo=2, routed)           0.456    15.905    adder_tree2/y2[15]_i_12_n_0
    SLICE_X17Y70         LUT5 (Prop_lut5_I1_O)        0.069    15.974 r  adder_tree2/y2[15]_i_4/O
                         net (fo=2, routed)           0.384    16.358    adder_tree2/y2[15]_i_4_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I0_O)        0.169    16.527 r  adder_tree2/y2[15]_i_8/O
                         net (fo=1, routed)           0.000    16.527    adder_tree2/y2[15]_i_8_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    16.837 r  adder_tree2/y2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.837    adder_tree2/y2_reg[15]_i_1_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.897 r  adder_tree2/y2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.897    adder_tree2/y2_reg[19]_i_1_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    16.957 r  adder_tree2/y2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.957    adder_tree2/y2_reg[23]_i_1_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    17.169 r  adder_tree2/y2_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.169    sum2[25]
    SLICE_X16Y73         FDCE                                         r  y2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    20.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    22.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.275    24.197    clk_IBUF_BUFG
    SLICE_X16Y73         FDCE                                         r  y2_reg[25]/C
                         clock pessimism              0.273    24.470    
                         clock uncertainty           -0.035    24.435    
    SLICE_X16Y73         FDCE (Setup_fdce_C_D)        0.084    24.519    y2_reg[25]
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -17.169    
  -------------------------------------------------------------------
                         slack                                  7.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 shift_reg1_reg[21][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg1_reg[22][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.701%)  route 0.152ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.595     1.593    clk_IBUF_BUFG
    SLICE_X49Y49         FDCE                                         r  shift_reg1_reg[21][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.100     1.693 r  shift_reg1_reg[21][8]/Q
                         net (fo=2, routed)           0.152     1.845    shift_reg1_reg[21][8]
    SLICE_X48Y50         FDCE                                         r  shift_reg1_reg[22][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.744     2.059    clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  shift_reg1_reg[22][8]/C
                         clock pessimism             -0.325     1.734    
    SLICE_X48Y50         FDCE (Hold_fdce_C_D)         0.040     1.774    shift_reg1_reg[22][8]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 shift_reg1_reg[21][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg1_reg[22][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.547%)  route 0.159ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.595     1.593    clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  shift_reg1_reg[21][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.100     1.693 r  shift_reg1_reg[21][10]/Q
                         net (fo=2, routed)           0.159     1.852    shift_reg1_reg[21][10]
    SLICE_X49Y50         FDCE                                         r  shift_reg1_reg[22][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.744     2.059    clk_IBUF_BUFG
    SLICE_X49Y50         FDCE                                         r  shift_reg1_reg[22][10]/C
                         clock pessimism             -0.325     1.734    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.040     1.774    shift_reg1_reg[22][10]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 shift_reg1_reg[21][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg1_reg[22][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.635%)  route 0.159ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.595     1.593    clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  shift_reg1_reg[21][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.100     1.693 r  shift_reg1_reg[21][11]/Q
                         net (fo=2, routed)           0.159     1.852    shift_reg1_reg[21][11]
    SLICE_X48Y50         FDCE                                         r  shift_reg1_reg[22][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.744     2.059    clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  shift_reg1_reg[22][11]/C
                         clock pessimism             -0.325     1.734    
    SLICE_X48Y50         FDCE (Hold_fdce_C_D)         0.037     1.771    shift_reg1_reg[22][11]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 shift_reg2_reg[26][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg2_reg[27][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.138%)  route 0.066ns (39.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.537     1.535    clk_IBUF_BUFG
    SLICE_X17Y75         FDCE                                         r  shift_reg2_reg[26][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDCE (Prop_fdce_C_Q)         0.100     1.635 r  shift_reg2_reg[26][2]/Q
                         net (fo=2, routed)           0.066     1.701    shift_reg2_reg[26][2]
    SLICE_X16Y75         FDCE                                         r  shift_reg2_reg[27][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.734     2.049    clk_IBUF_BUFG
    SLICE_X16Y75         FDCE                                         r  shift_reg2_reg[27][2]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X16Y75         FDCE (Hold_fdce_C_D)         0.059     1.605    shift_reg2_reg[27][2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 shift_reg1_reg[21][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg1_reg[22][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.505%)  route 0.160ns (57.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.595     1.593    clk_IBUF_BUFG
    SLICE_X48Y47         FDCE                                         r  shift_reg1_reg[21][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.118     1.711 r  shift_reg1_reg[21][6]/Q
                         net (fo=2, routed)           0.160     1.871    shift_reg1_reg[21][6]
    SLICE_X48Y50         FDCE                                         r  shift_reg1_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.744     2.059    clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  shift_reg1_reg[22][6]/C
                         clock pessimism             -0.325     1.734    
    SLICE_X48Y50         FDCE (Hold_fdce_C_D)         0.040     1.774    shift_reg1_reg[22][6]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 shift_reg2_reg[21][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg2_reg[22][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.341%)  route 0.266ns (72.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.527     1.525    clk_IBUF_BUFG
    SLICE_X36Y78         FDCE                                         r  shift_reg2_reg[21][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDCE (Prop_fdce_C_Q)         0.100     1.625 r  shift_reg2_reg[21][2]/Q
                         net (fo=2, routed)           0.266     1.891    shift_reg2_reg[21][2]
    SLICE_X20Y78         FDCE                                         r  shift_reg2_reg[22][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.737     2.052    clk_IBUF_BUFG
    SLICE_X20Y78         FDCE                                         r  shift_reg2_reg[22][2]/C
                         clock pessimism             -0.325     1.727    
    SLICE_X20Y78         FDCE (Hold_fdce_C_D)         0.059     1.786    shift_reg2_reg[22][2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 shift_reg1_reg[21][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg1_reg[22][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.229%)  route 0.168ns (58.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.595     1.593    clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  shift_reg1_reg[21][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.118     1.711 r  shift_reg1_reg[21][9]/Q
                         net (fo=2, routed)           0.168     1.879    shift_reg1_reg[21][9]
    SLICE_X48Y51         FDCE                                         r  shift_reg1_reg[22][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.744     2.059    clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  shift_reg1_reg[22][9]/C
                         clock pessimism             -0.325     1.734    
    SLICE_X48Y51         FDCE (Hold_fdce_C_D)         0.037     1.771    shift_reg1_reg[22][9]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 shift_reg0_reg[29][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg0_reg[30][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.226%)  route 0.242ns (70.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.584     1.582    clk_IBUF_BUFG
    SLICE_X40Y17         FDCE                                         r  shift_reg0_reg[29][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.100     1.682 r  shift_reg0_reg[29][11]/Q
                         net (fo=2, routed)           0.242     1.924    shift_reg0_reg[29][11]
    SLICE_X34Y20         FDCE                                         r  shift_reg0_reg[30][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.803     2.118    clk_IBUF_BUFG
    SLICE_X34Y20         FDCE                                         r  shift_reg0_reg[30][11]/C
                         clock pessimism             -0.345     1.773    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.040     1.813    shift_reg0_reg[30][11]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 shift_reg0_reg[30][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg0_reg[31][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.118ns (33.098%)  route 0.239ns (66.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.580     1.578    clk_IBUF_BUFG
    SLICE_X38Y20         FDCE                                         r  shift_reg0_reg[30][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.118     1.696 r  shift_reg0_reg[30][7]/Q
                         net (fo=2, routed)           0.239     1.934    shift_reg0_reg[30][7]
    SLICE_X24Y21         FDCE                                         r  shift_reg0_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.805     2.120    clk_IBUF_BUFG
    SLICE_X24Y21         FDCE                                         r  shift_reg0_reg[31][7]/C
                         clock pessimism             -0.345     1.775    
    SLICE_X24Y21         FDCE (Hold_fdce_C_D)         0.038     1.813    shift_reg0_reg[31][7]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 shift_reg1_reg[8][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg1_reg[9][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.724%)  route 0.067ns (40.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.595     1.593    clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  shift_reg1_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.100     1.693 r  shift_reg1_reg[8][12]/Q
                         net (fo=2, routed)           0.067     1.760    shift_reg1_reg[8][12]
    SLICE_X21Y32         FDCE                                         r  shift_reg1_reg[9][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.813     2.128    clk_IBUF_BUFG
    SLICE_X21Y32         FDCE                                         r  shift_reg1_reg[9][12]/C
                         clock pessimism             -0.535     1.593    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.044     1.637    shift_reg1_reg[9][12]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X13Y11   shift_reg0_reg[10][9]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X12Y9    shift_reg0_reg[11][6]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X13Y11   shift_reg0_reg[11][7]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X12Y9    shift_reg0_reg[11][8]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X12Y9    shift_reg0_reg[12][12]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X12Y9    shift_reg0_reg[12][13]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X12Y8    shift_reg0_reg[12][4]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X12Y8    shift_reg0_reg[12][6]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X13Y8    shift_reg0_reg[12][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X13Y11   shift_reg0_reg[10][9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X13Y11   shift_reg0_reg[10][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X12Y9    shift_reg0_reg[11][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X12Y9    shift_reg0_reg[11][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X13Y11   shift_reg0_reg[11][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X13Y11   shift_reg0_reg[11][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X12Y9    shift_reg0_reg[11][8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X12Y9    shift_reg0_reg[11][8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X12Y9    shift_reg0_reg[12][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X12Y9    shift_reg0_reg[12][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X8Y9     shift_reg0_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X8Y9     shift_reg0_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X8Y13    shift_reg0_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X8Y13    shift_reg0_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X6Y13    shift_reg0_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X6Y13    shift_reg0_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X10Y12   shift_reg0_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X10Y12   shift_reg0_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X6Y14    shift_reg0_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X6Y14    shift_reg0_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.342ns  (logic 2.793ns (44.036%)  route 3.549ns (55.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.381     4.486    clk_IBUF_BUFG
    SLICE_X16Y74         FDCE                                         r  y2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDCE (Prop_fdce_C_Q)         0.308     4.794 r  y2_reg[31]/Q
                         net (fo=1, routed)           3.549     8.343    y2_OBUF[31]
    B16                  OBUF (Prop_obuf_I_O)         2.485    10.828 r  y2_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.828    y2[31]
    B16                                                               r  y2[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.310ns  (logic 2.806ns (44.468%)  route 3.504ns (55.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.381     4.486    clk_IBUF_BUFG
    SLICE_X16Y74         FDCE                                         r  y2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDCE (Prop_fdce_C_Q)         0.308     4.794 r  y2_reg[30]/Q
                         net (fo=1, routed)           3.504     8.298    y2_OBUF[30]
    A18                  OBUF (Prop_obuf_I_O)         2.498    10.796 r  y2_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.796    y2[30]
    A18                                                               r  y2[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 2.804ns (44.466%)  route 3.502ns (55.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.383     4.488    clk_IBUF_BUFG
    SLICE_X16Y73         FDCE                                         r  y2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDCE (Prop_fdce_C_Q)         0.308     4.796 r  y2_reg[27]/Q
                         net (fo=1, routed)           3.502     8.298    y2_OBUF[27]
    A17                  OBUF (Prop_obuf_I_O)         2.496    10.794 r  y2_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.794    y2[27]
    A17                                                               r  y2[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 2.810ns (45.528%)  route 3.362ns (54.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.381     4.486    clk_IBUF_BUFG
    SLICE_X16Y74         FDCE                                         r  y2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDCE (Prop_fdce_C_Q)         0.308     4.794 r  y2_reg[29]/Q
                         net (fo=1, routed)           3.362     8.156    y2_OBUF[29]
    A19                  OBUF (Prop_obuf_I_O)         2.502    10.658 r  y2_OBUF[29]_inst/O
                         net (fo=0)                   0.000    10.658    y2[29]
    A19                                                               r  y2[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 2.795ns (45.477%)  route 3.351ns (54.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.383     4.488    clk_IBUF_BUFG
    SLICE_X16Y73         FDCE                                         r  y2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDCE (Prop_fdce_C_Q)         0.308     4.796 r  y2_reg[26]/Q
                         net (fo=1, routed)           3.351     8.147    y2_OBUF[26]
    C19                  OBUF (Prop_obuf_I_O)         2.487    10.635 r  y2_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.635    y2[26]
    C19                                                               r  y2[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 2.794ns (45.519%)  route 3.344ns (54.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.384     4.489    clk_IBUF_BUFG
    SLICE_X16Y72         FDCE                                         r  y2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_fdce_C_Q)         0.308     4.797 r  y2_reg[23]/Q
                         net (fo=1, routed)           3.344     8.141    y2_OBUF[23]
    C18                  OBUF (Prop_obuf_I_O)         2.486    10.626 r  y2_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.626    y2[23]
    C18                                                               r  y2[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 2.792ns (45.501%)  route 3.344ns (54.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.384     4.489    clk_IBUF_BUFG
    SLICE_X16Y72         FDCE                                         r  y2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_fdce_C_Q)         0.308     4.797 r  y2_reg[22]/Q
                         net (fo=1, routed)           3.344     8.141    y2_OBUF[22]
    D15                  OBUF (Prop_obuf_I_O)         2.484    10.625 r  y2_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.625    y2[22]
    D15                                                               r  y2[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y2[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 2.758ns (45.408%)  route 3.316ns (54.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.386     4.491    clk_IBUF_BUFG
    SLICE_X16Y71         FDCE                                         r  y2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDCE (Prop_fdce_C_Q)         0.308     4.799 r  y2_reg[19]/Q
                         net (fo=1, routed)           3.316     8.115    y2_OBUF[19]
    G16                  OBUF (Prop_obuf_I_O)         2.450    10.565 r  y2_OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.565    y2[19]
    G16                                                               r  y2[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y1[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 2.850ns (48.698%)  route 3.002ns (51.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.597     4.702    clk_IBUF_BUFG
    SLICE_X16Y43         FDCE                                         r  y1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDCE (Prop_fdce_C_Q)         0.308     5.010 r  y1_reg[31]/Q
                         net (fo=1, routed)           3.002     8.012    y1_OBUF[31]
    A25                  OBUF (Prop_obuf_I_O)         2.542    10.554 r  y1_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.554    y1[31]
    A25                                                               r  y1[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y1[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 2.850ns (48.979%)  route 2.969ns (51.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.596     4.701    clk_IBUF_BUFG
    SLICE_X16Y42         FDCE                                         r  y1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.308     5.009 r  y1_reg[27]/Q
                         net (fo=1, routed)           2.969     7.978    y1_OBUF[27]
    B26                  OBUF (Prop_obuf_I_O)         2.542    10.519 r  y1_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.519    y1[27]
    B26                                                               r  y1[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.401ns (71.555%)  route 0.557ns (28.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.599     1.597    clk_IBUF_BUFG
    SLICE_X18Y12         FDCE                                         r  y0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDCE (Prop_fdce_C_Q)         0.118     1.715 r  y0_reg[1]/Q
                         net (fo=1, routed)           0.557     2.272    y0_OBUF[1]
    T20                  OBUF (Prop_obuf_I_O)         1.283     3.556 r  y0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.556    y0[1]
    T20                                                               r  y0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.418ns (71.837%)  route 0.556ns (28.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.598     1.596    clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  y0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.118     1.714 r  y0_reg[5]/Q
                         net (fo=1, routed)           0.556     2.270    y0_OBUF[5]
    R22                  OBUF (Prop_obuf_I_O)         1.300     3.570 r  y0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.570    y0[5]
    R22                                                               r  y0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.416ns (71.646%)  route 0.560ns (28.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.598     1.596    clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  y0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.118     1.714 r  y0_reg[4]/Q
                         net (fo=1, routed)           0.560     2.274    y0_OBUF[4]
    R23                  OBUF (Prop_obuf_I_O)         1.298     3.573 r  y0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.573    y0[4]
    R23                                                               r  y0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.416ns (71.499%)  route 0.564ns (28.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.599     1.597    clk_IBUF_BUFG
    SLICE_X18Y12         FDCE                                         r  y0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDCE (Prop_fdce_C_Q)         0.118     1.715 r  y0_reg[3]/Q
                         net (fo=1, routed)           0.564     2.279    y0_OBUF[3]
    T24                  OBUF (Prop_obuf_I_O)         1.298     3.578 r  y0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.578    y0[3]
    T24                                                               r  y0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.405ns (70.258%)  route 0.595ns (29.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.599     1.597    clk_IBUF_BUFG
    SLICE_X18Y12         FDCE                                         r  y0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDCE (Prop_fdce_C_Q)         0.118     1.715 r  y0_reg[0]/Q
                         net (fo=1, routed)           0.595     2.310    y0_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         1.287     3.597 r  y0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.597    y0[0]
    R20                                                               r  y0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.404ns (69.633%)  route 0.612ns (30.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.598     1.596    clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  y0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.118     1.714 r  y0_reg[6]/Q
                         net (fo=1, routed)           0.612     2.326    y0_OBUF[6]
    P21                  OBUF (Prop_obuf_I_O)         1.286     3.613 r  y0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.613    y0[6]
    P21                                                               r  y0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.419ns (70.338%)  route 0.598ns (29.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.599     1.597    clk_IBUF_BUFG
    SLICE_X18Y12         FDCE                                         r  y0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDCE (Prop_fdce_C_Q)         0.118     1.715 r  y0_reg[2]/Q
                         net (fo=1, routed)           0.598     2.313    y0_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         1.301     3.614 r  y0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.614    y0[2]
    T25                                                               r  y0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.405ns (67.999%)  route 0.661ns (32.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.598     1.596    clk_IBUF_BUFG
    SLICE_X18Y13         FDCE                                         r  y0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.118     1.714 r  y0_reg[7]/Q
                         net (fo=1, routed)           0.661     2.375    y0_OBUF[7]
    R21                  OBUF (Prop_obuf_I_O)         1.287     3.662 r  y0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.662    y0[7]
    R21                                                               r  y0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.430ns (68.887%)  route 0.646ns (31.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.598     1.596    clk_IBUF_BUFG
    SLICE_X18Y14         FDCE                                         r  y0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDCE (Prop_fdce_C_Q)         0.118     1.714 r  y0_reg[9]/Q
                         net (fo=1, routed)           0.646     2.360    y0_OBUF[9]
    N21                  OBUF (Prop_obuf_I_O)         1.312     3.672 r  y0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.672    y0[9]
    N21                                                               r  y0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            y0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.424ns (67.421%)  route 0.688ns (32.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.598     1.596    clk_IBUF_BUFG
    SLICE_X18Y14         FDCE                                         r  y0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDCE (Prop_fdce_C_Q)         0.118     1.714 r  y0_reg[10]/Q
                         net (fo=1, routed)           0.688     2.402    y0_OBUF[10]
    N23                  OBUF (Prop_obuf_I_O)         1.306     3.708 r  y0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.708    y0[10]
    N23                                                               r  y0[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          1680 Endpoints
Min Delay          1680 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[14][15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.742ns  (logic 0.886ns (6.008%)  route 13.856ns (93.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.916    14.742    y0[31]_i_2_n_0
    SLICE_X44Y66         FDCE                                         f  shift_reg2_reg[14][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.268     4.190    clk_IBUF_BUFG
    SLICE_X44Y66         FDCE                                         r  shift_reg2_reg[14][15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[15][15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.742ns  (logic 0.886ns (6.008%)  route 13.856ns (93.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.916    14.742    y0[31]_i_2_n_0
    SLICE_X44Y66         FDCE                                         f  shift_reg2_reg[15][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.268     4.190    clk_IBUF_BUFG
    SLICE_X44Y66         FDCE                                         r  shift_reg2_reg[15][15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[15][1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.533ns  (logic 0.886ns (6.094%)  route 13.648ns (93.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.707    14.533    y0[31]_i_2_n_0
    SLICE_X45Y64         FDCE                                         f  shift_reg2_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.270     4.192    clk_IBUF_BUFG
    SLICE_X45Y64         FDCE                                         r  shift_reg2_reg[15][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[15][3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.533ns  (logic 0.886ns (6.094%)  route 13.648ns (93.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.707    14.533    y0[31]_i_2_n_0
    SLICE_X45Y64         FDCE                                         f  shift_reg2_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.270     4.192    clk_IBUF_BUFG
    SLICE_X45Y64         FDCE                                         r  shift_reg2_reg[15][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[14][0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.511ns  (logic 0.886ns (6.103%)  route 13.625ns (93.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.685    14.511    y0[31]_i_2_n_0
    SLICE_X45Y62         FDCE                                         f  shift_reg2_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.271     4.193    clk_IBUF_BUFG
    SLICE_X45Y62         FDCE                                         r  shift_reg2_reg[14][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[14][2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.511ns  (logic 0.886ns (6.103%)  route 13.625ns (93.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.685    14.511    y0[31]_i_2_n_0
    SLICE_X45Y62         FDCE                                         f  shift_reg2_reg[14][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.271     4.193    clk_IBUF_BUFG
    SLICE_X45Y62         FDCE                                         r  shift_reg2_reg[14][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[14][1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 0.886ns (6.141%)  route 13.537ns (93.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.597    14.423    y0[31]_i_2_n_0
    SLICE_X45Y63         FDCE                                         f  shift_reg2_reg[14][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.270     4.192    clk_IBUF_BUFG
    SLICE_X45Y63         FDCE                                         r  shift_reg2_reg[14][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[14][3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 0.886ns (6.141%)  route 13.537ns (93.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.597    14.423    y0[31]_i_2_n_0
    SLICE_X45Y63         FDCE                                         f  shift_reg2_reg[14][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.270     4.192    clk_IBUF_BUFG
    SLICE_X45Y63         FDCE                                         r  shift_reg2_reg[14][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[14][4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 0.886ns (6.141%)  route 13.537ns (93.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.597    14.423    y0[31]_i_2_n_0
    SLICE_X44Y63         FDCE                                         f  shift_reg2_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.270     4.192    clk_IBUF_BUFG
    SLICE_X44Y63         FDCE                                         r  shift_reg2_reg[14][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            shift_reg2_reg[14][5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.423ns  (logic 0.886ns (6.141%)  route 13.537ns (93.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.773    rst_n_IBUF
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.053     1.826 f  y0[31]_i_2/O
                         net (fo=1632, routed)       12.597    14.423    y0[31]_i_2_n_0
    SLICE_X44Y63         FDCE                                         f  shift_reg2_reg[14][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        1.270     4.192    clk_IBUF_BUFG
    SLICE_X44Y63         FDCE                                         r  shift_reg2_reg[14][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x0[14]
                            (input port)
  Destination:            shift_reg0_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.073ns (18.330%)  route 0.325ns (81.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  x0[14] (IN)
                         net (fo=0)                   0.000     0.000    x0[14]
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  x0_IBUF[14]_inst/O
                         net (fo=1, routed)           0.325     0.398    x0_IBUF[14]
    SLICE_X6Y14          FDCE                                         r  shift_reg0_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.849     2.164    clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  shift_reg0_reg[0][14]/C

Slack:                    inf
  Source:                 x0[13]
                            (input port)
  Destination:            shift_reg0_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.068ns (15.707%)  route 0.366ns (84.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  x0[13] (IN)
                         net (fo=0)                   0.000     0.000    x0[13]
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  x0_IBUF[13]_inst/O
                         net (fo=1, routed)           0.366     0.434    x0_IBUF[13]
    SLICE_X6Y14          FDCE                                         r  shift_reg0_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.849     2.164    clk_IBUF_BUFG
    SLICE_X6Y14          FDCE                                         r  shift_reg0_reg[0][13]/C

Slack:                    inf
  Source:                 x0[11]
                            (input port)
  Destination:            shift_reg0_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.073ns (16.492%)  route 0.372ns (83.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  x0[11] (IN)
                         net (fo=0)                   0.000     0.000    x0[11]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  x0_IBUF[11]_inst/O
                         net (fo=1, routed)           0.372     0.445    x0_IBUF[11]
    SLICE_X6Y13          FDCE                                         r  shift_reg0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.849     2.164    clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  shift_reg0_reg[0][11]/C

Slack:                    inf
  Source:                 x0[8]
                            (input port)
  Destination:            shift_reg0_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.076ns (16.594%)  route 0.383ns (83.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  x0[8] (IN)
                         net (fo=0)                   0.000     0.000    x0[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  x0_IBUF[8]_inst/O
                         net (fo=1, routed)           0.383     0.459    x0_IBUF[8]
    SLICE_X6Y11          FDCE                                         r  shift_reg0_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.852     2.167    clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  shift_reg0_reg[0][8]/C

Slack:                    inf
  Source:                 x0[9]
                            (input port)
  Destination:            shift_reg0_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.077ns (16.285%)  route 0.394ns (83.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  x0[9] (IN)
                         net (fo=0)                   0.000     0.000    x0[9]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  x0_IBUF[9]_inst/O
                         net (fo=1, routed)           0.394     0.471    x0_IBUF[9]
    SLICE_X6Y13          FDCE                                         r  shift_reg0_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.849     2.164    clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  shift_reg0_reg[0][9]/C

Slack:                    inf
  Source:                 x0[3]
                            (input port)
  Destination:            shift_reg0_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.052ns (10.877%)  route 0.425ns (89.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  x0[3] (IN)
                         net (fo=0)                   0.000     0.000    x0[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  x0_IBUF[3]_inst/O
                         net (fo=1, routed)           0.425     0.476    x0_IBUF[3]
    SLICE_X6Y11          FDCE                                         r  shift_reg0_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.852     2.167    clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  shift_reg0_reg[0][3]/C

Slack:                    inf
  Source:                 x0[10]
                            (input port)
  Destination:            shift_reg0_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.059ns (11.866%)  route 0.435ns (88.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  x0[10] (IN)
                         net (fo=0)                   0.000     0.000    x0[10]
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  x0_IBUF[10]_inst/O
                         net (fo=1, routed)           0.435     0.493    x0_IBUF[10]
    SLICE_X8Y13          FDCE                                         r  shift_reg0_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.818     2.133    clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  shift_reg0_reg[0][10]/C

Slack:                    inf
  Source:                 x0[2]
                            (input port)
  Destination:            shift_reg0_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.078ns (15.842%)  route 0.416ns (84.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  x0[2] (IN)
                         net (fo=0)                   0.000     0.000    x0[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  x0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.416     0.494    x0_IBUF[2]
    SLICE_X7Y11          FDCE                                         r  shift_reg0_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.852     2.167    clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  shift_reg0_reg[0][2]/C

Slack:                    inf
  Source:                 x0[15]
                            (input port)
  Destination:            shift_reg0_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.093ns (18.295%)  route 0.416ns (81.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T23                                               0.000     0.000 r  x0[15] (IN)
                         net (fo=0)                   0.000     0.000    x0[15]
    T23                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  x0_IBUF[15]_inst/O
                         net (fo=1, routed)           0.416     0.509    x0_IBUF[15]
    SLICE_X9Y15          FDCE                                         r  shift_reg0_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.817     2.132    clk_IBUF_BUFG
    SLICE_X9Y15          FDCE                                         r  shift_reg0_reg[0][15]/C

Slack:                    inf
  Source:                 x0[4]
                            (input port)
  Destination:            shift_reg0_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.050ns (9.803%)  route 0.460ns (90.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  x0[4] (IN)
                         net (fo=0)                   0.000     0.000    x0[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  x0_IBUF[4]_inst/O
                         net (fo=1, routed)           0.460     0.510    x0_IBUF[4]
    SLICE_X6Y11          FDCE                                         r  shift_reg0_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1632, routed)        0.852     2.167    clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  shift_reg0_reg[0][4]/C





