#ifndef MRCC_INTERFACE_H
#define MRCC_INTERFACE_H

typedef enum
{
    MRCC_AHB_BUS = 0,
    MRCC_APB1_BUS,
    MRCC_APB2_BUS
}BUS_e;


typedef enum
{
    MRCC_AHB1_GPIOA=0,
	MRCC_AHB1_GPIOB=1,
	MRCC_AHB1_GPIOC=2,
	MRCC_AHB1_GPIOD=3,
	MRCC_AHB1_GPIOH=7,
	MRCC_AHB1_CRC=12,
	MRCC_AHB1_DMA1=21,
	MRCC_AHB1_DMA2=22,
	MRCC_AHB2_OTGFS=7,
	MRCC_APB1_TIM2=0,
	MRCC_APB1_TIM3=1,
	MRCC_APB1_TIM4=2,
	MRCC_APB1_TIM5=3,
	MRCC_APB1_WWDG=11,
	MRCC_APB1_SPI2=14,
	MRCC_APB1_SPI3=15,
	MRCC_APB1_USART2=17,
	MRCC_APB1_I2C1=21,
	MRCC_APB1_I2C2=22,
	MRCC_APB1_I2C3=23,
	MRCC_APB1_PWR=28,
	MRCC_APB2_TIM1=0,
	MRCC_APB2_USART1=4,
	MRCC_APB2_USART6=5,
	MRCC_APB2_ADC1=8,
	MRCC_APB2_SDIO=11,
	MRCC_APB2_SPI1=12,
	MRCC_APB2_SPI4=13,
	MRCC_APB2_SYSCFG=14,
	MRCC_APB2_TIM9=16,
	MRCC_APB2_TIM10=17,
	MRCC_APB2_TIM11=18
}Peripheral_e;

void MRCC_voidInit();
void MRCC_voidEnablePeripheralClock(BUS_e Copy_BUS_eBusName, Peripheral_e Copy_Peripheral_ePeripheralName);
void MRCC_voidDisablePeripheralClock(BUS_e Copy_BUS_eBusName, Peripheral_e Copy_Peripheral_ePeripheralName);

#endif
