Layer Pairs Export File for PCB: R:\Diploma\TD2021\SYND\jean.nanchen\Hardware\FPGA_Board\FPGA_POETIC.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=fpga_poetic-roundholes.txt|DrillLayers=gtl,gp1,g1,g2,gp2,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=fpga_poetic-slotholes.txt|DrillLayers=gtl,gp1,g1,g2,gp2,gbl
