

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2_Loop_Col_proc2'
================================================================
* Date:           Wed Oct 28 18:15:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col     |   52|   52|        46|          1|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     40|    2784|   5688|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|     571|     70|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     40|    3355|   5772|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     18|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |                Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U163  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U164  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U165  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U166  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U167  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U168  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U169  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fadd_32ns_32ns_32_5_full_dsp_U170  |DCT_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U171   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U172   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U173   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U174   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U175   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U176   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U177   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |DCT_fmul_32ns_32ns_32_4_max_dsp_U178   |DCT_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                  |                                  |        0|     40| 2784| 5688|
    +---------------------------------------+----------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_316_p2        |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_217       |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_310_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_96        |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   8|          10|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it45  |   1|          2|    1|          2|
    |j_reg_225               |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |   6|          8|    6|         14|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it43  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it44  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it45  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |exitcond1_reg_367       |   1|   0|    1|          0|
    |j_reg_225               |   4|   0|    4|          0|
    |temp_2_1_reg_432        |  32|   0|   32|          0|
    |temp_2_2_reg_452        |  32|   0|   32|          0|
    |temp_2_3_reg_472        |  32|   0|   32|          0|
    |temp_2_4_reg_512        |  32|   0|   32|          0|
    |temp_2_5_reg_532        |  32|   0|   32|          0|
    |temp_2_6_reg_537        |  32|   0|   32|          0|
    |temp_2_7_reg_542        |  32|   0|   32|          0|
    |temp_2_reg_412          |  32|   0|   32|          0|
    |tmp_4_1_reg_417         |  32|   0|   32|          0|
    |tmp_4_2_reg_437         |  32|   0|   32|          0|
    |tmp_4_3_reg_457         |  32|   0|   32|          0|
    |tmp_4_4_reg_477         |  32|   0|   32|          0|
    |tmp_4_5_reg_517         |  32|   0|   32|          0|
    |tmp_4_6_reg_522         |  32|   0|   32|          0|
    |tmp_4_7_reg_527         |  32|   0|   32|          0|
    |tmp_4_reg_397           |  32|   0|   32|          0|
    |tmp_s_reg_376           |   4|   0|   64|         60|
    |exitcond1_reg_367       |   0|   2|    1|          0|
    |tmp_4_6_reg_522         |   0|  32|   32|          0|
    |tmp_4_7_reg_527         |   0|  32|   32|          0|
    |tmp_s_reg_376           |   0|   4|   64|         60|
    +------------------------+----+----+-----+-----------+
    |Total                   | 571|  70|  760|        120|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_done       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | DCT_MAT_Multiply2_Loop_Col_proc2 | return value |
|B_0_address0  | out |    3|  ap_memory |                B_0               |     array    |
|B_0_ce0       | out |    1|  ap_memory |                B_0               |     array    |
|B_0_q0        |  in |   32|  ap_memory |                B_0               |     array    |
|p_read        |  in |   32|   ap_none  |              p_read              |    scalar    |
|B_1_address0  | out |    3|  ap_memory |                B_1               |     array    |
|B_1_ce0       | out |    1|  ap_memory |                B_1               |     array    |
|B_1_q0        |  in |   32|  ap_memory |                B_1               |     array    |
|p_read1       |  in |   32|   ap_none  |              p_read1             |    scalar    |
|B_2_address0  | out |    3|  ap_memory |                B_2               |     array    |
|B_2_ce0       | out |    1|  ap_memory |                B_2               |     array    |
|B_2_q0        |  in |   32|  ap_memory |                B_2               |     array    |
|p_read2       |  in |   32|   ap_none  |              p_read2             |    scalar    |
|B_3_address0  | out |    3|  ap_memory |                B_3               |     array    |
|B_3_ce0       | out |    1|  ap_memory |                B_3               |     array    |
|B_3_q0        |  in |   32|  ap_memory |                B_3               |     array    |
|p_read3       |  in |   32|   ap_none  |              p_read3             |    scalar    |
|B_4_address0  | out |    3|  ap_memory |                B_4               |     array    |
|B_4_ce0       | out |    1|  ap_memory |                B_4               |     array    |
|B_4_q0        |  in |   32|  ap_memory |                B_4               |     array    |
|p_read4       |  in |   32|   ap_none  |              p_read4             |    scalar    |
|B_5_address0  | out |    3|  ap_memory |                B_5               |     array    |
|B_5_ce0       | out |    1|  ap_memory |                B_5               |     array    |
|B_5_q0        |  in |   32|  ap_memory |                B_5               |     array    |
|p_read5       |  in |   32|   ap_none  |              p_read5             |    scalar    |
|B_6_address0  | out |    3|  ap_memory |                B_6               |     array    |
|B_6_ce0       | out |    1|  ap_memory |                B_6               |     array    |
|B_6_q0        |  in |   32|  ap_memory |                B_6               |     array    |
|p_read6       |  in |   32|   ap_none  |              p_read6             |    scalar    |
|B_7_address0  | out |    3|  ap_memory |                B_7               |     array    |
|B_7_ce0       | out |    1|  ap_memory |                B_7               |     array    |
|B_7_q0        |  in |   32|  ap_memory |                B_7               |     array    |
|p_read7       |  in |   32|   ap_none  |              p_read7             |    scalar    |
|C_din         | out |   32|   ap_fifo  |                 C                |    pointer   |
|C_full_n      |  in |    1|   ap_fifo  |                 C                |    pointer   |
|C_write       | out |    1|   ap_fifo  |                 C                |    pointer   |
+--------------+-----+-----+------------+----------------------------------+--------------+

