# riscv-pipeline-cpu
A fully functional 5-stage pipelined RISC-V CPU written in SystemVerilog, including a complete testbench, Yosys synthesis script (run.ys), auto-generated pipeline diagrams (SVG), and build outputs.
