 n0.core0.pendCycle : Accumulator : Sum.u64 = 24996862; SumSQ.u64 = 399580550; Count.u64 = 1566589; Min.u64 = 0; Max.u64 = 16; 
 n0.core0.reads : Accumulator : Sum.u64 = 2953; SumSQ.u64 = 2953; Count.u64 = 2953; Min.u64 = 1; Max.u64 = 1; 
 n0.core0.writes : Accumulator : Sum.u64 = 2047; SumSQ.u64 = 2047; Count.u64 = 2047; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0:lowlink.packet_latency : Accumulator : Sum.u64 = 5316594; SumSQ.u64 = 5754085908; Count.u64 = 7132; Min.u64 = 37; Max.u64 = 2232; 
 n0.l1cache0:lowlink.send_bit_count : Accumulator : Sum.u64 = 977792; SumSQ.u64 = 347408384; Count.u64 = 7119; Min.u64 = 64; Max.u64 = 576; 
 n0.l1cache0:lowlink.output_port_stalls : Accumulator : Sum.u64 = 43357000; SumSQ.u64 = 4514557000000; Count.u64 = 480; Min.u64 = 63500; Max.u64 = 216000; 
 n0.l1cache0:lowlink.idle_time : Accumulator : Sum.u64 = 137849500; SumSQ.u64 = 22026008750000; Count.u64 = 1290; Min.u64 = 51000; Max.u64 = 641500; 
 n0.l1cache0.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 1362; SumSQ.u64 = 1362; Count.u64 = 1362; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 941; SumSQ.u64 = 941; Count.u64 = 941; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 1362; SumSQ.u64 = 1362; Count.u64 = 1362; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 941; SumSQ.u64 = 941; Count.u64 = 941; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_ForceInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_GetS : Accumulator : Sum.u64 = 2830; SumSQ.u64 = 2830; Count.u64 = 2830; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_GetX : Accumulator : Sum.u64 = 976; SumSQ.u64 = 976; Count.u64 = 976; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_Write : Accumulator : Sum.u64 = 1038; SumSQ.u64 = 1038; Count.u64 = 1038; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_PutM : Accumulator : Sum.u64 = 893; SumSQ.u64 = 893; Count.u64 = 893; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_AckInv : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_AckFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 2953; SumSQ.u64 = 2953; Count.u64 = 2953; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_WriteResp : Accumulator : Sum.u64 = 2047; SumSQ.u64 = 2047; Count.u64 = 2047; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_Put : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_Get : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_AckMove : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_CustomReq : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_CustomResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.eventSent_CustomAck : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.evict_I : Accumulator : Sum.u64 = 128; SumSQ.u64 = 128; Count.u64 = 128; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.evict_S : Accumulator : Sum.u64 = 1286; SumSQ.u64 = 1286; Count.u64 = 1286; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.evict_M : Accumulator : Sum.u64 = 893; SumSQ.u64 = 893; Count.u64 = 893; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.evict_IS : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.evict_IM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.evict_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_GetS_hit : Accumulator : Sum.u64 = 47896; SumSQ.u64 = 234295442; Count.u64 = 123; Min.u64 = 6; Max.u64 = 7199; 
 n0.l1cache0.latency_GetS_miss : Accumulator : Sum.u64 = 7267283; SumSQ.u64 = 44670114597; Count.u64 = 1362; Min.u64 = 1439; Max.u64 = 25904; 
 n0.l1cache0.latency_GetX_hit : Accumulator : Sum.u64 = 17568; SumSQ.u64 = 61069434; Count.u64 = 33; Min.u64 = 6; Max.u64 = 4603; 
 n0.l1cache0.latency_GetX_miss : Accumulator : Sum.u64 = 5151684; SumSQ.u64 = 33427200036; Count.u64 = 941; Min.u64 = 1439; Max.u64 = 25483; 
 n0.l1cache0.latency_GetX_upgrade : Accumulator : Sum.u64 = 179733; SumSQ.u64 = 1128052499; Count.u64 = 35; Min.u64 = 1291; Max.u64 = 14251; 
 n0.l1cache0.latency_GetSX_hit : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_GetSX_miss : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_GetSX_upgrade : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_FlushLine_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_FlushLineInv_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.latency_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 109; SumSQ.u64 = 109; Count.u64 = 109; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 1349; SumSQ.u64 = 1349; Count.u64 = 1349; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 964; SumSQ.u64 = 964; Count.u64 = 964; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.CacheHits : Accumulator : Sum.u64 = 156; SumSQ.u64 = 156; Count.u64 = 156; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.CacheMisses : Accumulator : Sum.u64 = 2338; SumSQ.u64 = 2338; Count.u64 = 2338; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 2179; SumSQ.u64 = 2179; Count.u64 = 2179; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_PutS : Accumulator : Sum.u64 = 1286; SumSQ.u64 = 1286; Count.u64 = 1286; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.TotalEventsReceived : Accumulator : Sum.u64 = 12132; SumSQ.u64 = 12132; Count.u64 = 12132; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 50; SumSQ.u64 = 50; Count.u64 = 50; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.Put_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.Get_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.AckMove_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetS_uncache_recv : Accumulator : Sum.u64 = 1468; SumSQ.u64 = 1468; Count.u64 = 1468; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.Write_uncache_recv : Accumulator : Sum.u64 = 1038; SumSQ.u64 = 1038; Count.u64 = 1038; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1468; SumSQ.u64 = 1468; Count.u64 = 1468; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.WriteResp_uncache_recv : Accumulator : Sum.u64 = 1038; SumSQ.u64 = 1038; Count.u64 = 1038; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.NULLCMD_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetS_recv : Accumulator : Sum.u64 = 1485; SumSQ.u64 = 1485; Count.u64 = 1485; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.Write_recv : Accumulator : Sum.u64 = 1009; SumSQ.u64 = 1009; Count.u64 = 1009; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.GetSResp_recv : Accumulator : Sum.u64 = 1362; SumSQ.u64 = 1362; Count.u64 = 1362; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.GetXResp_recv : Accumulator : Sum.u64 = 976; SumSQ.u64 = 976; Count.u64 = 976; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.FlushAllResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.Inv_recv : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.Fetch_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.FetchInv_recv : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.FetchInvX_recv : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.ForwardFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.UnblockFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache0.AckPut_recv : Accumulator : Sum.u64 = 2179; SumSQ.u64 = 2179; Count.u64 = 2179; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache0.MSHR_occupancy : Accumulator : Sum.u64 = 12649164; SumSQ.u64 = 111679102; Count.u64 = 1582573; Min.u64 = 0; Max.u64 = 15; 
 n0.l1cache0.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.core1.pendCycle : Accumulator : Sum.u64 = 24945573; SumSQ.u64 = 398668213; Count.u64 = 1567741; Min.u64 = 0; Max.u64 = 16; 
 n0.core1.reads : Accumulator : Sum.u64 = 3009; SumSQ.u64 = 3009; Count.u64 = 3009; Min.u64 = 1; Max.u64 = 1; 
 n0.core1.writes : Accumulator : Sum.u64 = 1991; SumSQ.u64 = 1991; Count.u64 = 1991; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1:lowlink.packet_latency : Accumulator : Sum.u64 = 5430588; SumSQ.u64 = 5908606242; Count.u64 = 7169; Min.u64 = 37; Max.u64 = 2232; 
 n0.l1cache1:lowlink.send_bit_count : Accumulator : Sum.u64 = 971456; SumSQ.u64 = 342480896; Count.u64 = 7156; Min.u64 = 64; Max.u64 = 576; 
 n0.l1cache1:lowlink.output_port_stalls : Accumulator : Sum.u64 = 37821500; SumSQ.u64 = 3941512750000; Count.u64 = 423; Min.u64 = 60000; Max.u64 = 216000; 
 n0.l1cache1:lowlink.idle_time : Accumulator : Sum.u64 = 140901000; SumSQ.u64 = 22719988000000; Count.u64 = 1329; Min.u64 = 58000; Max.u64 = 648000; 
 n0.l1cache1.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 1388; SumSQ.u64 = 1388; Count.u64 = 1388; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 64; SumSQ.u64 = 64; Count.u64 = 64; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 917; SumSQ.u64 = 917; Count.u64 = 917; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 21; SumSQ.u64 = 21; Count.u64 = 21; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 1388; SumSQ.u64 = 1388; Count.u64 = 1388; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 918; SumSQ.u64 = 918; Count.u64 = 918; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 4; SumSQ.u64 = 4; Count.u64 = 4; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_ForceInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_GetS : Accumulator : Sum.u64 = 2900; SumSQ.u64 = 2900; Count.u64 = 2900; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_GetX : Accumulator : Sum.u64 = 964; SumSQ.u64 = 964; Count.u64 = 964; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_Write : Accumulator : Sum.u64 = 1006; SumSQ.u64 = 1006; Count.u64 = 1006; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_PutM : Accumulator : Sum.u64 = 875; SumSQ.u64 = 875; Count.u64 = 875; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_AckInv : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_AckFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 3009; SumSQ.u64 = 3009; Count.u64 = 3009; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_WriteResp : Accumulator : Sum.u64 = 1991; SumSQ.u64 = 1991; Count.u64 = 1991; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_Put : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_Get : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_AckMove : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_CustomReq : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_CustomResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.eventSent_CustomAck : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.evict_I : Accumulator : Sum.u64 = 131; SumSQ.u64 = 131; Count.u64 = 131; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.evict_S : Accumulator : Sum.u64 = 1303; SumSQ.u64 = 1303; Count.u64 = 1303; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.evict_M : Accumulator : Sum.u64 = 875; SumSQ.u64 = 875; Count.u64 = 875; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.evict_IS : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.evict_IM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_GetS_hit : Accumulator : Sum.u64 = 46833; SumSQ.u64 = 277712499; Count.u64 = 109; Min.u64 = 6; Max.u64 = 8787; 
 n0.l1cache1.latency_GetS_miss : Accumulator : Sum.u64 = 7233726; SumSQ.u64 = 43221586210; Count.u64 = 1388; Min.u64 = 1583; Max.u64 = 19435; 
 n0.l1cache1.latency_GetX_hit : Accumulator : Sum.u64 = 2423; SumSQ.u64 = 5304529; Count.u64 = 21; Min.u64 = 6; Max.u64 = 2303; 
 n0.l1cache1.latency_GetX_miss : Accumulator : Sum.u64 = 5021000; SumSQ.u64 = 32430873748; Count.u64 = 917; Min.u64 = 1435; Max.u64 = 18431; 
 n0.l1cache1.latency_GetX_upgrade : Accumulator : Sum.u64 = 220163; SumSQ.u64 = 1133942197; Count.u64 = 47; Min.u64 = 1867; Max.u64 = 8635; 
 n0.l1cache1.latency_GetSX_hit : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_GetSX_miss : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_GetSX_upgrade : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_FlushLine_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_FlushLineInv_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.latency_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 98; SumSQ.u64 = 98; Count.u64 = 98; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 20; SumSQ.u64 = 20; Count.u64 = 20; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 11; SumSQ.u64 = 11; Count.u64 = 11; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 1; SumSQ.u64 = 1; Count.u64 = 1; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 1371; SumSQ.u64 = 1371; Count.u64 = 1371; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 946; SumSQ.u64 = 946; Count.u64 = 946; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 18; SumSQ.u64 = 18; Count.u64 = 18; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.CacheHits : Accumulator : Sum.u64 = 130; SumSQ.u64 = 130; Count.u64 = 130; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.CacheMisses : Accumulator : Sum.u64 = 2352; SumSQ.u64 = 2352; Count.u64 = 2352; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 2178; SumSQ.u64 = 2178; Count.u64 = 2178; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_PutS : Accumulator : Sum.u64 = 1303; SumSQ.u64 = 1303; Count.u64 = 1303; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.TotalEventsReceived : Accumulator : Sum.u64 = 12169; SumSQ.u64 = 12169; Count.u64 = 12169; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.Put_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.Get_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.AckMove_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetS_uncache_recv : Accumulator : Sum.u64 = 1512; SumSQ.u64 = 1512; Count.u64 = 1512; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.Write_uncache_recv : Accumulator : Sum.u64 = 1006; SumSQ.u64 = 1006; Count.u64 = 1006; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1512; SumSQ.u64 = 1512; Count.u64 = 1512; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.WriteResp_uncache_recv : Accumulator : Sum.u64 = 1006; SumSQ.u64 = 1006; Count.u64 = 1006; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.NULLCMD_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetS_recv : Accumulator : Sum.u64 = 1497; SumSQ.u64 = 1497; Count.u64 = 1497; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.Write_recv : Accumulator : Sum.u64 = 985; SumSQ.u64 = 985; Count.u64 = 985; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.GetSResp_recv : Accumulator : Sum.u64 = 1388; SumSQ.u64 = 1388; Count.u64 = 1388; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.GetXResp_recv : Accumulator : Sum.u64 = 964; SumSQ.u64 = 964; Count.u64 = 964; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.FlushAllResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.Inv_recv : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.Fetch_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.FetchInv_recv : Accumulator : Sum.u64 = 26; SumSQ.u64 = 26; Count.u64 = 26; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.FetchInvX_recv : Accumulator : Sum.u64 = 44; SumSQ.u64 = 44; Count.u64 = 44; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.ForwardFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.UnblockFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.l1cache1.AckPut_recv : Accumulator : Sum.u64 = 2178; SumSQ.u64 = 2178; Count.u64 = 2178; Min.u64 = 1; Max.u64 = 1; 
 n0.l1cache1.MSHR_occupancy : Accumulator : Sum.u64 = 12509221; SumSQ.u64 = 110051433; Count.u64 = 1582573; Min.u64 = 0; Max.u64 = 15; 
 n0.l1cache1.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.core0.pendCycle : Accumulator : Sum.u64 = 25273037; SumSQ.u64 = 404130293; Count.u64 = 1582573; Min.u64 = 0; Max.u64 = 16; 
 n1.core0.reads : Accumulator : Sum.u64 = 3051; SumSQ.u64 = 3051; Count.u64 = 3051; Min.u64 = 1; Max.u64 = 1; 
 n1.core0.writes : Accumulator : Sum.u64 = 1949; SumSQ.u64 = 1949; Count.u64 = 1949; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0:lowlink.packet_latency : Accumulator : Sum.u64 = 5523584; SumSQ.u64 = 6067968188; Count.u64 = 7194; Min.u64 = 37; Max.u64 = 2304; 
 n1.l1cache0:lowlink.send_bit_count : Accumulator : Sum.u64 = 964224; SumSQ.u64 = 337747968; Count.u64 = 7178; Min.u64 = 64; Max.u64 = 576; 
 n1.l1cache0:lowlink.output_port_stalls : Accumulator : Sum.u64 = 44445500; SumSQ.u64 = 4572059750000; Count.u64 = 499; Min.u64 = 52500; Max.u64 = 216000; 
 n1.l1cache0:lowlink.idle_time : Accumulator : Sum.u64 = 139755000; SumSQ.u64 = 22503901500000; Count.u64 = 1291; Min.u64 = 60000; Max.u64 = 648000; 
 n1.l1cache0.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_GetS_I : Accumulator : Sum.u64 = 1453; SumSQ.u64 = 1453; Count.u64 = 1453; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetS_S : Accumulator : Sum.u64 = 67; SumSQ.u64 = 67; Count.u64 = 67; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetS_M : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetX_I : Accumulator : Sum.u64 = 902; SumSQ.u64 = 902; Count.u64 = 902; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetX_S : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetX_M : Accumulator : Sum.u64 = 36; SumSQ.u64 = 36; Count.u64 = 36; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 1453; SumSQ.u64 = 1453; Count.u64 = 1453; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 902; SumSQ.u64 = 902; Count.u64 = 902; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_Inv_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_Inv_S : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_ForceInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_GetS : Accumulator : Sum.u64 = 2931; SumSQ.u64 = 2931; Count.u64 = 2931; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_GetX : Accumulator : Sum.u64 = 953; SumSQ.u64 = 953; Count.u64 = 953; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_Write : Accumulator : Sum.u64 = 960; SumSQ.u64 = 960; Count.u64 = 960; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_PutM : Accumulator : Sum.u64 = 859; SumSQ.u64 = 859; Count.u64 = 859; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_FetchResp : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_FetchXResp : Accumulator : Sum.u64 = 43; SumSQ.u64 = 43; Count.u64 = 43; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_AckInv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_AckFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_GetSResp : Accumulator : Sum.u64 = 3051; SumSQ.u64 = 3051; Count.u64 = 3051; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_GetXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_WriteResp : Accumulator : Sum.u64 = 1949; SumSQ.u64 = 1949; Count.u64 = 1949; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_Put : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_Get : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_AckMove : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_CustomReq : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_CustomResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.eventSent_CustomAck : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.evict_I : Accumulator : Sum.u64 = 124; SumSQ.u64 = 124; Count.u64 = 124; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.evict_S : Accumulator : Sum.u64 = 1376; SumSQ.u64 = 1376; Count.u64 = 1376; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.evict_M : Accumulator : Sum.u64 = 859; SumSQ.u64 = 859; Count.u64 = 859; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.evict_IM : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.evict_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_GetS_hit : Accumulator : Sum.u64 = 70759; SumSQ.u64 = 359100863; Count.u64 = 120; Min.u64 = 6; Max.u64 = 8783; 
 n1.l1cache0.latency_GetS_miss : Accumulator : Sum.u64 = 7823525; SumSQ.u64 = 48971894387; Count.u64 = 1453; Min.u64 = 859; Max.u64 = 19007; 
 n1.l1cache0.latency_GetX_hit : Accumulator : Sum.u64 = 18457; SumSQ.u64 = 99811913; Count.u64 = 36; Min.u64 = 6; Max.u64 = 7051; 
 n1.l1cache0.latency_GetX_miss : Accumulator : Sum.u64 = 5009151; SumSQ.u64 = 33418746547; Count.u64 = 902; Min.u64 = 1147; Max.u64 = 18571; 
 n1.l1cache0.latency_GetX_upgrade : Accumulator : Sum.u64 = 270287; SumSQ.u64 = 1644358113; Count.u64 = 51; Min.u64 = 1439; Max.u64 = 10356; 
 n1.l1cache0.latency_GetSX_hit : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_GetSX_miss : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_GetSX_upgrade : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_FlushLine_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_FlushLineInv_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.latency_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetSHit_Arrival : Accumulator : Sum.u64 = 101; SumSQ.u64 = 101; Count.u64 = 101; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetXHit_Arrival : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetSHit_Blocked : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetXHit_Blocked : Accumulator : Sum.u64 = 5; SumSQ.u64 = 5; Count.u64 = 5; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetSMiss_Arrival : Accumulator : Sum.u64 = 1445; SumSQ.u64 = 1445; Count.u64 = 1445; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetXMiss_Arrival : Accumulator : Sum.u64 = 939; SumSQ.u64 = 939; Count.u64 = 939; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetSMiss_Blocked : Accumulator : Sum.u64 = 8; SumSQ.u64 = 8; Count.u64 = 8; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetXMiss_Blocked : Accumulator : Sum.u64 = 14; SumSQ.u64 = 14; Count.u64 = 14; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.CacheHits : Accumulator : Sum.u64 = 156; SumSQ.u64 = 156; Count.u64 = 156; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.CacheMisses : Accumulator : Sum.u64 = 2406; SumSQ.u64 = 2406; Count.u64 = 2406; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.stateEvent_AckPut_I : Accumulator : Sum.u64 = 2235; SumSQ.u64 = 2235; Count.u64 = 2235; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_PutS : Accumulator : Sum.u64 = 1376; SumSQ.u64 = 1376; Count.u64 = 1376; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.TotalEventsReceived : Accumulator : Sum.u64 = 12194; SumSQ.u64 = 12194; Count.u64 = 12194; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.TotalEventsReplayed : Accumulator : Sum.u64 = 52; SumSQ.u64 = 52; Count.u64 = 52; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.Put_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.Get_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.AckMove_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetS_uncache_recv : Accumulator : Sum.u64 = 1478; SumSQ.u64 = 1478; Count.u64 = 1478; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.Write_uncache_recv : Accumulator : Sum.u64 = 960; SumSQ.u64 = 960; Count.u64 = 960; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1478; SumSQ.u64 = 1478; Count.u64 = 1478; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.WriteResp_uncache_recv : Accumulator : Sum.u64 = 960; SumSQ.u64 = 960; Count.u64 = 960; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.NULLCMD_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetS_recv : Accumulator : Sum.u64 = 1573; SumSQ.u64 = 1573; Count.u64 = 1573; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.Write_recv : Accumulator : Sum.u64 = 989; SumSQ.u64 = 989; Count.u64 = 989; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.GetSResp_recv : Accumulator : Sum.u64 = 1453; SumSQ.u64 = 1453; Count.u64 = 1453; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.GetXResp_recv : Accumulator : Sum.u64 = 953; SumSQ.u64 = 953; Count.u64 = 953; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.FlushAllResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.Inv_recv : Accumulator : Sum.u64 = 38; SumSQ.u64 = 38; Count.u64 = 38; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.Fetch_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.FetchInv_recv : Accumulator : Sum.u64 = 31; SumSQ.u64 = 31; Count.u64 = 31; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.FetchInvX_recv : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.ForwardFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.UnblockFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache0.AckPut_recv : Accumulator : Sum.u64 = 2235; SumSQ.u64 = 2235; Count.u64 = 2235; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache0.MSHR_occupancy : Accumulator : Sum.u64 = 13176755; SumSQ.u64 = 119385413; Count.u64 = 1582573; Min.u64 = 0; Max.u64 = 15; 
 n1.l1cache0.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.core1.pendCycle : Accumulator : Sum.u64 = 25207524; SumSQ.u64 = 403032682; Count.u64 = 1577965; Min.u64 = 0; Max.u64 = 16; 
 n1.core1.reads : Accumulator : Sum.u64 = 3037; SumSQ.u64 = 3037; Count.u64 = 3037; Min.u64 = 1; Max.u64 = 1; 
 n1.core1.writes : Accumulator : Sum.u64 = 1963; SumSQ.u64 = 1963; Count.u64 = 1963; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1:lowlink.packet_latency : Accumulator : Sum.u64 = 5419791; SumSQ.u64 = 5913138573; Count.u64 = 7154; Min.u64 = 37; Max.u64 = 2160; 
 n1.l1cache1:lowlink.send_bit_count : Accumulator : Sum.u64 = 982720; SumSQ.u64 = 351262720; Count.u64 = 7140; Min.u64 = 64; Max.u64 = 576; 
 n1.l1cache1:lowlink.output_port_stalls : Accumulator : Sum.u64 = 43796000; SumSQ.u64 = 4329004500000; Count.u64 = 504; Min.u64 = 58000; Max.u64 = 216000; 
 n1.l1cache1:lowlink.idle_time : Accumulator : Sum.u64 = 142866500; SumSQ.u64 = 25637534750000; Count.u64 = 1307; Min.u64 = 58000; Max.u64 = 1581000; 
 n1.l1cache1.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_GetS_I : Accumulator : Sum.u64 = 1369; SumSQ.u64 = 1369; Count.u64 = 1369; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetS_S : Accumulator : Sum.u64 = 76; SumSQ.u64 = 76; Count.u64 = 76; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetS_M : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetX_I : Accumulator : Sum.u64 = 944; SumSQ.u64 = 944; Count.u64 = 944; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetX_S : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetX_M : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetSX_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_GetSX_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_GetSX_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_GetSResp_IS : Accumulator : Sum.u64 = 1369; SumSQ.u64 = 1369; Count.u64 = 1369; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetXResp_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_GetXResp_IM : Accumulator : Sum.u64 = 944; SumSQ.u64 = 944; Count.u64 = 944; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_GetXResp_SM : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_Inv_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_Inv_S : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_Inv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Inv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Inv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Inv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Inv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInvX_I : Accumulator : Sum.u64 = 6; SumSQ.u64 = 6; Count.u64 = 6; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_FetchInvX_M : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_FetchInvX_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInvX_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInvX_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInvX_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Fetch_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Fetch_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Fetch_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Fetch_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Fetch_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Fetch_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_Fetch_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInv_I : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_FetchInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInv_M : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_FetchInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FetchInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_ForceInv_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLine_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLine_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLine_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLineInv_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLineInv_S : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLineInv_M : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLineResp_I : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLineResp_IB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.stateEvent_FlushLineResp_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_GetS : Accumulator : Sum.u64 = 2907; SumSQ.u64 = 2907; Count.u64 = 2907; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_GetX : Accumulator : Sum.u64 = 992; SumSQ.u64 = 992; Count.u64 = 992; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_Write : Accumulator : Sum.u64 = 942; SumSQ.u64 = 942; Count.u64 = 942; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_PutM : Accumulator : Sum.u64 = 893; SumSQ.u64 = 893; Count.u64 = 893; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_FetchResp : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_FetchXResp : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_AckInv : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_AckFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_GetSResp : Accumulator : Sum.u64 = 3037; SumSQ.u64 = 3037; Count.u64 = 3037; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_GetXResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_WriteResp : Accumulator : Sum.u64 = 1963; SumSQ.u64 = 1963; Count.u64 = 1963; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_Put : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_Get : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_AckMove : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_CustomReq : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_CustomResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.eventSent_CustomAck : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.EventStalledForLockedCacheline : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.evict_I : Accumulator : Sum.u64 = 134; SumSQ.u64 = 134; Count.u64 = 134; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.evict_S : Accumulator : Sum.u64 = 1291; SumSQ.u64 = 1291; Count.u64 = 1291; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.evict_M : Accumulator : Sum.u64 = 893; SumSQ.u64 = 893; Count.u64 = 893; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.evict_IS : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.evict_IM : Accumulator : Sum.u64 = 3; SumSQ.u64 = 3; Count.u64 = 3; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.evict_SM : Accumulator : Sum.u64 = 2; SumSQ.u64 = 2; Count.u64 = 2; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.evict_SB : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_GetS_hit : Accumulator : Sum.u64 = 40313; SumSQ.u64 = 177648721; Count.u64 = 130; Min.u64 = 6; Max.u64 = 7919; 
 n1.l1cache1.latency_GetS_miss : Accumulator : Sum.u64 = 7366150; SumSQ.u64 = 46036738108; Count.u64 = 1369; Min.u64 = 863; Max.u64 = 19147; 
 n1.l1cache1.latency_GetX_hit : Accumulator : Sum.u64 = 26609; SumSQ.u64 = 124700263; Count.u64 = 29; Min.u64 = 6; Max.u64 = 7631; 
 n1.l1cache1.latency_GetX_miss : Accumulator : Sum.u64 = 5144219; SumSQ.u64 = 33068801461; Count.u64 = 944; Min.u64 = 1151; Max.u64 = 18143; 
 n1.l1cache1.latency_GetX_upgrade : Accumulator : Sum.u64 = 239882; SumSQ.u64 = 1501354590; Count.u64 = 48; Min.u64 = 1007; Max.u64 = 14399; 
 n1.l1cache1.latency_GetSX_hit : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_GetSX_miss : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_GetSX_upgrade : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_FlushLine_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_FlushLineInv_fail : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.latency_FlushAll : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetSHit_Arrival : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetXHit_Arrival : Accumulator : Sum.u64 = 22; SumSQ.u64 = 22; Count.u64 = 22; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetSXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetSHit_Blocked : Accumulator : Sum.u64 = 13; SumSQ.u64 = 13; Count.u64 = 13; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetXHit_Blocked : Accumulator : Sum.u64 = 7; SumSQ.u64 = 7; Count.u64 = 7; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetSXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetSMiss_Arrival : Accumulator : Sum.u64 = 1352; SumSQ.u64 = 1352; Count.u64 = 1352; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetXMiss_Arrival : Accumulator : Sum.u64 = 980; SumSQ.u64 = 980; Count.u64 = 980; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetSXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetSMiss_Blocked : Accumulator : Sum.u64 = 17; SumSQ.u64 = 17; Count.u64 = 17; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetXMiss_Blocked : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetSXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.CacheHits : Accumulator : Sum.u64 = 159; SumSQ.u64 = 159; Count.u64 = 159; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.CacheMisses : Accumulator : Sum.u64 = 2361; SumSQ.u64 = 2361; Count.u64 = 2361; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.stateEvent_AckPut_I : Accumulator : Sum.u64 = 2184; SumSQ.u64 = 2184; Count.u64 = 2184; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_PutS : Accumulator : Sum.u64 = 1291; SumSQ.u64 = 1291; Count.u64 = 1291; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.eventSent_PutE : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.TotalEventsReceived : Accumulator : Sum.u64 = 12154; SumSQ.u64 = 12154; Count.u64 = 12154; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.TotalEventsReplayed : Accumulator : Sum.u64 = 55; SumSQ.u64 = 55; Count.u64 = 55; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.Put_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.Get_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.AckMove_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetS_uncache_recv : Accumulator : Sum.u64 = 1538; SumSQ.u64 = 1538; Count.u64 = 1538; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.Write_uncache_recv : Accumulator : Sum.u64 = 942; SumSQ.u64 = 942; Count.u64 = 942; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1538; SumSQ.u64 = 1538; Count.u64 = 1538; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.WriteResp_uncache_recv : Accumulator : Sum.u64 = 942; SumSQ.u64 = 942; Count.u64 = 942; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.NULLCMD_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetS_recv : Accumulator : Sum.u64 = 1499; SumSQ.u64 = 1499; Count.u64 = 1499; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.Write_recv : Accumulator : Sum.u64 = 1021; SumSQ.u64 = 1021; Count.u64 = 1021; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.GetSResp_recv : Accumulator : Sum.u64 = 1369; SumSQ.u64 = 1369; Count.u64 = 1369; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.GetXResp_recv : Accumulator : Sum.u64 = 992; SumSQ.u64 = 992; Count.u64 = 992; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.FlushAllResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.Inv_recv : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.Fetch_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.FetchInv_recv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.FetchInvX_recv : Accumulator : Sum.u64 = 53; SumSQ.u64 = 53; Count.u64 = 53; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.ForwardFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.UnblockFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.l1cache1.AckPut_recv : Accumulator : Sum.u64 = 2184; SumSQ.u64 = 2184; Count.u64 = 2184; Min.u64 = 1; Max.u64 = 1; 
 n1.l1cache1.MSHR_occupancy : Accumulator : Sum.u64 = 12802021; SumSQ.u64 = 113534479; Count.u64 = 1582573; Min.u64 = 0; Max.u64 = 15; 
 n1.l1cache1.Bank_conflicts : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0:highlink.packet_latency : Accumulator : Sum.u64 = 8170140; SumSQ.u64 = 10750474238; Count.u64 = 7049; Min.u64 = 60; Max.u64 = 2520; 
 n0.directory0:highlink.send_bit_count : Accumulator : Sum.u64 = 2173728; SumSQ.u64 = 1094292480; Count.u64 = 7060; Min.u64 = 64; Max.u64 = 576; 
 n0.directory0:highlink.output_port_stalls : Accumulator : Sum.u64 = 18119000; SumSQ.u64 = 1714595000000; Count.u64 = 218; Min.u64 = 37000; Max.u64 = 216000; 
 n0.directory0:highlink.idle_time : Accumulator : Sum.u64 = 170142500; SumSQ.u64 = 35124081250000; Count.u64 = 1566; Min.u64 = 37000; Max.u64 = 1699500; 
 n0.directory0.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.replacement_request_latency : Accumulator : Sum.u64 = 4370; SumSQ.u64 = 8740; Count.u64 = 2185; Min.u64 = 2; Max.u64 = 2; 
 n0.directory0.get_request_latency : Accumulator : Sum.u64 = 530365; SumSQ.u64 = 841139489; Count.u64 = 2360; Min.u64 = 2; Max.u64 = 6627; 
 n0.directory0.directory_cache_hits : Accumulator : Sum.u64 = 4545; SumSQ.u64 = 4545; Count.u64 = 4545; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.GetX_recv : Accumulator : Sum.u64 = 989; SumSQ.u64 = 989; Count.u64 = 989; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.GetS_recv : Accumulator : Sum.u64 = 1371; SumSQ.u64 = 1371; Count.u64 = 1371; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.Write_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.PutM_recv : Accumulator : Sum.u64 = 897; SumSQ.u64 = 897; Count.u64 = 897; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.PutS_recv : Accumulator : Sum.u64 = 1288; SumSQ.u64 = 1288; Count.u64 = 1288; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.FetchResp_recv : Accumulator : Sum.u64 = 29; SumSQ.u64 = 29; Count.u64 = 29; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.FetchXResp_recv : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.GetXResp_recv : Accumulator : Sum.u64 = 2238; SumSQ.u64 = 2238; Count.u64 = 2238; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.WriteResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.AckInv_recv : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.AckFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.GetS_uncache_recv : Accumulator : Sum.u64 = 1468; SumSQ.u64 = 1468; Count.u64 = 1468; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.Write_uncache_recv : Accumulator : Sum.u64 = 917; SumSQ.u64 = 917; Count.u64 = 917; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1468; SumSQ.u64 = 1468; Count.u64 = 1468; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.WriteResp_uncache_recv : Accumulator : Sum.u64 = 917; SumSQ.u64 = 917; Count.u64 = 917; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_GetS : Accumulator : Sum.u64 = 2790; SumSQ.u64 = 2790; Count.u64 = 2790; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_GetX : Accumulator : Sum.u64 = 916; SumSQ.u64 = 916; Count.u64 = 916; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_Write : Accumulator : Sum.u64 = 917; SumSQ.u64 = 917; Count.u64 = 917; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_PutM : Accumulator : Sum.u64 = 971; SumSQ.u64 = 971; Count.u64 = 971; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_Inv : Accumulator : Sum.u64 = 51; SumSQ.u64 = 51; Count.u64 = 51; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_FetchInv : Accumulator : Sum.u64 = 30; SumSQ.u64 = 30; Count.u64 = 30; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_FetchInvX : Accumulator : Sum.u64 = 49; SumSQ.u64 = 49; Count.u64 = 49; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_ForceInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_ForwardFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_GetSResp : Accumulator : Sum.u64 = 2839; SumSQ.u64 = 2839; Count.u64 = 2839; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_GetXResp : Accumulator : Sum.u64 = 989; SumSQ.u64 = 989; Count.u64 = 989; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_WriteResp : Accumulator : Sum.u64 = 917; SumSQ.u64 = 917; Count.u64 = 917; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_AckPut : Accumulator : Sum.u64 = 2185; SumSQ.u64 = 2185; Count.u64 = 2185; Min.u64 = 1; Max.u64 = 1; 
 n0.directory0.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_UnblockFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_read_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.eventSent_write_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory0.MSHR_occupancy : Accumulator : Sum.u64 = 525645; SumSQ.u64 = 831621; Count.u64 = 789443; Min.u64 = 0; Max.u64 = 5; 
 n0.directory1:highlink.packet_latency : Accumulator : Sum.u64 = 8253521; SumSQ.u64 = 10889542859; Count.u64 = 7120; Min.u64 = 62; Max.u64 = 2514; 
 n0.directory1:highlink.send_bit_count : Accumulator : Sum.u64 = 2157152; SumSQ.u64 = 1078645760; Count.u64 = 7135; Min.u64 = 64; Max.u64 = 576; 
 n0.directory1:highlink.output_port_stalls : Accumulator : Sum.u64 = 27306000; SumSQ.u64 = 2556108000000; Count.u64 = 332; Min.u64 = 37000; Max.u64 = 216000; 
 n0.directory1:highlink.idle_time : Accumulator : Sum.u64 = 153363500; SumSQ.u64 = 32265994250000; Count.u64 = 1409; Min.u64 = 37000; Max.u64 = 1267500; 
 n0.directory1.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.replacement_request_latency : Accumulator : Sum.u64 = 4344; SumSQ.u64 = 8688; Count.u64 = 2172; Min.u64 = 2; Max.u64 = 2; 
 n0.directory1.get_request_latency : Accumulator : Sum.u64 = 471682; SumSQ.u64 = 680947334; Count.u64 = 2330; Min.u64 = 2; Max.u64 = 5763; 
 n0.directory1.directory_cache_hits : Accumulator : Sum.u64 = 4502; SumSQ.u64 = 4502; Count.u64 = 4502; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.GetX_recv : Accumulator : Sum.u64 = 951; SumSQ.u64 = 951; Count.u64 = 951; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.GetS_recv : Accumulator : Sum.u64 = 1379; SumSQ.u64 = 1379; Count.u64 = 1379; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.Write_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.PutM_recv : Accumulator : Sum.u64 = 871; SumSQ.u64 = 871; Count.u64 = 871; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.PutS_recv : Accumulator : Sum.u64 = 1301; SumSQ.u64 = 1301; Count.u64 = 1301; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.FetchResp_recv : Accumulator : Sum.u64 = 19; SumSQ.u64 = 19; Count.u64 = 19; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.FetchXResp_recv : Accumulator : Sum.u64 = 34; SumSQ.u64 = 34; Count.u64 = 34; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.GetXResp_recv : Accumulator : Sum.u64 = 2233; SumSQ.u64 = 2233; Count.u64 = 2233; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.WriteResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.AckInv_recv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.AckFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.GetS_uncache_recv : Accumulator : Sum.u64 = 1548; SumSQ.u64 = 1548; Count.u64 = 1548; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.Write_uncache_recv : Accumulator : Sum.u64 = 985; SumSQ.u64 = 985; Count.u64 = 985; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1548; SumSQ.u64 = 1548; Count.u64 = 1548; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.WriteResp_uncache_recv : Accumulator : Sum.u64 = 985; SumSQ.u64 = 985; Count.u64 = 985; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_GetS : Accumulator : Sum.u64 = 2892; SumSQ.u64 = 2892; Count.u64 = 2892; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_GetX : Accumulator : Sum.u64 = 889; SumSQ.u64 = 889; Count.u64 = 889; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_Write : Accumulator : Sum.u64 = 985; SumSQ.u64 = 985; Count.u64 = 985; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_PutM : Accumulator : Sum.u64 = 924; SumSQ.u64 = 924; Count.u64 = 924; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_Inv : Accumulator : Sum.u64 = 41; SumSQ.u64 = 41; Count.u64 = 41; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_FetchInv : Accumulator : Sum.u64 = 24; SumSQ.u64 = 24; Count.u64 = 24; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_FetchInvX : Accumulator : Sum.u64 = 35; SumSQ.u64 = 35; Count.u64 = 35; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_ForceInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_ForwardFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_GetSResp : Accumulator : Sum.u64 = 2927; SumSQ.u64 = 2927; Count.u64 = 2927; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_GetXResp : Accumulator : Sum.u64 = 951; SumSQ.u64 = 951; Count.u64 = 951; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_WriteResp : Accumulator : Sum.u64 = 985; SumSQ.u64 = 985; Count.u64 = 985; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_AckPut : Accumulator : Sum.u64 = 2172; SumSQ.u64 = 2172; Count.u64 = 2172; Min.u64 = 1; Max.u64 = 1; 
 n0.directory1.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_UnblockFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_read_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.eventSent_write_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.directory1.MSHR_occupancy : Accumulator : Sum.u64 = 467022; SumSQ.u64 = 724672; Count.u64 = 789875; Min.u64 = 0; Max.u64 = 5; 
 n1.directory0:highlink.packet_latency : Accumulator : Sum.u64 = 8431799; SumSQ.u64 = 11184229867; Count.u64 = 7242; Min.u64 = 64; Max.u64 = 2448; 
 n1.directory0:highlink.send_bit_count : Accumulator : Sum.u64 = 2204064; SumSQ.u64 = 1104583680; Count.u64 = 7255; Min.u64 = 64; Max.u64 = 576; 
 n1.directory0:highlink.output_port_stalls : Accumulator : Sum.u64 = 34336000; SumSQ.u64 = 3115810000000; Count.u64 = 420; Min.u64 = 37000; Max.u64 = 216000; 
 n1.directory0:highlink.idle_time : Accumulator : Sum.u64 = 138073500; SumSQ.u64 = 25877666250000; Count.u64 = 1317; Min.u64 = 37000; Max.u64 = 790000; 
 n1.directory0.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.replacement_request_latency : Accumulator : Sum.u64 = 4452; SumSQ.u64 = 8904; Count.u64 = 2226; Min.u64 = 2; Max.u64 = 2; 
 n1.directory0.get_request_latency : Accumulator : Sum.u64 = 542350; SumSQ.u64 = 921817394; Count.u64 = 2398; Min.u64 = 2; Max.u64 = 5115; 
 n1.directory0.directory_cache_hits : Accumulator : Sum.u64 = 4624; SumSQ.u64 = 4624; Count.u64 = 4624; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.GetX_recv : Accumulator : Sum.u64 = 980; SumSQ.u64 = 980; Count.u64 = 980; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.GetS_recv : Accumulator : Sum.u64 = 1418; SumSQ.u64 = 1418; Count.u64 = 1418; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.Write_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.PutM_recv : Accumulator : Sum.u64 = 888; SumSQ.u64 = 888; Count.u64 = 888; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.PutS_recv : Accumulator : Sum.u64 = 1338; SumSQ.u64 = 1338; Count.u64 = 1338; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.FetchResp_recv : Accumulator : Sum.u64 = 25; SumSQ.u64 = 25; Count.u64 = 25; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.FetchXResp_recv : Accumulator : Sum.u64 = 42; SumSQ.u64 = 42; Count.u64 = 42; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.GetXResp_recv : Accumulator : Sum.u64 = 2280; SumSQ.u64 = 2280; Count.u64 = 2280; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.WriteResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.AckInv_recv : Accumulator : Sum.u64 = 40; SumSQ.u64 = 40; Count.u64 = 40; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.AckFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.GetS_uncache_recv : Accumulator : Sum.u64 = 1543; SumSQ.u64 = 1543; Count.u64 = 1543; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.Write_uncache_recv : Accumulator : Sum.u64 = 968; SumSQ.u64 = 968; Count.u64 = 968; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1543; SumSQ.u64 = 1543; Count.u64 = 1543; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.WriteResp_uncache_recv : Accumulator : Sum.u64 = 968; SumSQ.u64 = 968; Count.u64 = 968; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_GetS : Accumulator : Sum.u64 = 2916; SumSQ.u64 = 2916; Count.u64 = 2916; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_GetX : Accumulator : Sum.u64 = 907; SumSQ.u64 = 907; Count.u64 = 907; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_Write : Accumulator : Sum.u64 = 968; SumSQ.u64 = 968; Count.u64 = 968; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_PutM : Accumulator : Sum.u64 = 955; SumSQ.u64 = 955; Count.u64 = 955; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_Inv : Accumulator : Sum.u64 = 47; SumSQ.u64 = 47; Count.u64 = 47; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_FetchInv : Accumulator : Sum.u64 = 28; SumSQ.u64 = 28; Count.u64 = 28; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_FetchInvX : Accumulator : Sum.u64 = 45; SumSQ.u64 = 45; Count.u64 = 45; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_ForceInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_ForwardFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_GetSResp : Accumulator : Sum.u64 = 2961; SumSQ.u64 = 2961; Count.u64 = 2961; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_GetXResp : Accumulator : Sum.u64 = 980; SumSQ.u64 = 980; Count.u64 = 980; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_WriteResp : Accumulator : Sum.u64 = 968; SumSQ.u64 = 968; Count.u64 = 968; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_AckPut : Accumulator : Sum.u64 = 2226; SumSQ.u64 = 2226; Count.u64 = 2226; Min.u64 = 1; Max.u64 = 1; 
 n1.directory0.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_UnblockFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_read_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.eventSent_write_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory0.MSHR_occupancy : Accumulator : Sum.u64 = 537554; SumSQ.u64 = 898380; Count.u64 = 791069; Min.u64 = 0; Max.u64 = 5; 
 n1.directory1:highlink.packet_latency : Accumulator : Sum.u64 = 8426785; SumSQ.u64 = 11278172469; Count.u64 = 7182; Min.u64 = 64; Max.u64 = 2448; 
 n1.directory1:highlink.send_bit_count : Accumulator : Sum.u64 = 2168800; SumSQ.u64 = 1084048384; Count.u64 = 7199; Min.u64 = 64; Max.u64 = 576; 
 n1.directory1:highlink.output_port_stalls : Accumulator : Sum.u64 = 18326000; SumSQ.u64 = 1742894000000; Count.u64 = 219; Min.u64 = 37000; Max.u64 = 216000; 
 n1.directory1:highlink.idle_time : Accumulator : Sum.u64 = 158369500; SumSQ.u64 = 28791851250000; Count.u64 = 1537; Min.u64 = 37000; Max.u64 = 1660500; 
 n1.directory1.default_stat : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.replacement_request_latency : Accumulator : Sum.u64 = 4386; SumSQ.u64 = 8772; Count.u64 = 2193; Min.u64 = 2; Max.u64 = 2; 
 n1.directory1.get_request_latency : Accumulator : Sum.u64 = 489930; SumSQ.u64 = 656666406; Count.u64 = 2369; Min.u64 = 2; Max.u64 = 5187; 
 n1.directory1.directory_cache_hits : Accumulator : Sum.u64 = 4562; SumSQ.u64 = 4562; Count.u64 = 4562; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.mshr_hits : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.GetX_recv : Accumulator : Sum.u64 = 965; SumSQ.u64 = 965; Count.u64 = 965; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.GetS_recv : Accumulator : Sum.u64 = 1404; SumSQ.u64 = 1404; Count.u64 = 1404; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.GetSX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.Write_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.PutM_recv : Accumulator : Sum.u64 = 864; SumSQ.u64 = 864; Count.u64 = 864; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.PutS_recv : Accumulator : Sum.u64 = 1329; SumSQ.u64 = 1329; Count.u64 = 1329; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.FetchResp_recv : Accumulator : Sum.u64 = 27; SumSQ.u64 = 27; Count.u64 = 27; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.FetchXResp_recv : Accumulator : Sum.u64 = 48; SumSQ.u64 = 48; Count.u64 = 48; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.GetSResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.GetXResp_recv : Accumulator : Sum.u64 = 2227; SumSQ.u64 = 2227; Count.u64 = 2227; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.WriteResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.ForceInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.AckInv_recv : Accumulator : Sum.u64 = 32; SumSQ.u64 = 32; Count.u64 = 32; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.AckFlush_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.FlushLine_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.FlushLineInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.FlushAll_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.FlushLineResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.GetS_uncache_recv : Accumulator : Sum.u64 = 1437; SumSQ.u64 = 1437; Count.u64 = 1437; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.Write_uncache_recv : Accumulator : Sum.u64 = 1076; SumSQ.u64 = 1076; Count.u64 = 1076; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.GetSX_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.GetSResp_uncache_recv : Accumulator : Sum.u64 = 1437; SumSQ.u64 = 1437; Count.u64 = 1437; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.WriteResp_uncache_recv : Accumulator : Sum.u64 = 1076; SumSQ.u64 = 1076; Count.u64 = 1076; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.CustomReq_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.CustomResp_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.CustomAck_uncache_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_GetS : Accumulator : Sum.u64 = 2786; SumSQ.u64 = 2786; Count.u64 = 2786; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_GetX : Accumulator : Sum.u64 = 878; SumSQ.u64 = 878; Count.u64 = 878; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_Write : Accumulator : Sum.u64 = 1076; SumSQ.u64 = 1076; Count.u64 = 1076; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_PutM : Accumulator : Sum.u64 = 939; SumSQ.u64 = 939; Count.u64 = 939; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_Inv : Accumulator : Sum.u64 = 37; SumSQ.u64 = 37; Count.u64 = 37; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_FetchInv : Accumulator : Sum.u64 = 33; SumSQ.u64 = 33; Count.u64 = 33; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_FetchInvX : Accumulator : Sum.u64 = 54; SumSQ.u64 = 54; Count.u64 = 54; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_ForceInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_ForwardFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_NACK : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_GetSResp : Accumulator : Sum.u64 = 2841; SumSQ.u64 = 2841; Count.u64 = 2841; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_GetXResp : Accumulator : Sum.u64 = 965; SumSQ.u64 = 965; Count.u64 = 965; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_WriteResp : Accumulator : Sum.u64 = 1076; SumSQ.u64 = 1076; Count.u64 = 1076; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_FetchResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_AckInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_AckPut : Accumulator : Sum.u64 = 2193; SumSQ.u64 = 2193; Count.u64 = 2193; Min.u64 = 1; Max.u64 = 1; 
 n1.directory1.eventSent_FlushLine : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_FlushLineInv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_FlushLineResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_FlushAllResp : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_UnblockFlush : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_read_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.eventSent_write_directory_entry : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.directory1.MSHR_occupancy : Accumulator : Sum.u64 = 485192; SumSQ.u64 = 739450; Count.u64 = 789517; Min.u64 = 0; Max.u64 = 5; 
 n0.memory0.requests_received_GetS : Accumulator : Sum.u64 = 2790; SumSQ.u64 = 2790; Count.u64 = 2790; Min.u64 = 1; Max.u64 = 1; 
 n0.memory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.memory0.requests_received_GetX : Accumulator : Sum.u64 = 916; SumSQ.u64 = 916; Count.u64 = 916; Min.u64 = 1; Max.u64 = 1; 
 n0.memory0.requests_received_Write : Accumulator : Sum.u64 = 917; SumSQ.u64 = 917; Count.u64 = 917; Min.u64 = 1; Max.u64 = 1; 
 n0.memory0.requests_received_PutM : Accumulator : Sum.u64 = 971; SumSQ.u64 = 971; Count.u64 = 971; Min.u64 = 1; Max.u64 = 1; 
 n0.memory0.outstanding_requests : Accumulator : Sum.u64 = 564994; SumSQ.u64 = 776070; Count.u64 = 791286; Min.u64 = 0; Max.u64 = 2; 
 n0.memory0.latency_GetS : Accumulator : Sum.u64 = 281790; SumSQ.u64 = 28460790; Count.u64 = 2790; Min.u64 = 101; Max.u64 = 101; 
 n0.memory0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.memory0.latency_GetX : Accumulator : Sum.u64 = 92516; SumSQ.u64 = 9344116; Count.u64 = 916; Min.u64 = 101; Max.u64 = 101; 
 n0.memory0.latency_Write : Accumulator : Sum.u64 = 92617; SumSQ.u64 = 9354317; Count.u64 = 917; Min.u64 = 101; Max.u64 = 101; 
 n0.memory0.latency_PutM : Accumulator : Sum.u64 = 98071; SumSQ.u64 = 9905171; Count.u64 = 971; Min.u64 = 101; Max.u64 = 101; 
 n0.memory0.cycles_with_issue : Accumulator : Sum.u64 = 5594; SumSQ.u64 = 5594; Count.u64 = 5594; Min.u64 = 1; Max.u64 = 1; 
 n0.memory0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.memory0.total_cycles : Accumulator : Sum.u64 = 791286; SumSQ.u64 = 626133533796; Count.u64 = 1; Min.u64 = 791286; Max.u64 = 791286; 
 n0.memory1.requests_received_GetS : Accumulator : Sum.u64 = 2892; SumSQ.u64 = 2892; Count.u64 = 2892; Min.u64 = 1; Max.u64 = 1; 
 n0.memory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.memory1.requests_received_GetX : Accumulator : Sum.u64 = 889; SumSQ.u64 = 889; Count.u64 = 889; Min.u64 = 1; Max.u64 = 1; 
 n0.memory1.requests_received_Write : Accumulator : Sum.u64 = 985; SumSQ.u64 = 985; Count.u64 = 985; Min.u64 = 1; Max.u64 = 1; 
 n0.memory1.requests_received_PutM : Accumulator : Sum.u64 = 924; SumSQ.u64 = 924; Count.u64 = 924; Min.u64 = 1; Max.u64 = 1; 
 n0.memory1.outstanding_requests : Accumulator : Sum.u64 = 574690; SumSQ.u64 = 792086; Count.u64 = 791286; Min.u64 = 0; Max.u64 = 2; 
 n0.memory1.latency_GetS : Accumulator : Sum.u64 = 292092; SumSQ.u64 = 29501292; Count.u64 = 2892; Min.u64 = 101; Max.u64 = 101; 
 n0.memory1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.memory1.latency_GetX : Accumulator : Sum.u64 = 89789; SumSQ.u64 = 9068689; Count.u64 = 889; Min.u64 = 101; Max.u64 = 101; 
 n0.memory1.latency_Write : Accumulator : Sum.u64 = 99485; SumSQ.u64 = 10047985; Count.u64 = 985; Min.u64 = 101; Max.u64 = 101; 
 n0.memory1.latency_PutM : Accumulator : Sum.u64 = 93324; SumSQ.u64 = 9425724; Count.u64 = 924; Min.u64 = 101; Max.u64 = 101; 
 n0.memory1.cycles_with_issue : Accumulator : Sum.u64 = 5690; SumSQ.u64 = 5690; Count.u64 = 5690; Min.u64 = 1; Max.u64 = 1; 
 n0.memory1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n0.memory1.total_cycles : Accumulator : Sum.u64 = 791286; SumSQ.u64 = 626133533796; Count.u64 = 1; Min.u64 = 791286; Max.u64 = 791286; 
 n1.memory0.requests_received_GetS : Accumulator : Sum.u64 = 2916; SumSQ.u64 = 2916; Count.u64 = 2916; Min.u64 = 1; Max.u64 = 1; 
 n1.memory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.memory0.requests_received_GetX : Accumulator : Sum.u64 = 907; SumSQ.u64 = 907; Count.u64 = 907; Min.u64 = 1; Max.u64 = 1; 
 n1.memory0.requests_received_Write : Accumulator : Sum.u64 = 968; SumSQ.u64 = 968; Count.u64 = 968; Min.u64 = 1; Max.u64 = 1; 
 n1.memory0.requests_received_PutM : Accumulator : Sum.u64 = 955; SumSQ.u64 = 955; Count.u64 = 955; Min.u64 = 1; Max.u64 = 1; 
 n1.memory0.outstanding_requests : Accumulator : Sum.u64 = 580346; SumSQ.u64 = 798280; Count.u64 = 791286; Min.u64 = 0; Max.u64 = 2; 
 n1.memory0.latency_GetS : Accumulator : Sum.u64 = 294516; SumSQ.u64 = 29746116; Count.u64 = 2916; Min.u64 = 101; Max.u64 = 101; 
 n1.memory0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.memory0.latency_GetX : Accumulator : Sum.u64 = 91607; SumSQ.u64 = 9252307; Count.u64 = 907; Min.u64 = 101; Max.u64 = 101; 
 n1.memory0.latency_Write : Accumulator : Sum.u64 = 97768; SumSQ.u64 = 9874568; Count.u64 = 968; Min.u64 = 101; Max.u64 = 101; 
 n1.memory0.latency_PutM : Accumulator : Sum.u64 = 96455; SumSQ.u64 = 9741955; Count.u64 = 955; Min.u64 = 101; Max.u64 = 101; 
 n1.memory0.cycles_with_issue : Accumulator : Sum.u64 = 5746; SumSQ.u64 = 5746; Count.u64 = 5746; Min.u64 = 1; Max.u64 = 1; 
 n1.memory0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.memory0.total_cycles : Accumulator : Sum.u64 = 791286; SumSQ.u64 = 626133533796; Count.u64 = 1; Min.u64 = 791286; Max.u64 = 791286; 
 n1.memory1.requests_received_GetS : Accumulator : Sum.u64 = 2786; SumSQ.u64 = 2786; Count.u64 = 2786; Min.u64 = 1; Max.u64 = 1; 
 n1.memory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.memory1.requests_received_GetX : Accumulator : Sum.u64 = 878; SumSQ.u64 = 878; Count.u64 = 878; Min.u64 = 1; Max.u64 = 1; 
 n1.memory1.requests_received_Write : Accumulator : Sum.u64 = 1076; SumSQ.u64 = 1076; Count.u64 = 1076; Min.u64 = 1; Max.u64 = 1; 
 n1.memory1.requests_received_PutM : Accumulator : Sum.u64 = 939; SumSQ.u64 = 939; Count.u64 = 939; Min.u64 = 1; Max.u64 = 1; 
 n1.memory1.outstanding_requests : Accumulator : Sum.u64 = 573579; SumSQ.u64 = 788183; Count.u64 = 791286; Min.u64 = 0; Max.u64 = 2; 
 n1.memory1.latency_GetS : Accumulator : Sum.u64 = 281386; SumSQ.u64 = 28419986; Count.u64 = 2786; Min.u64 = 101; Max.u64 = 101; 
 n1.memory1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.memory1.latency_GetX : Accumulator : Sum.u64 = 88678; SumSQ.u64 = 8956478; Count.u64 = 878; Min.u64 = 101; Max.u64 = 101; 
 n1.memory1.latency_Write : Accumulator : Sum.u64 = 108676; SumSQ.u64 = 10976276; Count.u64 = 1076; Min.u64 = 101; Max.u64 = 101; 
 n1.memory1.latency_PutM : Accumulator : Sum.u64 = 94839; SumSQ.u64 = 9578739; Count.u64 = 939; Min.u64 = 101; Max.u64 = 101; 
 n1.memory1.cycles_with_issue : Accumulator : Sum.u64 = 5679; SumSQ.u64 = 5679; Count.u64 = 5679; Min.u64 = 1; Max.u64 = 1; 
 n1.memory1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 n1.memory1.total_cycles : Accumulator : Sum.u64 = 791286; SumSQ.u64 = 626133533796; Count.u64 = 1; Min.u64 = 791286; Max.u64 = 791286; 
Simulation is complete, simulated time: 791.286 us
