// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_gesummv_kernel_gesummv_Pipeline_VITIS_LOOP_23_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        B_address0,
        B_ce0,
        B_q0,
        B_address1,
        B_ce1,
        B_q1,
        tmp_address0,
        tmp_ce0,
        tmp_we0,
        tmp_d0,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        sext_ln29_1,
        sext_ln29_2,
        sext_ln29_3,
        sext_ln29_4,
        sext_ln29_5,
        sext_ln29_6,
        sext_ln29_7,
        sext_ln29_8,
        sext_ln29_9,
        sext_ln29_10,
        sext_ln29_11,
        sext_ln29_12,
        sext_ln29_13,
        sext_ln29_14,
        sext_ln29_15,
        sext_ln29_16,
        sext_ln29_17,
        sext_ln29_18,
        sext_ln29_19,
        sext_ln29_20,
        sext_ln29_21,
        sext_ln29_22,
        sext_ln29_23,
        sext_ln29_24,
        sext_ln29_25,
        sext_ln29_26,
        sext_ln29_27,
        sext_ln29_28,
        sext_ln29_29,
        sext_ln23,
        alpha_cast,
        sext_ln29
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [9:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [9:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [9:0] B_address1;
output   B_ce1;
input  [31:0] B_q1;
output  [4:0] tmp_address0;
output   tmp_ce0;
output   tmp_we0;
output  [31:0] tmp_d0;
output  [4:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] sext_ln29_1;
input  [31:0] sext_ln29_2;
input  [31:0] sext_ln29_3;
input  [31:0] sext_ln29_4;
input  [31:0] sext_ln29_5;
input  [31:0] sext_ln29_6;
input  [31:0] sext_ln29_7;
input  [31:0] sext_ln29_8;
input  [31:0] sext_ln29_9;
input  [31:0] sext_ln29_10;
input  [31:0] sext_ln29_11;
input  [31:0] sext_ln29_12;
input  [31:0] sext_ln29_13;
input  [31:0] sext_ln29_14;
input  [31:0] sext_ln29_15;
input  [31:0] sext_ln29_16;
input  [31:0] sext_ln29_17;
input  [31:0] sext_ln29_18;
input  [31:0] sext_ln29_19;
input  [31:0] sext_ln29_20;
input  [31:0] sext_ln29_21;
input  [31:0] sext_ln29_22;
input  [31:0] sext_ln29_23;
input  [31:0] sext_ln29_24;
input  [31:0] sext_ln29_25;
input  [31:0] sext_ln29_26;
input  [31:0] sext_ln29_27;
input  [31:0] sext_ln29_28;
input  [31:0] sext_ln29_29;
input  [31:0] sext_ln23;
input  [31:0] alpha_cast;
input  [31:0] sext_ln29;

reg ap_idle;
reg[9:0] A_address0;
reg A_ce0;
reg[9:0] A_address1;
reg A_ce1;
reg[9:0] B_address0;
reg B_ce0;
reg[9:0] B_address1;
reg B_ce1;
reg tmp_ce0;
reg tmp_we0;
reg y_ce0;
reg y_we0;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
reg   [0:0] icmp_ln23_reg_3368;
reg    ap_condition_exit_pp0_iter0_stage14;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_920;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state21_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state22_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state23_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_924;
reg   [31:0] reg_928;
reg   [31:0] reg_932;
wire   [47:0] grp_fu_908_p2;
reg   [47:0] reg_936;
wire   [47:0] grp_fu_912_p2;
reg   [47:0] reg_940;
wire   [47:0] grp_fu_900_p2;
reg   [47:0] reg_944;
wire   [47:0] grp_fu_904_p2;
reg   [47:0] reg_948;
wire  signed [47:0] sext_ln29_cast_fu_952_p1;
reg  signed [47:0] sext_ln29_cast_reg_3172;
wire  signed [47:0] alpha_cast_cast_fu_956_p1;
reg  signed [47:0] alpha_cast_cast_reg_3177;
wire  signed [47:0] sext_ln23_cast_fu_960_p1;
reg  signed [47:0] sext_ln23_cast_reg_3182;
wire  signed [47:0] sext_ln29_29_cast_fu_964_p1;
reg  signed [47:0] sext_ln29_29_cast_reg_3188;
wire  signed [47:0] sext_ln29_28_cast_fu_968_p1;
reg  signed [47:0] sext_ln29_28_cast_reg_3194;
wire  signed [47:0] sext_ln29_27_cast_fu_972_p1;
reg  signed [47:0] sext_ln29_27_cast_reg_3200;
wire  signed [47:0] sext_ln29_26_cast_fu_976_p1;
reg  signed [47:0] sext_ln29_26_cast_reg_3206;
wire  signed [47:0] sext_ln29_25_cast_fu_980_p1;
reg  signed [47:0] sext_ln29_25_cast_reg_3212;
wire  signed [47:0] sext_ln29_24_cast_fu_984_p1;
reg  signed [47:0] sext_ln29_24_cast_reg_3218;
wire  signed [47:0] sext_ln29_23_cast_fu_988_p1;
reg  signed [47:0] sext_ln29_23_cast_reg_3224;
wire  signed [47:0] sext_ln29_22_cast_fu_992_p1;
reg  signed [47:0] sext_ln29_22_cast_reg_3230;
wire  signed [47:0] sext_ln29_21_cast_fu_996_p1;
reg  signed [47:0] sext_ln29_21_cast_reg_3236;
wire  signed [47:0] sext_ln29_20_cast_fu_1000_p1;
reg  signed [47:0] sext_ln29_20_cast_reg_3242;
wire  signed [47:0] sext_ln29_19_cast_fu_1004_p1;
reg  signed [47:0] sext_ln29_19_cast_reg_3248;
wire  signed [47:0] sext_ln29_18_cast_fu_1008_p1;
reg  signed [47:0] sext_ln29_18_cast_reg_3254;
wire  signed [47:0] sext_ln29_17_cast_fu_1012_p1;
reg  signed [47:0] sext_ln29_17_cast_reg_3260;
wire  signed [47:0] sext_ln29_16_cast_fu_1016_p1;
reg  signed [47:0] sext_ln29_16_cast_reg_3266;
wire  signed [47:0] sext_ln29_15_cast_fu_1020_p1;
reg  signed [47:0] sext_ln29_15_cast_reg_3272;
wire  signed [47:0] sext_ln29_14_cast_fu_1024_p1;
reg  signed [47:0] sext_ln29_14_cast_reg_3278;
wire  signed [47:0] sext_ln29_13_cast_fu_1028_p1;
reg  signed [47:0] sext_ln29_13_cast_reg_3284;
wire  signed [47:0] sext_ln29_12_cast_fu_1032_p1;
reg  signed [47:0] sext_ln29_12_cast_reg_3290;
wire  signed [47:0] sext_ln29_11_cast_fu_1036_p1;
reg  signed [47:0] sext_ln29_11_cast_reg_3296;
wire  signed [47:0] sext_ln29_10_cast_fu_1040_p1;
reg  signed [47:0] sext_ln29_10_cast_reg_3302;
wire  signed [47:0] sext_ln29_9_cast_fu_1044_p1;
reg  signed [47:0] sext_ln29_9_cast_reg_3308;
wire  signed [47:0] sext_ln29_8_cast_fu_1048_p1;
reg  signed [47:0] sext_ln29_8_cast_reg_3314;
wire  signed [47:0] sext_ln29_7_cast_fu_1052_p1;
reg  signed [47:0] sext_ln29_7_cast_reg_3320;
wire  signed [47:0] sext_ln29_6_cast_fu_1056_p1;
reg  signed [47:0] sext_ln29_6_cast_reg_3326;
wire  signed [47:0] sext_ln29_5_cast_fu_1060_p1;
reg  signed [47:0] sext_ln29_5_cast_reg_3332;
wire  signed [47:0] sext_ln29_4_cast_fu_1064_p1;
reg  signed [47:0] sext_ln29_4_cast_reg_3338;
wire  signed [47:0] sext_ln29_3_cast_fu_1068_p1;
reg  signed [47:0] sext_ln29_3_cast_reg_3344;
wire  signed [47:0] sext_ln29_2_cast_fu_1072_p1;
reg  signed [47:0] sext_ln29_2_cast_reg_3350;
wire  signed [47:0] sext_ln29_1_cast_fu_1076_p1;
reg  signed [47:0] sext_ln29_1_cast_reg_3356;
reg   [4:0] i_1_reg_3362;
reg   [4:0] i_1_reg_3362_pp0_iter1_reg;
wire   [0:0] icmp_ln23_fu_1088_p2;
wire   [9:0] sub_ln29_fu_1114_p2;
reg   [9:0] sub_ln29_reg_3372;
wire  signed [47:0] sext_ln29_30_fu_1182_p1;
wire  signed [47:0] sext_ln30_fu_1187_p1;
wire  signed [47:0] sext_ln29_31_fu_1192_p1;
wire  signed [47:0] sext_ln30_1_fu_1197_p1;
reg   [31:0] tmp_3_reg_3504;
reg   [31:0] tmp_4_reg_3509;
wire  signed [47:0] sext_ln29_32_fu_1244_p1;
wire  signed [47:0] sext_ln30_2_fu_1249_p1;
wire  signed [47:0] sext_ln29_33_fu_1254_p1;
wire  signed [47:0] sext_ln30_3_fu_1259_p1;
reg   [31:0] tmp_5_reg_3554;
reg   [31:0] tmp_6_reg_3559;
wire  signed [47:0] sext_ln29_34_fu_1332_p1;
wire  signed [47:0] sext_ln30_4_fu_1337_p1;
wire  signed [47:0] sext_ln29_35_fu_1342_p1;
wire  signed [47:0] sext_ln30_5_fu_1347_p1;
reg   [31:0] tmp_9_reg_3604;
reg   [31:0] tmp_s_reg_3609;
wire  signed [47:0] sext_ln29_36_fu_1468_p1;
wire  signed [47:0] sext_ln30_6_fu_1473_p1;
wire  signed [47:0] sext_ln29_37_fu_1478_p1;
wire  signed [47:0] sext_ln30_7_fu_1483_p1;
reg   [31:0] tmp_12_reg_3654;
reg   [31:0] tmp_13_reg_3659;
wire  signed [47:0] sext_ln29_38_fu_1604_p1;
wire  signed [47:0] sext_ln30_8_fu_1609_p1;
wire  signed [47:0] sext_ln29_39_fu_1614_p1;
wire  signed [47:0] sext_ln30_9_fu_1619_p1;
reg   [31:0] tmp_16_reg_3704;
reg   [31:0] tmp_17_reg_3709;
wire  signed [47:0] sext_ln29_40_fu_1740_p1;
wire  signed [47:0] sext_ln30_10_fu_1745_p1;
wire  signed [47:0] sext_ln29_41_fu_1750_p1;
wire  signed [47:0] sext_ln30_11_fu_1755_p1;
reg   [31:0] tmp_20_reg_3754;
reg   [31:0] tmp_21_reg_3759;
wire  signed [47:0] sext_ln29_42_fu_1876_p1;
wire  signed [47:0] sext_ln30_12_fu_1881_p1;
wire  signed [47:0] sext_ln29_43_fu_1886_p1;
wire  signed [47:0] sext_ln30_13_fu_1891_p1;
reg   [31:0] tmp_24_reg_3804;
reg   [31:0] tmp_25_reg_3809;
wire  signed [47:0] sext_ln29_44_fu_2012_p1;
wire  signed [47:0] sext_ln30_14_fu_2017_p1;
wire  signed [47:0] sext_ln29_45_fu_2022_p1;
wire  signed [47:0] sext_ln30_15_fu_2027_p1;
reg   [31:0] tmp_28_reg_3854;
reg   [31:0] tmp_29_reg_3859;
wire  signed [47:0] sext_ln29_46_fu_2148_p1;
wire  signed [47:0] sext_ln30_16_fu_2153_p1;
wire  signed [47:0] sext_ln29_47_fu_2158_p1;
wire  signed [47:0] sext_ln30_17_fu_2163_p1;
reg   [31:0] tmp_32_reg_3904;
reg   [31:0] tmp_33_reg_3909;
wire  signed [47:0] sext_ln29_48_fu_2284_p1;
wire  signed [47:0] sext_ln30_18_fu_2289_p1;
wire  signed [47:0] sext_ln29_49_fu_2294_p1;
wire  signed [47:0] sext_ln30_19_fu_2299_p1;
reg   [31:0] tmp_36_reg_3954;
reg   [31:0] tmp_37_reg_3959;
wire  signed [47:0] sext_ln29_50_fu_2420_p1;
wire  signed [47:0] sext_ln30_20_fu_2425_p1;
wire  signed [47:0] sext_ln29_51_fu_2430_p1;
wire  signed [47:0] sext_ln30_21_fu_2435_p1;
reg   [31:0] tmp_40_reg_4004;
reg   [31:0] tmp_41_reg_4009;
wire  signed [47:0] sext_ln29_52_fu_2556_p1;
wire  signed [47:0] sext_ln30_22_fu_2561_p1;
wire  signed [47:0] sext_ln29_53_fu_2566_p1;
wire  signed [47:0] sext_ln30_23_fu_2571_p1;
reg   [31:0] tmp_44_reg_4054;
reg   [31:0] tmp_45_reg_4059;
wire  signed [47:0] sext_ln29_54_fu_2697_p1;
wire  signed [47:0] sext_ln30_24_fu_2702_p1;
wire  signed [47:0] sext_ln29_55_fu_2707_p1;
wire  signed [47:0] sext_ln30_25_fu_2712_p1;
reg   [31:0] tmp_48_reg_4084;
reg   [31:0] tmp_49_reg_4089;
wire  signed [47:0] sext_ln29_56_fu_2816_p1;
wire  signed [47:0] sext_ln30_26_fu_2821_p1;
wire  signed [47:0] sext_ln29_57_fu_2826_p1;
wire  signed [47:0] sext_ln30_27_fu_2831_p1;
reg   [31:0] tmp_52_reg_4114;
reg   [31:0] tmp_53_reg_4119;
wire  signed [47:0] sext_ln29_58_fu_2930_p1;
wire  signed [47:0] sext_ln30_28_fu_2935_p1;
wire  signed [47:0] sext_ln29_59_fu_2940_p1;
wire  signed [47:0] sext_ln30_29_fu_2945_p1;
reg   [31:0] tmp_56_reg_4144;
reg   [31:0] tmp_57_reg_4149;
reg  signed [31:0] trunc_ln29_s_reg_4154;
reg   [31:0] trunc_ln30_s_reg_4160;
wire   [63:0] i_cast_fu_3138_p1;
reg   [63:0] i_cast_reg_4165;
wire  signed [47:0] sext_ln32_fu_3142_p1;
wire   [47:0] grp_fu_916_p2;
reg   [47:0] mul_ln32_reg_4175;
wire  signed [47:0] sext_ln32_1_fu_3146_p1;
reg   [47:0] mul_ln32_1_reg_4185;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage7_subdone;
wire   [63:0] zext_ln29_1_fu_1120_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln29_2_fu_1132_p1;
wire   [63:0] zext_ln29_3_fu_1143_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln29_4_fu_1154_p1;
wire   [63:0] zext_ln29_5_fu_1165_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln29_6_fu_1176_p1;
wire   [63:0] zext_ln29_7_fu_1207_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln29_8_fu_1218_p1;
wire   [63:0] zext_ln29_9_fu_1269_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln29_10_fu_1280_p1;
wire   [63:0] zext_ln29_11_fu_1357_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln29_12_fu_1368_p1;
wire   [63:0] zext_ln29_13_fu_1493_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln29_14_fu_1504_p1;
wire   [63:0] zext_ln29_15_fu_1629_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln29_16_fu_1640_p1;
wire   [63:0] zext_ln29_17_fu_1765_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln29_18_fu_1776_p1;
wire   [63:0] zext_ln29_19_fu_1901_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln29_20_fu_1912_p1;
wire   [63:0] zext_ln29_21_fu_2037_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln29_22_fu_2048_p1;
wire   [63:0] zext_ln29_23_fu_2173_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln29_24_fu_2184_p1;
wire   [63:0] zext_ln29_25_fu_2309_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln29_26_fu_2320_p1;
wire   [63:0] zext_ln29_27_fu_2445_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln29_28_fu_2456_p1;
wire   [63:0] zext_ln29_29_fu_2586_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln29_30_fu_2597_p1;
reg   [4:0] i_fu_180;
wire   [4:0] add_ln23_fu_2576_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_1;
reg  signed [31:0] grp_fu_900_p0;
reg  signed [31:0] grp_fu_900_p1;
reg  signed [31:0] grp_fu_904_p0;
reg  signed [31:0] grp_fu_904_p1;
reg  signed [31:0] grp_fu_908_p0;
reg  signed [31:0] grp_fu_908_p1;
reg  signed [31:0] grp_fu_912_p0;
reg  signed [31:0] grp_fu_912_p1;
reg  signed [31:0] grp_fu_916_p0;
reg  signed [31:0] grp_fu_916_p1;
wire   [5:0] tmp_2_fu_1102_p3;
wire   [9:0] tmp_1_fu_1094_p3;
wire   [9:0] zext_ln29_fu_1110_p1;
wire   [9:0] or_ln29_fu_1126_p2;
wire   [9:0] add_ln29_29_fu_1138_p2;
wire   [9:0] add_ln29_30_fu_1149_p2;
wire   [9:0] add_ln29_31_fu_1160_p2;
wire   [9:0] add_ln29_32_fu_1171_p2;
wire   [9:0] add_ln29_33_fu_1202_p2;
wire   [9:0] add_ln29_34_fu_1213_p2;
wire   [9:0] add_ln29_35_fu_1264_p2;
wire   [9:0] add_ln29_36_fu_1275_p2;
wire   [47:0] shl_ln_fu_1286_p3;
wire   [47:0] shl_ln1_fu_1299_p3;
wire   [47:0] add_ln29_fu_1293_p2;
wire   [47:0] add_ln30_fu_1306_p2;
wire   [9:0] add_ln29_37_fu_1352_p2;
wire   [9:0] add_ln29_38_fu_1363_p2;
wire   [47:0] shl_ln29_1_fu_1374_p3;
wire   [47:0] shl_ln30_1_fu_1387_p3;
wire   [47:0] add_ln29_1_fu_1381_p2;
wire   [31:0] tmp_7_fu_1400_p4;
wire   [47:0] shl_ln29_2_fu_1410_p3;
wire   [47:0] add_ln30_1_fu_1394_p2;
wire   [31:0] tmp_8_fu_1424_p4;
wire   [47:0] shl_ln30_2_fu_1434_p3;
wire   [47:0] add_ln29_2_fu_1418_p2;
wire   [47:0] add_ln30_2_fu_1442_p2;
wire   [9:0] add_ln29_39_fu_1488_p2;
wire   [9:0] add_ln29_40_fu_1499_p2;
wire   [47:0] shl_ln29_3_fu_1510_p3;
wire   [47:0] shl_ln30_3_fu_1523_p3;
wire   [47:0] add_ln29_3_fu_1517_p2;
wire   [31:0] tmp_10_fu_1536_p4;
wire   [47:0] shl_ln29_4_fu_1546_p3;
wire   [47:0] add_ln30_3_fu_1530_p2;
wire   [31:0] tmp_11_fu_1560_p4;
wire   [47:0] shl_ln30_4_fu_1570_p3;
wire   [47:0] add_ln29_4_fu_1554_p2;
wire   [47:0] add_ln30_4_fu_1578_p2;
wire   [9:0] add_ln29_41_fu_1624_p2;
wire   [9:0] add_ln29_42_fu_1635_p2;
wire   [47:0] shl_ln29_5_fu_1646_p3;
wire   [47:0] shl_ln30_5_fu_1659_p3;
wire   [47:0] add_ln29_5_fu_1653_p2;
wire   [31:0] tmp_14_fu_1672_p4;
wire   [47:0] shl_ln29_6_fu_1682_p3;
wire   [47:0] add_ln30_5_fu_1666_p2;
wire   [31:0] tmp_15_fu_1696_p4;
wire   [47:0] shl_ln30_6_fu_1706_p3;
wire   [47:0] add_ln29_6_fu_1690_p2;
wire   [47:0] add_ln30_6_fu_1714_p2;
wire   [9:0] add_ln29_43_fu_1760_p2;
wire   [9:0] add_ln29_44_fu_1771_p2;
wire   [47:0] shl_ln29_7_fu_1782_p3;
wire   [47:0] shl_ln30_7_fu_1795_p3;
wire   [47:0] add_ln29_7_fu_1789_p2;
wire   [31:0] tmp_18_fu_1808_p4;
wire   [47:0] shl_ln29_8_fu_1818_p3;
wire   [47:0] add_ln30_7_fu_1802_p2;
wire   [31:0] tmp_19_fu_1832_p4;
wire   [47:0] shl_ln30_8_fu_1842_p3;
wire   [47:0] add_ln29_8_fu_1826_p2;
wire   [47:0] add_ln30_8_fu_1850_p2;
wire   [9:0] add_ln29_45_fu_1896_p2;
wire   [9:0] add_ln29_46_fu_1907_p2;
wire   [47:0] shl_ln29_9_fu_1918_p3;
wire   [47:0] shl_ln30_9_fu_1931_p3;
wire   [47:0] add_ln29_9_fu_1925_p2;
wire   [31:0] tmp_22_fu_1944_p4;
wire   [47:0] shl_ln29_s_fu_1954_p3;
wire   [47:0] add_ln30_9_fu_1938_p2;
wire   [31:0] tmp_23_fu_1968_p4;
wire   [47:0] shl_ln30_s_fu_1978_p3;
wire   [47:0] add_ln29_10_fu_1962_p2;
wire   [47:0] add_ln30_10_fu_1986_p2;
wire   [9:0] add_ln29_47_fu_2032_p2;
wire   [9:0] add_ln29_48_fu_2043_p2;
wire   [47:0] shl_ln29_10_fu_2054_p3;
wire   [47:0] shl_ln30_10_fu_2067_p3;
wire   [47:0] add_ln29_11_fu_2061_p2;
wire   [31:0] tmp_26_fu_2080_p4;
wire   [47:0] shl_ln29_11_fu_2090_p3;
wire   [47:0] add_ln30_11_fu_2074_p2;
wire   [31:0] tmp_27_fu_2104_p4;
wire   [47:0] shl_ln30_11_fu_2114_p3;
wire   [47:0] add_ln29_12_fu_2098_p2;
wire   [47:0] add_ln30_12_fu_2122_p2;
wire   [9:0] add_ln29_49_fu_2168_p2;
wire   [9:0] add_ln29_50_fu_2179_p2;
wire   [47:0] shl_ln29_12_fu_2190_p3;
wire   [47:0] shl_ln30_12_fu_2203_p3;
wire   [47:0] add_ln29_13_fu_2197_p2;
wire   [31:0] tmp_30_fu_2216_p4;
wire   [47:0] shl_ln29_13_fu_2226_p3;
wire   [47:0] add_ln30_13_fu_2210_p2;
wire   [31:0] tmp_31_fu_2240_p4;
wire   [47:0] shl_ln30_13_fu_2250_p3;
wire   [47:0] add_ln29_14_fu_2234_p2;
wire   [47:0] add_ln30_14_fu_2258_p2;
wire   [9:0] add_ln29_51_fu_2304_p2;
wire   [9:0] add_ln29_52_fu_2315_p2;
wire   [47:0] shl_ln29_14_fu_2326_p3;
wire   [47:0] shl_ln30_14_fu_2339_p3;
wire   [47:0] add_ln29_15_fu_2333_p2;
wire   [31:0] tmp_34_fu_2352_p4;
wire   [47:0] shl_ln29_15_fu_2362_p3;
wire   [47:0] add_ln30_15_fu_2346_p2;
wire   [31:0] tmp_35_fu_2376_p4;
wire   [47:0] shl_ln30_15_fu_2386_p3;
wire   [47:0] add_ln29_16_fu_2370_p2;
wire   [47:0] add_ln30_16_fu_2394_p2;
wire   [9:0] add_ln29_53_fu_2440_p2;
wire   [9:0] add_ln29_54_fu_2451_p2;
wire   [47:0] shl_ln29_16_fu_2462_p3;
wire   [47:0] shl_ln30_16_fu_2475_p3;
wire   [47:0] add_ln29_17_fu_2469_p2;
wire   [31:0] tmp_38_fu_2488_p4;
wire   [47:0] shl_ln29_17_fu_2498_p3;
wire   [47:0] add_ln30_17_fu_2482_p2;
wire   [31:0] tmp_39_fu_2512_p4;
wire   [47:0] shl_ln30_17_fu_2522_p3;
wire   [47:0] add_ln29_18_fu_2506_p2;
wire   [47:0] add_ln30_18_fu_2530_p2;
wire   [9:0] add_ln29_55_fu_2581_p2;
wire   [9:0] add_ln29_56_fu_2592_p2;
wire   [47:0] shl_ln29_18_fu_2603_p3;
wire   [47:0] shl_ln30_18_fu_2616_p3;
wire   [47:0] add_ln29_19_fu_2610_p2;
wire   [31:0] tmp_42_fu_2629_p4;
wire   [47:0] shl_ln29_19_fu_2639_p3;
wire   [47:0] add_ln30_19_fu_2623_p2;
wire   [31:0] tmp_43_fu_2653_p4;
wire   [47:0] shl_ln30_19_fu_2663_p3;
wire   [47:0] add_ln29_20_fu_2647_p2;
wire   [47:0] add_ln30_20_fu_2671_p2;
wire   [47:0] shl_ln29_20_fu_2722_p3;
wire   [47:0] shl_ln30_20_fu_2735_p3;
wire   [47:0] add_ln29_21_fu_2729_p2;
wire   [31:0] tmp_46_fu_2748_p4;
wire   [47:0] shl_ln29_21_fu_2758_p3;
wire   [47:0] add_ln30_21_fu_2742_p2;
wire   [31:0] tmp_47_fu_2772_p4;
wire   [47:0] shl_ln30_21_fu_2782_p3;
wire   [47:0] add_ln29_22_fu_2766_p2;
wire   [47:0] add_ln30_22_fu_2790_p2;
wire   [47:0] shl_ln29_22_fu_2836_p3;
wire   [47:0] shl_ln30_22_fu_2849_p3;
wire   [47:0] add_ln29_23_fu_2843_p2;
wire   [31:0] tmp_50_fu_2862_p4;
wire   [47:0] shl_ln29_23_fu_2872_p3;
wire   [47:0] add_ln30_23_fu_2856_p2;
wire   [31:0] tmp_51_fu_2886_p4;
wire   [47:0] shl_ln30_23_fu_2896_p3;
wire   [47:0] add_ln29_24_fu_2880_p2;
wire   [47:0] add_ln30_24_fu_2904_p2;
wire   [47:0] shl_ln29_24_fu_2950_p3;
wire   [47:0] shl_ln30_24_fu_2963_p3;
wire   [47:0] add_ln29_25_fu_2957_p2;
wire   [31:0] tmp_54_fu_2976_p4;
wire   [47:0] shl_ln29_25_fu_2986_p3;
wire   [47:0] add_ln30_25_fu_2970_p2;
wire   [31:0] tmp_55_fu_3000_p4;
wire   [47:0] shl_ln30_25_fu_3010_p3;
wire   [47:0] add_ln29_26_fu_2994_p2;
wire   [47:0] add_ln30_26_fu_3018_p2;
wire   [47:0] shl_ln29_26_fu_3044_p3;
wire   [47:0] shl_ln30_26_fu_3057_p3;
wire   [47:0] add_ln29_27_fu_3051_p2;
wire   [31:0] tmp_58_fu_3070_p4;
wire   [47:0] shl_ln29_27_fu_3080_p3;
wire   [47:0] add_ln29_28_fu_3088_p2;
wire   [47:0] add_ln30_27_fu_3064_p2;
wire   [31:0] tmp_59_fu_3104_p4;
wire   [47:0] shl_ln30_27_fu_3114_p3;
wire   [47:0] add_ln30_28_fu_3122_p2;
wire   [47:0] add_ln32_fu_3150_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_gesummv_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_900_p0),
    .din1(grp_fu_900_p1),
    .ce(1'b1),
    .dout(grp_fu_900_p2)
);

kernel_gesummv_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_904_p0),
    .din1(grp_fu_904_p1),
    .ce(1'b1),
    .dout(grp_fu_904_p2)
);

kernel_gesummv_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_908_p0),
    .din1(grp_fu_908_p1),
    .ce(1'b1),
    .dout(grp_fu_908_p2)
);

kernel_gesummv_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_912_p0),
    .din1(grp_fu_912_p1),
    .ce(1'b1),
    .dout(grp_fu_912_p2)
);

kernel_gesummv_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_916_p0),
    .din1(grp_fu_916_p1),
    .ce(1'b1),
    .dout(grp_fu_916_p2)
);

kernel_gesummv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage14),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage14) | ((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_180 <= 5'd0;
    end else if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        i_fu_180 <= add_ln23_fu_2576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        alpha_cast_cast_reg_3177 <= alpha_cast_cast_fu_956_p1;
        i_1_reg_3362 <= ap_sig_allocacmp_i_1;
        i_1_reg_3362_pp0_iter1_reg <= i_1_reg_3362;
        icmp_ln23_reg_3368 <= icmp_ln23_fu_1088_p2;
        sext_ln23_cast_reg_3182 <= sext_ln23_cast_fu_960_p1;
        sext_ln29_10_cast_reg_3302 <= sext_ln29_10_cast_fu_1040_p1;
        sext_ln29_11_cast_reg_3296 <= sext_ln29_11_cast_fu_1036_p1;
        sext_ln29_12_cast_reg_3290 <= sext_ln29_12_cast_fu_1032_p1;
        sext_ln29_13_cast_reg_3284 <= sext_ln29_13_cast_fu_1028_p1;
        sext_ln29_14_cast_reg_3278 <= sext_ln29_14_cast_fu_1024_p1;
        sext_ln29_15_cast_reg_3272 <= sext_ln29_15_cast_fu_1020_p1;
        sext_ln29_16_cast_reg_3266 <= sext_ln29_16_cast_fu_1016_p1;
        sext_ln29_17_cast_reg_3260 <= sext_ln29_17_cast_fu_1012_p1;
        sext_ln29_18_cast_reg_3254 <= sext_ln29_18_cast_fu_1008_p1;
        sext_ln29_19_cast_reg_3248 <= sext_ln29_19_cast_fu_1004_p1;
        sext_ln29_1_cast_reg_3356 <= sext_ln29_1_cast_fu_1076_p1;
        sext_ln29_20_cast_reg_3242 <= sext_ln29_20_cast_fu_1000_p1;
        sext_ln29_21_cast_reg_3236 <= sext_ln29_21_cast_fu_996_p1;
        sext_ln29_22_cast_reg_3230 <= sext_ln29_22_cast_fu_992_p1;
        sext_ln29_23_cast_reg_3224 <= sext_ln29_23_cast_fu_988_p1;
        sext_ln29_24_cast_reg_3218 <= sext_ln29_24_cast_fu_984_p1;
        sext_ln29_25_cast_reg_3212 <= sext_ln29_25_cast_fu_980_p1;
        sext_ln29_26_cast_reg_3206 <= sext_ln29_26_cast_fu_976_p1;
        sext_ln29_27_cast_reg_3200 <= sext_ln29_27_cast_fu_972_p1;
        sext_ln29_28_cast_reg_3194 <= sext_ln29_28_cast_fu_968_p1;
        sext_ln29_29_cast_reg_3188 <= sext_ln29_29_cast_fu_964_p1;
        sext_ln29_2_cast_reg_3350 <= sext_ln29_2_cast_fu_1072_p1;
        sext_ln29_3_cast_reg_3344 <= sext_ln29_3_cast_fu_1068_p1;
        sext_ln29_4_cast_reg_3338 <= sext_ln29_4_cast_fu_1064_p1;
        sext_ln29_5_cast_reg_3332 <= sext_ln29_5_cast_fu_1060_p1;
        sext_ln29_6_cast_reg_3326 <= sext_ln29_6_cast_fu_1056_p1;
        sext_ln29_7_cast_reg_3320 <= sext_ln29_7_cast_fu_1052_p1;
        sext_ln29_8_cast_reg_3314 <= sext_ln29_8_cast_fu_1048_p1;
        sext_ln29_9_cast_reg_3308 <= sext_ln29_9_cast_fu_1044_p1;
        sext_ln29_cast_reg_3172 <= sext_ln29_cast_fu_952_p1;
        tmp_48_reg_4084 <= {{add_ln29_22_fu_2766_p2[47:16]}};
        tmp_49_reg_4089 <= {{add_ln30_22_fu_2790_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        i_cast_reg_4165[4 : 0] <= i_cast_fu_3138_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln32_1_reg_4185 <= grp_fu_916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln32_reg_4175 <= grp_fu_916_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage1)))) begin
        reg_920 <= A_q1;
        reg_924 <= B_q1;
        reg_928 <= A_q0;
        reg_932 <= B_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_936 <= grp_fu_908_p2;
        reg_940 <= grp_fu_912_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_944 <= grp_fu_900_p2;
        reg_948 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln23_fu_1088_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub_ln29_reg_3372[9 : 1] <= sub_ln29_fu_1114_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_12_reg_3654 <= {{add_ln29_4_fu_1554_p2[47:16]}};
        tmp_13_reg_3659 <= {{add_ln30_4_fu_1578_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_16_reg_3704 <= {{add_ln29_6_fu_1690_p2[47:16]}};
        tmp_17_reg_3709 <= {{add_ln30_6_fu_1714_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_20_reg_3754 <= {{add_ln29_8_fu_1826_p2[47:16]}};
        tmp_21_reg_3759 <= {{add_ln30_8_fu_1850_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_24_reg_3804 <= {{add_ln29_10_fu_1962_p2[47:16]}};
        tmp_25_reg_3809 <= {{add_ln30_10_fu_1986_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_28_reg_3854 <= {{add_ln29_12_fu_2098_p2[47:16]}};
        tmp_29_reg_3859 <= {{add_ln30_12_fu_2122_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_32_reg_3904 <= {{add_ln29_14_fu_2234_p2[47:16]}};
        tmp_33_reg_3909 <= {{add_ln30_14_fu_2258_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_36_reg_3954 <= {{add_ln29_16_fu_2370_p2[47:16]}};
        tmp_37_reg_3959 <= {{add_ln30_16_fu_2394_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_3_reg_3504 <= {{grp_fu_900_p2[47:16]}};
        tmp_4_reg_3509 <= {{grp_fu_904_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_40_reg_4004 <= {{add_ln29_18_fu_2506_p2[47:16]}};
        tmp_41_reg_4009 <= {{add_ln30_18_fu_2530_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_44_reg_4054 <= {{add_ln29_20_fu_2647_p2[47:16]}};
        tmp_45_reg_4059 <= {{add_ln30_20_fu_2671_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_52_reg_4114 <= {{add_ln29_24_fu_2880_p2[47:16]}};
        tmp_53_reg_4119 <= {{add_ln30_24_fu_2904_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_56_reg_4144 <= {{add_ln29_26_fu_2994_p2[47:16]}};
        tmp_57_reg_4149 <= {{add_ln30_26_fu_3018_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_5_reg_3554 <= {{add_ln29_fu_1293_p2[47:16]}};
        tmp_6_reg_3559 <= {{add_ln30_fu_1306_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_reg_3368 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_9_reg_3604 <= {{add_ln29_2_fu_1418_p2[47:16]}};
        tmp_s_reg_3609 <= {{add_ln30_2_fu_1442_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln29_s_reg_4154 <= {{add_ln29_28_fu_3088_p2[47:16]}};
        trunc_ln30_s_reg_4160 <= {{add_ln30_28_fu_3122_p2[47:16]}};
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address0 = zext_ln29_30_fu_2597_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address0 = zext_ln29_28_fu_2456_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address0 = zext_ln29_26_fu_2320_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address0 = zext_ln29_24_fu_2184_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address0 = zext_ln29_22_fu_2048_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address0 = zext_ln29_20_fu_1912_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address0 = zext_ln29_18_fu_1776_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address0 = zext_ln29_16_fu_1640_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address0 = zext_ln29_14_fu_1504_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address0 = zext_ln29_12_fu_1368_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address0 = zext_ln29_10_fu_1280_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address0 = zext_ln29_8_fu_1218_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address0 = zext_ln29_6_fu_1176_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address0 = zext_ln29_4_fu_1154_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address0 = zext_ln29_2_fu_1132_p1;
        end else begin
            A_address0 = 'bx;
        end
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address1 = zext_ln29_29_fu_2586_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address1 = zext_ln29_27_fu_2445_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address1 = zext_ln29_25_fu_2309_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address1 = zext_ln29_23_fu_2173_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address1 = zext_ln29_21_fu_2037_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address1 = zext_ln29_19_fu_1901_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address1 = zext_ln29_17_fu_1765_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address1 = zext_ln29_15_fu_1629_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address1 = zext_ln29_13_fu_1493_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address1 = zext_ln29_11_fu_1357_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address1 = zext_ln29_9_fu_1269_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address1 = zext_ln29_7_fu_1207_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address1 = zext_ln29_5_fu_1165_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address1 = zext_ln29_3_fu_1143_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address1 = zext_ln29_1_fu_1120_p1;
        end else begin
            A_address1 = 'bx;
        end
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            B_address0 = zext_ln29_30_fu_2597_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            B_address0 = zext_ln29_28_fu_2456_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            B_address0 = zext_ln29_26_fu_2320_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            B_address0 = zext_ln29_24_fu_2184_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            B_address0 = zext_ln29_22_fu_2048_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            B_address0 = zext_ln29_20_fu_1912_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            B_address0 = zext_ln29_18_fu_1776_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            B_address0 = zext_ln29_16_fu_1640_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            B_address0 = zext_ln29_14_fu_1504_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            B_address0 = zext_ln29_12_fu_1368_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            B_address0 = zext_ln29_10_fu_1280_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            B_address0 = zext_ln29_8_fu_1218_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            B_address0 = zext_ln29_6_fu_1176_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            B_address0 = zext_ln29_4_fu_1154_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            B_address0 = zext_ln29_2_fu_1132_p1;
        end else begin
            B_address0 = 'bx;
        end
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            B_address1 = zext_ln29_29_fu_2586_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            B_address1 = zext_ln29_27_fu_2445_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            B_address1 = zext_ln29_25_fu_2309_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            B_address1 = zext_ln29_23_fu_2173_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            B_address1 = zext_ln29_21_fu_2037_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            B_address1 = zext_ln29_19_fu_1901_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            B_address1 = zext_ln29_17_fu_1765_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            B_address1 = zext_ln29_15_fu_1629_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            B_address1 = zext_ln29_13_fu_1493_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            B_address1 = zext_ln29_11_fu_1357_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            B_address1 = zext_ln29_9_fu_1269_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            B_address1 = zext_ln29_7_fu_1207_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            B_address1 = zext_ln29_5_fu_1165_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            B_address1 = zext_ln29_3_fu_1143_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            B_address1 = zext_ln29_1_fu_1120_p1;
        end else begin
            B_address1 = 'bx;
        end
    end else begin
        B_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        B_ce1 = 1'b1;
    end else begin
        B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln23_reg_3368 == 1'd1) & (1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_condition_exit_pp0_iter0_stage14 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_900_p0 = sext_ln29_29_cast_reg_3188;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_900_p0 = sext_ln29_27_cast_reg_3200;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_900_p0 = sext_ln29_25_cast_reg_3212;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_900_p0 = sext_ln29_23_cast_reg_3224;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_900_p0 = sext_ln29_21_cast_reg_3236;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_900_p0 = sext_ln29_19_cast_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_900_p0 = sext_ln29_17_cast_reg_3260;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_900_p0 = sext_ln29_15_cast_reg_3272;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_900_p0 = sext_ln29_13_cast_reg_3284;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_900_p0 = sext_ln29_11_cast_reg_3296;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_900_p0 = sext_ln29_9_cast_reg_3308;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_900_p0 = sext_ln29_7_cast_reg_3320;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_900_p0 = sext_ln29_5_cast_reg_3332;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_900_p0 = sext_ln29_3_cast_reg_3344;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_900_p0 = sext_ln29_1_cast_reg_3356;
    end else begin
        grp_fu_900_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_900_p1 = sext_ln29_58_fu_2930_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_900_p1 = sext_ln29_56_fu_2816_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_900_p1 = sext_ln29_54_fu_2697_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_900_p1 = sext_ln29_52_fu_2556_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_900_p1 = sext_ln29_50_fu_2420_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_900_p1 = sext_ln29_48_fu_2284_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_900_p1 = sext_ln29_46_fu_2148_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_900_p1 = sext_ln29_44_fu_2012_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_900_p1 = sext_ln29_42_fu_1876_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_900_p1 = sext_ln29_40_fu_1740_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_900_p1 = sext_ln29_38_fu_1604_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_900_p1 = sext_ln29_36_fu_1468_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_900_p1 = sext_ln29_34_fu_1332_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_900_p1 = sext_ln29_32_fu_1244_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_900_p1 = sext_ln29_30_fu_1182_p1;
    end else begin
        grp_fu_900_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_904_p0 = sext_ln30_28_fu_2935_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_904_p0 = sext_ln30_26_fu_2821_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_904_p0 = sext_ln30_24_fu_2702_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_904_p0 = sext_ln30_22_fu_2561_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_904_p0 = sext_ln30_20_fu_2425_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_904_p0 = sext_ln30_18_fu_2289_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_904_p0 = sext_ln30_16_fu_2153_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_904_p0 = sext_ln30_14_fu_2017_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_904_p0 = sext_ln30_12_fu_1881_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_904_p0 = sext_ln30_10_fu_1745_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_904_p0 = sext_ln30_8_fu_1609_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_904_p0 = sext_ln30_6_fu_1473_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_904_p0 = sext_ln30_4_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_904_p0 = sext_ln30_2_fu_1249_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_904_p0 = sext_ln30_fu_1187_p1;
    end else begin
        grp_fu_904_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_904_p1 = sext_ln29_29_cast_reg_3188;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_904_p1 = sext_ln29_27_cast_reg_3200;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_904_p1 = sext_ln29_25_cast_reg_3212;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_904_p1 = sext_ln29_23_cast_reg_3224;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_904_p1 = sext_ln29_21_cast_reg_3236;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_904_p1 = sext_ln29_19_cast_reg_3248;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_904_p1 = sext_ln29_17_cast_reg_3260;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_904_p1 = sext_ln29_15_cast_reg_3272;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_904_p1 = sext_ln29_13_cast_reg_3284;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_904_p1 = sext_ln29_11_cast_reg_3296;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_904_p1 = sext_ln29_9_cast_reg_3308;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_904_p1 = sext_ln29_7_cast_reg_3320;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_904_p1 = sext_ln29_5_cast_reg_3332;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_904_p1 = sext_ln29_3_cast_reg_3344;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_904_p1 = sext_ln29_1_cast_reg_3356;
    end else begin
        grp_fu_904_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_908_p0 = sext_ln23_cast_reg_3182;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_908_p0 = sext_ln29_28_cast_reg_3194;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_908_p0 = sext_ln29_26_cast_reg_3206;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_908_p0 = sext_ln29_24_cast_reg_3218;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_908_p0 = sext_ln29_22_cast_reg_3230;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_908_p0 = sext_ln29_20_cast_reg_3242;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_908_p0 = sext_ln29_18_cast_reg_3254;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_908_p0 = sext_ln29_16_cast_reg_3266;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_908_p0 = sext_ln29_14_cast_reg_3278;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_908_p0 = sext_ln29_12_cast_reg_3290;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_908_p0 = sext_ln29_10_cast_reg_3302;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_908_p0 = sext_ln29_8_cast_reg_3314;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_908_p0 = sext_ln29_6_cast_reg_3326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_908_p0 = sext_ln29_4_cast_reg_3338;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_908_p0 = sext_ln29_2_cast_reg_3350;
    end else begin
        grp_fu_908_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_908_p1 = sext_ln29_59_fu_2940_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_908_p1 = sext_ln29_57_fu_2826_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_908_p1 = sext_ln29_55_fu_2707_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_908_p1 = sext_ln29_53_fu_2566_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_908_p1 = sext_ln29_51_fu_2430_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_908_p1 = sext_ln29_49_fu_2294_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_908_p1 = sext_ln29_47_fu_2158_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_908_p1 = sext_ln29_45_fu_2022_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_908_p1 = sext_ln29_43_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_908_p1 = sext_ln29_41_fu_1750_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_908_p1 = sext_ln29_39_fu_1614_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_908_p1 = sext_ln29_37_fu_1478_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_908_p1 = sext_ln29_35_fu_1342_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_908_p1 = sext_ln29_33_fu_1254_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_908_p1 = sext_ln29_31_fu_1192_p1;
    end else begin
        grp_fu_908_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_912_p0 = sext_ln30_29_fu_2945_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_912_p0 = sext_ln30_27_fu_2831_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_912_p0 = sext_ln30_25_fu_2712_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_912_p0 = sext_ln30_23_fu_2571_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_912_p0 = sext_ln30_21_fu_2435_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_912_p0 = sext_ln30_19_fu_2299_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_912_p0 = sext_ln30_17_fu_2163_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_912_p0 = sext_ln30_15_fu_2027_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_912_p0 = sext_ln30_13_fu_1891_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_912_p0 = sext_ln30_11_fu_1755_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_912_p0 = sext_ln30_9_fu_1619_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_912_p0 = sext_ln30_7_fu_1483_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_912_p0 = sext_ln30_5_fu_1347_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_912_p0 = sext_ln30_3_fu_1259_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_912_p0 = sext_ln30_1_fu_1197_p1;
    end else begin
        grp_fu_912_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_912_p1 = sext_ln23_cast_reg_3182;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_912_p1 = sext_ln29_28_cast_reg_3194;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_912_p1 = sext_ln29_26_cast_reg_3206;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_912_p1 = sext_ln29_24_cast_reg_3218;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_912_p1 = sext_ln29_22_cast_reg_3230;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_912_p1 = sext_ln29_20_cast_reg_3242;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_912_p1 = sext_ln29_18_cast_reg_3254;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_912_p1 = sext_ln29_16_cast_reg_3266;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_912_p1 = sext_ln29_14_cast_reg_3278;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_912_p1 = sext_ln29_12_cast_reg_3290;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_912_p1 = sext_ln29_10_cast_reg_3302;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_912_p1 = sext_ln29_8_cast_reg_3314;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_912_p1 = sext_ln29_6_cast_reg_3326;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_912_p1 = sext_ln29_4_cast_reg_3338;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_912_p1 = sext_ln29_2_cast_reg_3350;
    end else begin
        grp_fu_912_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_916_p0 = sext_ln32_1_fu_3146_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_916_p0 = sext_ln32_fu_3142_p1;
        end else begin
            grp_fu_916_p0 = 'bx;
        end
    end else begin
        grp_fu_916_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_916_p1 = sext_ln29_cast_reg_3172;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_916_p1 = alpha_cast_cast_reg_3177;
        end else begin
            grp_fu_916_p1 = 'bx;
        end
    end else begin
        grp_fu_916_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_ce0 = 1'b1;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_we0 = 1'b1;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        y_ce0 = 1'b1;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        y_we0 = 1'b1;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_fu_2576_p2 = (i_1_reg_3362 + 5'd1);

assign add_ln29_10_fu_1962_p2 = (shl_ln29_s_fu_1954_p3 + reg_936);

assign add_ln29_11_fu_2061_p2 = (shl_ln29_10_fu_2054_p3 + reg_944);

assign add_ln29_12_fu_2098_p2 = (shl_ln29_11_fu_2090_p3 + reg_936);

assign add_ln29_13_fu_2197_p2 = (shl_ln29_12_fu_2190_p3 + reg_944);

assign add_ln29_14_fu_2234_p2 = (shl_ln29_13_fu_2226_p3 + reg_936);

assign add_ln29_15_fu_2333_p2 = (shl_ln29_14_fu_2326_p3 + reg_944);

assign add_ln29_16_fu_2370_p2 = (shl_ln29_15_fu_2362_p3 + reg_936);

assign add_ln29_17_fu_2469_p2 = (shl_ln29_16_fu_2462_p3 + reg_944);

assign add_ln29_18_fu_2506_p2 = (shl_ln29_17_fu_2498_p3 + reg_936);

assign add_ln29_19_fu_2610_p2 = (shl_ln29_18_fu_2603_p3 + reg_944);

assign add_ln29_1_fu_1381_p2 = (shl_ln29_1_fu_1374_p3 + reg_944);

assign add_ln29_20_fu_2647_p2 = (shl_ln29_19_fu_2639_p3 + reg_936);

assign add_ln29_21_fu_2729_p2 = (shl_ln29_20_fu_2722_p3 + reg_944);

assign add_ln29_22_fu_2766_p2 = (shl_ln29_21_fu_2758_p3 + reg_936);

assign add_ln29_23_fu_2843_p2 = (shl_ln29_22_fu_2836_p3 + reg_944);

assign add_ln29_24_fu_2880_p2 = (shl_ln29_23_fu_2872_p3 + reg_936);

assign add_ln29_25_fu_2957_p2 = (shl_ln29_24_fu_2950_p3 + reg_944);

assign add_ln29_26_fu_2994_p2 = (shl_ln29_25_fu_2986_p3 + reg_936);

assign add_ln29_27_fu_3051_p2 = (shl_ln29_26_fu_3044_p3 + reg_944);

assign add_ln29_28_fu_3088_p2 = (shl_ln29_27_fu_3080_p3 + reg_936);

assign add_ln29_29_fu_1138_p2 = (sub_ln29_reg_3372 + 10'd2);

assign add_ln29_2_fu_1418_p2 = (shl_ln29_2_fu_1410_p3 + reg_936);

assign add_ln29_30_fu_1149_p2 = (sub_ln29_reg_3372 + 10'd3);

assign add_ln29_31_fu_1160_p2 = (sub_ln29_reg_3372 + 10'd4);

assign add_ln29_32_fu_1171_p2 = (sub_ln29_reg_3372 + 10'd5);

assign add_ln29_33_fu_1202_p2 = (sub_ln29_reg_3372 + 10'd6);

assign add_ln29_34_fu_1213_p2 = (sub_ln29_reg_3372 + 10'd7);

assign add_ln29_35_fu_1264_p2 = (sub_ln29_reg_3372 + 10'd8);

assign add_ln29_36_fu_1275_p2 = (sub_ln29_reg_3372 + 10'd9);

assign add_ln29_37_fu_1352_p2 = (sub_ln29_reg_3372 + 10'd10);

assign add_ln29_38_fu_1363_p2 = (sub_ln29_reg_3372 + 10'd11);

assign add_ln29_39_fu_1488_p2 = (sub_ln29_reg_3372 + 10'd12);

assign add_ln29_3_fu_1517_p2 = (shl_ln29_3_fu_1510_p3 + reg_944);

assign add_ln29_40_fu_1499_p2 = (sub_ln29_reg_3372 + 10'd13);

assign add_ln29_41_fu_1624_p2 = (sub_ln29_reg_3372 + 10'd14);

assign add_ln29_42_fu_1635_p2 = (sub_ln29_reg_3372 + 10'd15);

assign add_ln29_43_fu_1760_p2 = (sub_ln29_reg_3372 + 10'd16);

assign add_ln29_44_fu_1771_p2 = (sub_ln29_reg_3372 + 10'd17);

assign add_ln29_45_fu_1896_p2 = (sub_ln29_reg_3372 + 10'd18);

assign add_ln29_46_fu_1907_p2 = (sub_ln29_reg_3372 + 10'd19);

assign add_ln29_47_fu_2032_p2 = (sub_ln29_reg_3372 + 10'd20);

assign add_ln29_48_fu_2043_p2 = (sub_ln29_reg_3372 + 10'd21);

assign add_ln29_49_fu_2168_p2 = (sub_ln29_reg_3372 + 10'd22);

assign add_ln29_4_fu_1554_p2 = (shl_ln29_4_fu_1546_p3 + reg_936);

assign add_ln29_50_fu_2179_p2 = (sub_ln29_reg_3372 + 10'd23);

assign add_ln29_51_fu_2304_p2 = (sub_ln29_reg_3372 + 10'd24);

assign add_ln29_52_fu_2315_p2 = (sub_ln29_reg_3372 + 10'd25);

assign add_ln29_53_fu_2440_p2 = (sub_ln29_reg_3372 + 10'd26);

assign add_ln29_54_fu_2451_p2 = (sub_ln29_reg_3372 + 10'd27);

assign add_ln29_55_fu_2581_p2 = (sub_ln29_reg_3372 + 10'd28);

assign add_ln29_56_fu_2592_p2 = (sub_ln29_reg_3372 + 10'd29);

assign add_ln29_5_fu_1653_p2 = (shl_ln29_5_fu_1646_p3 + reg_944);

assign add_ln29_6_fu_1690_p2 = (shl_ln29_6_fu_1682_p3 + reg_936);

assign add_ln29_7_fu_1789_p2 = (shl_ln29_7_fu_1782_p3 + reg_944);

assign add_ln29_8_fu_1826_p2 = (shl_ln29_8_fu_1818_p3 + reg_936);

assign add_ln29_9_fu_1925_p2 = (shl_ln29_9_fu_1918_p3 + reg_944);

assign add_ln29_fu_1293_p2 = (shl_ln_fu_1286_p3 + reg_936);

assign add_ln30_10_fu_1986_p2 = (shl_ln30_s_fu_1978_p3 + reg_940);

assign add_ln30_11_fu_2074_p2 = (shl_ln30_10_fu_2067_p3 + reg_948);

assign add_ln30_12_fu_2122_p2 = (shl_ln30_11_fu_2114_p3 + reg_940);

assign add_ln30_13_fu_2210_p2 = (shl_ln30_12_fu_2203_p3 + reg_948);

assign add_ln30_14_fu_2258_p2 = (shl_ln30_13_fu_2250_p3 + reg_940);

assign add_ln30_15_fu_2346_p2 = (shl_ln30_14_fu_2339_p3 + reg_948);

assign add_ln30_16_fu_2394_p2 = (shl_ln30_15_fu_2386_p3 + reg_940);

assign add_ln30_17_fu_2482_p2 = (shl_ln30_16_fu_2475_p3 + reg_948);

assign add_ln30_18_fu_2530_p2 = (shl_ln30_17_fu_2522_p3 + reg_940);

assign add_ln30_19_fu_2623_p2 = (shl_ln30_18_fu_2616_p3 + reg_948);

assign add_ln30_1_fu_1394_p2 = (shl_ln30_1_fu_1387_p3 + reg_948);

assign add_ln30_20_fu_2671_p2 = (shl_ln30_19_fu_2663_p3 + reg_940);

assign add_ln30_21_fu_2742_p2 = (shl_ln30_20_fu_2735_p3 + reg_948);

assign add_ln30_22_fu_2790_p2 = (shl_ln30_21_fu_2782_p3 + reg_940);

assign add_ln30_23_fu_2856_p2 = (shl_ln30_22_fu_2849_p3 + reg_948);

assign add_ln30_24_fu_2904_p2 = (shl_ln30_23_fu_2896_p3 + reg_940);

assign add_ln30_25_fu_2970_p2 = (shl_ln30_24_fu_2963_p3 + reg_948);

assign add_ln30_26_fu_3018_p2 = (shl_ln30_25_fu_3010_p3 + reg_940);

assign add_ln30_27_fu_3064_p2 = (shl_ln30_26_fu_3057_p3 + reg_948);

assign add_ln30_28_fu_3122_p2 = (shl_ln30_27_fu_3114_p3 + reg_940);

assign add_ln30_2_fu_1442_p2 = (shl_ln30_2_fu_1434_p3 + reg_940);

assign add_ln30_3_fu_1530_p2 = (shl_ln30_3_fu_1523_p3 + reg_948);

assign add_ln30_4_fu_1578_p2 = (shl_ln30_4_fu_1570_p3 + reg_940);

assign add_ln30_5_fu_1666_p2 = (shl_ln30_5_fu_1659_p3 + reg_948);

assign add_ln30_6_fu_1714_p2 = (shl_ln30_6_fu_1706_p3 + reg_940);

assign add_ln30_7_fu_1802_p2 = (shl_ln30_7_fu_1795_p3 + reg_948);

assign add_ln30_8_fu_1850_p2 = (shl_ln30_8_fu_1842_p3 + reg_940);

assign add_ln30_9_fu_1938_p2 = (shl_ln30_9_fu_1931_p3 + reg_948);

assign add_ln30_fu_1306_p2 = (shl_ln1_fu_1299_p3 + reg_940);

assign add_ln32_fu_3150_p2 = (mul_ln32_reg_4175 + mul_ln32_1_reg_4185);

assign alpha_cast_cast_fu_956_p1 = $signed(alpha_cast);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage14;

assign i_cast_fu_3138_p1 = i_1_reg_3362_pp0_iter1_reg;

assign icmp_ln23_fu_1088_p2 = ((ap_sig_allocacmp_i_1 == 5'd30) ? 1'b1 : 1'b0);

assign or_ln29_fu_1126_p2 = (sub_ln29_fu_1114_p2 | 10'd1);

assign sext_ln23_cast_fu_960_p1 = $signed(sext_ln23);

assign sext_ln29_10_cast_fu_1040_p1 = $signed(sext_ln29_10);

assign sext_ln29_11_cast_fu_1036_p1 = $signed(sext_ln29_11);

assign sext_ln29_12_cast_fu_1032_p1 = $signed(sext_ln29_12);

assign sext_ln29_13_cast_fu_1028_p1 = $signed(sext_ln29_13);

assign sext_ln29_14_cast_fu_1024_p1 = $signed(sext_ln29_14);

assign sext_ln29_15_cast_fu_1020_p1 = $signed(sext_ln29_15);

assign sext_ln29_16_cast_fu_1016_p1 = $signed(sext_ln29_16);

assign sext_ln29_17_cast_fu_1012_p1 = $signed(sext_ln29_17);

assign sext_ln29_18_cast_fu_1008_p1 = $signed(sext_ln29_18);

assign sext_ln29_19_cast_fu_1004_p1 = $signed(sext_ln29_19);

assign sext_ln29_1_cast_fu_1076_p1 = $signed(sext_ln29_1);

assign sext_ln29_20_cast_fu_1000_p1 = $signed(sext_ln29_20);

assign sext_ln29_21_cast_fu_996_p1 = $signed(sext_ln29_21);

assign sext_ln29_22_cast_fu_992_p1 = $signed(sext_ln29_22);

assign sext_ln29_23_cast_fu_988_p1 = $signed(sext_ln29_23);

assign sext_ln29_24_cast_fu_984_p1 = $signed(sext_ln29_24);

assign sext_ln29_25_cast_fu_980_p1 = $signed(sext_ln29_25);

assign sext_ln29_26_cast_fu_976_p1 = $signed(sext_ln29_26);

assign sext_ln29_27_cast_fu_972_p1 = $signed(sext_ln29_27);

assign sext_ln29_28_cast_fu_968_p1 = $signed(sext_ln29_28);

assign sext_ln29_29_cast_fu_964_p1 = $signed(sext_ln29_29);

assign sext_ln29_2_cast_fu_1072_p1 = $signed(sext_ln29_2);

assign sext_ln29_30_fu_1182_p1 = $signed(reg_920);

assign sext_ln29_31_fu_1192_p1 = $signed(reg_928);

assign sext_ln29_32_fu_1244_p1 = $signed(reg_920);

assign sext_ln29_33_fu_1254_p1 = $signed(reg_928);

assign sext_ln29_34_fu_1332_p1 = $signed(reg_920);

assign sext_ln29_35_fu_1342_p1 = $signed(reg_928);

assign sext_ln29_36_fu_1468_p1 = $signed(reg_920);

assign sext_ln29_37_fu_1478_p1 = $signed(reg_928);

assign sext_ln29_38_fu_1604_p1 = $signed(reg_920);

assign sext_ln29_39_fu_1614_p1 = $signed(reg_928);

assign sext_ln29_3_cast_fu_1068_p1 = $signed(sext_ln29_3);

assign sext_ln29_40_fu_1740_p1 = $signed(reg_920);

assign sext_ln29_41_fu_1750_p1 = $signed(reg_928);

assign sext_ln29_42_fu_1876_p1 = $signed(reg_920);

assign sext_ln29_43_fu_1886_p1 = $signed(reg_928);

assign sext_ln29_44_fu_2012_p1 = $signed(reg_920);

assign sext_ln29_45_fu_2022_p1 = $signed(reg_928);

assign sext_ln29_46_fu_2148_p1 = $signed(reg_920);

assign sext_ln29_47_fu_2158_p1 = $signed(reg_928);

assign sext_ln29_48_fu_2284_p1 = $signed(reg_920);

assign sext_ln29_49_fu_2294_p1 = $signed(reg_928);

assign sext_ln29_4_cast_fu_1064_p1 = $signed(sext_ln29_4);

assign sext_ln29_50_fu_2420_p1 = $signed(reg_920);

assign sext_ln29_51_fu_2430_p1 = $signed(reg_928);

assign sext_ln29_52_fu_2556_p1 = $signed(reg_920);

assign sext_ln29_53_fu_2566_p1 = $signed(reg_928);

assign sext_ln29_54_fu_2697_p1 = $signed(reg_920);

assign sext_ln29_55_fu_2707_p1 = $signed(reg_928);

assign sext_ln29_56_fu_2816_p1 = $signed(reg_920);

assign sext_ln29_57_fu_2826_p1 = $signed(reg_928);

assign sext_ln29_58_fu_2930_p1 = $signed(reg_920);

assign sext_ln29_59_fu_2940_p1 = $signed(reg_928);

assign sext_ln29_5_cast_fu_1060_p1 = $signed(sext_ln29_5);

assign sext_ln29_6_cast_fu_1056_p1 = $signed(sext_ln29_6);

assign sext_ln29_7_cast_fu_1052_p1 = $signed(sext_ln29_7);

assign sext_ln29_8_cast_fu_1048_p1 = $signed(sext_ln29_8);

assign sext_ln29_9_cast_fu_1044_p1 = $signed(sext_ln29_9);

assign sext_ln29_cast_fu_952_p1 = $signed(sext_ln29);

assign sext_ln30_10_fu_1745_p1 = $signed(reg_924);

assign sext_ln30_11_fu_1755_p1 = $signed(reg_932);

assign sext_ln30_12_fu_1881_p1 = $signed(reg_924);

assign sext_ln30_13_fu_1891_p1 = $signed(reg_932);

assign sext_ln30_14_fu_2017_p1 = $signed(reg_924);

assign sext_ln30_15_fu_2027_p1 = $signed(reg_932);

assign sext_ln30_16_fu_2153_p1 = $signed(reg_924);

assign sext_ln30_17_fu_2163_p1 = $signed(reg_932);

assign sext_ln30_18_fu_2289_p1 = $signed(reg_924);

assign sext_ln30_19_fu_2299_p1 = $signed(reg_932);

assign sext_ln30_1_fu_1197_p1 = $signed(reg_932);

assign sext_ln30_20_fu_2425_p1 = $signed(reg_924);

assign sext_ln30_21_fu_2435_p1 = $signed(reg_932);

assign sext_ln30_22_fu_2561_p1 = $signed(reg_924);

assign sext_ln30_23_fu_2571_p1 = $signed(reg_932);

assign sext_ln30_24_fu_2702_p1 = $signed(reg_924);

assign sext_ln30_25_fu_2712_p1 = $signed(reg_932);

assign sext_ln30_26_fu_2821_p1 = $signed(reg_924);

assign sext_ln30_27_fu_2831_p1 = $signed(reg_932);

assign sext_ln30_28_fu_2935_p1 = $signed(reg_924);

assign sext_ln30_29_fu_2945_p1 = $signed(reg_932);

assign sext_ln30_2_fu_1249_p1 = $signed(reg_924);

assign sext_ln30_3_fu_1259_p1 = $signed(reg_932);

assign sext_ln30_4_fu_1337_p1 = $signed(reg_924);

assign sext_ln30_5_fu_1347_p1 = $signed(reg_932);

assign sext_ln30_6_fu_1473_p1 = $signed(reg_924);

assign sext_ln30_7_fu_1483_p1 = $signed(reg_932);

assign sext_ln30_8_fu_1609_p1 = $signed(reg_924);

assign sext_ln30_9_fu_1619_p1 = $signed(reg_932);

assign sext_ln30_fu_1187_p1 = $signed(reg_924);

assign sext_ln32_1_fu_3146_p1 = $signed(trunc_ln30_s_reg_4160);

assign sext_ln32_fu_3142_p1 = trunc_ln29_s_reg_4154;

assign shl_ln1_fu_1299_p3 = {{tmp_4_reg_3509}, {16'd0}};

assign shl_ln29_10_fu_2054_p3 = {{tmp_24_reg_3804}, {16'd0}};

assign shl_ln29_11_fu_2090_p3 = {{tmp_26_fu_2080_p4}, {16'd0}};

assign shl_ln29_12_fu_2190_p3 = {{tmp_28_reg_3854}, {16'd0}};

assign shl_ln29_13_fu_2226_p3 = {{tmp_30_fu_2216_p4}, {16'd0}};

assign shl_ln29_14_fu_2326_p3 = {{tmp_32_reg_3904}, {16'd0}};

assign shl_ln29_15_fu_2362_p3 = {{tmp_34_fu_2352_p4}, {16'd0}};

assign shl_ln29_16_fu_2462_p3 = {{tmp_36_reg_3954}, {16'd0}};

assign shl_ln29_17_fu_2498_p3 = {{tmp_38_fu_2488_p4}, {16'd0}};

assign shl_ln29_18_fu_2603_p3 = {{tmp_40_reg_4004}, {16'd0}};

assign shl_ln29_19_fu_2639_p3 = {{tmp_42_fu_2629_p4}, {16'd0}};

assign shl_ln29_1_fu_1374_p3 = {{tmp_5_reg_3554}, {16'd0}};

assign shl_ln29_20_fu_2722_p3 = {{tmp_44_reg_4054}, {16'd0}};

assign shl_ln29_21_fu_2758_p3 = {{tmp_46_fu_2748_p4}, {16'd0}};

assign shl_ln29_22_fu_2836_p3 = {{tmp_48_reg_4084}, {16'd0}};

assign shl_ln29_23_fu_2872_p3 = {{tmp_50_fu_2862_p4}, {16'd0}};

assign shl_ln29_24_fu_2950_p3 = {{tmp_52_reg_4114}, {16'd0}};

assign shl_ln29_25_fu_2986_p3 = {{tmp_54_fu_2976_p4}, {16'd0}};

assign shl_ln29_26_fu_3044_p3 = {{tmp_56_reg_4144}, {16'd0}};

assign shl_ln29_27_fu_3080_p3 = {{tmp_58_fu_3070_p4}, {16'd0}};

assign shl_ln29_2_fu_1410_p3 = {{tmp_7_fu_1400_p4}, {16'd0}};

assign shl_ln29_3_fu_1510_p3 = {{tmp_9_reg_3604}, {16'd0}};

assign shl_ln29_4_fu_1546_p3 = {{tmp_10_fu_1536_p4}, {16'd0}};

assign shl_ln29_5_fu_1646_p3 = {{tmp_12_reg_3654}, {16'd0}};

assign shl_ln29_6_fu_1682_p3 = {{tmp_14_fu_1672_p4}, {16'd0}};

assign shl_ln29_7_fu_1782_p3 = {{tmp_16_reg_3704}, {16'd0}};

assign shl_ln29_8_fu_1818_p3 = {{tmp_18_fu_1808_p4}, {16'd0}};

assign shl_ln29_9_fu_1918_p3 = {{tmp_20_reg_3754}, {16'd0}};

assign shl_ln29_s_fu_1954_p3 = {{tmp_22_fu_1944_p4}, {16'd0}};

assign shl_ln30_10_fu_2067_p3 = {{tmp_25_reg_3809}, {16'd0}};

assign shl_ln30_11_fu_2114_p3 = {{tmp_27_fu_2104_p4}, {16'd0}};

assign shl_ln30_12_fu_2203_p3 = {{tmp_29_reg_3859}, {16'd0}};

assign shl_ln30_13_fu_2250_p3 = {{tmp_31_fu_2240_p4}, {16'd0}};

assign shl_ln30_14_fu_2339_p3 = {{tmp_33_reg_3909}, {16'd0}};

assign shl_ln30_15_fu_2386_p3 = {{tmp_35_fu_2376_p4}, {16'd0}};

assign shl_ln30_16_fu_2475_p3 = {{tmp_37_reg_3959}, {16'd0}};

assign shl_ln30_17_fu_2522_p3 = {{tmp_39_fu_2512_p4}, {16'd0}};

assign shl_ln30_18_fu_2616_p3 = {{tmp_41_reg_4009}, {16'd0}};

assign shl_ln30_19_fu_2663_p3 = {{tmp_43_fu_2653_p4}, {16'd0}};

assign shl_ln30_1_fu_1387_p3 = {{tmp_6_reg_3559}, {16'd0}};

assign shl_ln30_20_fu_2735_p3 = {{tmp_45_reg_4059}, {16'd0}};

assign shl_ln30_21_fu_2782_p3 = {{tmp_47_fu_2772_p4}, {16'd0}};

assign shl_ln30_22_fu_2849_p3 = {{tmp_49_reg_4089}, {16'd0}};

assign shl_ln30_23_fu_2896_p3 = {{tmp_51_fu_2886_p4}, {16'd0}};

assign shl_ln30_24_fu_2963_p3 = {{tmp_53_reg_4119}, {16'd0}};

assign shl_ln30_25_fu_3010_p3 = {{tmp_55_fu_3000_p4}, {16'd0}};

assign shl_ln30_26_fu_3057_p3 = {{tmp_57_reg_4149}, {16'd0}};

assign shl_ln30_27_fu_3114_p3 = {{tmp_59_fu_3104_p4}, {16'd0}};

assign shl_ln30_2_fu_1434_p3 = {{tmp_8_fu_1424_p4}, {16'd0}};

assign shl_ln30_3_fu_1523_p3 = {{tmp_s_reg_3609}, {16'd0}};

assign shl_ln30_4_fu_1570_p3 = {{tmp_11_fu_1560_p4}, {16'd0}};

assign shl_ln30_5_fu_1659_p3 = {{tmp_13_reg_3659}, {16'd0}};

assign shl_ln30_6_fu_1706_p3 = {{tmp_15_fu_1696_p4}, {16'd0}};

assign shl_ln30_7_fu_1795_p3 = {{tmp_17_reg_3709}, {16'd0}};

assign shl_ln30_8_fu_1842_p3 = {{tmp_19_fu_1832_p4}, {16'd0}};

assign shl_ln30_9_fu_1931_p3 = {{tmp_21_reg_3759}, {16'd0}};

assign shl_ln30_s_fu_1978_p3 = {{tmp_23_fu_1968_p4}, {16'd0}};

assign shl_ln_fu_1286_p3 = {{tmp_3_reg_3504}, {16'd0}};

assign sub_ln29_fu_1114_p2 = (tmp_1_fu_1094_p3 - zext_ln29_fu_1110_p1);

assign tmp_10_fu_1536_p4 = {{add_ln29_3_fu_1517_p2[47:16]}};

assign tmp_11_fu_1560_p4 = {{add_ln30_3_fu_1530_p2[47:16]}};

assign tmp_14_fu_1672_p4 = {{add_ln29_5_fu_1653_p2[47:16]}};

assign tmp_15_fu_1696_p4 = {{add_ln30_5_fu_1666_p2[47:16]}};

assign tmp_18_fu_1808_p4 = {{add_ln29_7_fu_1789_p2[47:16]}};

assign tmp_19_fu_1832_p4 = {{add_ln30_7_fu_1802_p2[47:16]}};

assign tmp_1_fu_1094_p3 = {{ap_sig_allocacmp_i_1}, {5'd0}};

assign tmp_22_fu_1944_p4 = {{add_ln29_9_fu_1925_p2[47:16]}};

assign tmp_23_fu_1968_p4 = {{add_ln30_9_fu_1938_p2[47:16]}};

assign tmp_26_fu_2080_p4 = {{add_ln29_11_fu_2061_p2[47:16]}};

assign tmp_27_fu_2104_p4 = {{add_ln30_11_fu_2074_p2[47:16]}};

assign tmp_2_fu_1102_p3 = {{ap_sig_allocacmp_i_1}, {1'd0}};

assign tmp_30_fu_2216_p4 = {{add_ln29_13_fu_2197_p2[47:16]}};

assign tmp_31_fu_2240_p4 = {{add_ln30_13_fu_2210_p2[47:16]}};

assign tmp_34_fu_2352_p4 = {{add_ln29_15_fu_2333_p2[47:16]}};

assign tmp_35_fu_2376_p4 = {{add_ln30_15_fu_2346_p2[47:16]}};

assign tmp_38_fu_2488_p4 = {{add_ln29_17_fu_2469_p2[47:16]}};

assign tmp_39_fu_2512_p4 = {{add_ln30_17_fu_2482_p2[47:16]}};

assign tmp_42_fu_2629_p4 = {{add_ln29_19_fu_2610_p2[47:16]}};

assign tmp_43_fu_2653_p4 = {{add_ln30_19_fu_2623_p2[47:16]}};

assign tmp_46_fu_2748_p4 = {{add_ln29_21_fu_2729_p2[47:16]}};

assign tmp_47_fu_2772_p4 = {{add_ln30_21_fu_2742_p2[47:16]}};

assign tmp_50_fu_2862_p4 = {{add_ln29_23_fu_2843_p2[47:16]}};

assign tmp_51_fu_2886_p4 = {{add_ln30_23_fu_2856_p2[47:16]}};

assign tmp_54_fu_2976_p4 = {{add_ln29_25_fu_2957_p2[47:16]}};

assign tmp_55_fu_3000_p4 = {{add_ln30_25_fu_2970_p2[47:16]}};

assign tmp_58_fu_3070_p4 = {{add_ln29_27_fu_3051_p2[47:16]}};

assign tmp_59_fu_3104_p4 = {{add_ln30_27_fu_3064_p2[47:16]}};

assign tmp_7_fu_1400_p4 = {{add_ln29_1_fu_1381_p2[47:16]}};

assign tmp_8_fu_1424_p4 = {{add_ln30_1_fu_1394_p2[47:16]}};

assign tmp_address0 = i_cast_fu_3138_p1;

assign tmp_d0 = trunc_ln29_s_reg_4154;

assign y_address0 = i_cast_reg_4165;

assign y_d0 = {{add_ln32_fu_3150_p2[47:16]}};

assign zext_ln29_10_fu_1280_p1 = add_ln29_36_fu_1275_p2;

assign zext_ln29_11_fu_1357_p1 = add_ln29_37_fu_1352_p2;

assign zext_ln29_12_fu_1368_p1 = add_ln29_38_fu_1363_p2;

assign zext_ln29_13_fu_1493_p1 = add_ln29_39_fu_1488_p2;

assign zext_ln29_14_fu_1504_p1 = add_ln29_40_fu_1499_p2;

assign zext_ln29_15_fu_1629_p1 = add_ln29_41_fu_1624_p2;

assign zext_ln29_16_fu_1640_p1 = add_ln29_42_fu_1635_p2;

assign zext_ln29_17_fu_1765_p1 = add_ln29_43_fu_1760_p2;

assign zext_ln29_18_fu_1776_p1 = add_ln29_44_fu_1771_p2;

assign zext_ln29_19_fu_1901_p1 = add_ln29_45_fu_1896_p2;

assign zext_ln29_1_fu_1120_p1 = sub_ln29_fu_1114_p2;

assign zext_ln29_20_fu_1912_p1 = add_ln29_46_fu_1907_p2;

assign zext_ln29_21_fu_2037_p1 = add_ln29_47_fu_2032_p2;

assign zext_ln29_22_fu_2048_p1 = add_ln29_48_fu_2043_p2;

assign zext_ln29_23_fu_2173_p1 = add_ln29_49_fu_2168_p2;

assign zext_ln29_24_fu_2184_p1 = add_ln29_50_fu_2179_p2;

assign zext_ln29_25_fu_2309_p1 = add_ln29_51_fu_2304_p2;

assign zext_ln29_26_fu_2320_p1 = add_ln29_52_fu_2315_p2;

assign zext_ln29_27_fu_2445_p1 = add_ln29_53_fu_2440_p2;

assign zext_ln29_28_fu_2456_p1 = add_ln29_54_fu_2451_p2;

assign zext_ln29_29_fu_2586_p1 = add_ln29_55_fu_2581_p2;

assign zext_ln29_2_fu_1132_p1 = or_ln29_fu_1126_p2;

assign zext_ln29_30_fu_2597_p1 = add_ln29_56_fu_2592_p2;

assign zext_ln29_3_fu_1143_p1 = add_ln29_29_fu_1138_p2;

assign zext_ln29_4_fu_1154_p1 = add_ln29_30_fu_1149_p2;

assign zext_ln29_5_fu_1165_p1 = add_ln29_31_fu_1160_p2;

assign zext_ln29_6_fu_1176_p1 = add_ln29_32_fu_1171_p2;

assign zext_ln29_7_fu_1207_p1 = add_ln29_33_fu_1202_p2;

assign zext_ln29_8_fu_1218_p1 = add_ln29_34_fu_1213_p2;

assign zext_ln29_9_fu_1269_p1 = add_ln29_35_fu_1264_p2;

assign zext_ln29_fu_1110_p1 = tmp_2_fu_1102_p3;

always @ (posedge ap_clk) begin
    sub_ln29_reg_3372[0] <= 1'b0;
    i_cast_reg_4165[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //kernel_gesummv_kernel_gesummv_Pipeline_VITIS_LOOP_23_1
