/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [12:0] _03_;
  wire [6:0] _04_;
  reg [6:0] _05_;
  reg [3:0] _06_;
  wire [11:0] _07_;
  wire [4:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire [30:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [8:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [36:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_71z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire [9:0] celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = !(celloutsig_0_39z ? celloutsig_0_2z : celloutsig_0_17z);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? in_data[165] : in_data[168]);
  assign celloutsig_0_2z = !(in_data[11] ? celloutsig_0_0z : _00_);
  assign celloutsig_0_29z = !(celloutsig_0_11z ? celloutsig_0_28z[0] : celloutsig_0_23z[15]);
  assign celloutsig_0_4z = ~(in_data[18] | celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_7z[4] | celloutsig_0_3z[2]);
  assign celloutsig_0_5z = ~celloutsig_0_2z;
  assign celloutsig_0_71z = ~_01_;
  assign celloutsig_1_0z = ~in_data[158];
  assign celloutsig_1_7z = ~celloutsig_1_3z[0];
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_2z) & in_data[146]);
  assign celloutsig_0_36z = celloutsig_0_15z[4] ^ celloutsig_0_14z[1];
  assign celloutsig_0_47z = celloutsig_0_27z[5] ^ celloutsig_0_14z[2];
  assign celloutsig_1_19z = in_data[136] ^ celloutsig_1_13z;
  assign celloutsig_0_25z = celloutsig_0_2z ^ celloutsig_0_0z;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 7'h00;
    else _05_ <= { _04_[6:1], celloutsig_0_5z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _06_ <= 4'h0;
    else _06_ <= { in_data[106:105], celloutsig_1_4z, celloutsig_1_1z };
  reg [4:0] _26_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _26_ <= 5'h00;
    else _26_ <= in_data[24:20];
  assign { _02_[12], _00_, _02_[10:9], _08_[0] } = _26_;
  reg [11:0] _27_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 12'h000;
    else _27_ <= { celloutsig_0_14z[1:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_17z };
  assign { _07_[11:8], _04_[6:1], _07_[1:0] } = _27_;
  reg [12:0] _28_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 13'h0000;
    else _28_ <= { _02_[12], _00_, _02_[10:9], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_25z };
  assign { _03_[12:5], _01_, _03_[3:0] } = _28_;
  assign celloutsig_0_53z = { celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_11z } >= { celloutsig_0_19z, celloutsig_0_49z, celloutsig_0_2z, celloutsig_0_47z, _05_, celloutsig_0_2z, celloutsig_0_29z };
  assign celloutsig_1_12z = { in_data[161:158], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } >= { in_data[118:115], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_3z[1:0], _02_[12], _00_, _02_[10:9], _08_[0] } >= { celloutsig_0_3z[3:1], celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_3z[2:0], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_17z[6:1], celloutsig_1_0z } > { in_data[175:174], celloutsig_1_7z, _06_ };
  assign celloutsig_0_26z = { celloutsig_0_7z[6:2], _07_[11:8], _04_[6:1], _07_[1:0], celloutsig_0_18z } > { celloutsig_0_23z[20:4], celloutsig_0_12z };
  assign celloutsig_0_77z = { celloutsig_0_34z[9:3], celloutsig_0_39z } && { celloutsig_0_41z, celloutsig_0_53z };
  assign celloutsig_0_49z = { celloutsig_0_22z[1:0], celloutsig_0_20z } || { celloutsig_0_15z[1], celloutsig_0_34z, celloutsig_0_24z };
  assign celloutsig_1_1z = { in_data[188:164], celloutsig_1_0z } || in_data[172:147];
  assign celloutsig_1_9z = { _06_[3:1], celloutsig_1_1z, celloutsig_1_6z } || { in_data[162:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, _06_ };
  assign celloutsig_1_13z = { celloutsig_1_6z, _06_, celloutsig_1_0z, celloutsig_1_9z } || { in_data[168:161], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_13z[15:11], celloutsig_0_12z } || { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_13z[12:7], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z } || { celloutsig_0_13z[5:3], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_39z = { _01_, _03_[3:1] } < { in_data[22:20], celloutsig_0_29z };
  assign celloutsig_0_12z = celloutsig_0_8z[2:0] < { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[183:181], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[58:56], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, in_data[89:82], celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_3z[3:1], in_data[96] };
  assign celloutsig_0_10z = celloutsig_0_7z[4:2] != { celloutsig_0_8z[3:2], celloutsig_0_9z };
  assign celloutsig_1_17z = ~ { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_20z = ~ { celloutsig_0_7z[8:0], celloutsig_0_5z };
  assign celloutsig_0_23z = ~ { _07_[8], _04_[6:1], _07_[1], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_14z = { celloutsig_0_3z[1:0], celloutsig_0_5z } | { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[86:71];
  assign celloutsig_0_35z = | { celloutsig_0_23z[30:21], celloutsig_0_2z, _07_[11:8], _04_[6:1], _07_[1:0], celloutsig_0_20z };
  assign celloutsig_0_76z = | { celloutsig_0_71z, celloutsig_0_44z[3:0], celloutsig_0_42z };
  assign celloutsig_0_11z = | { _02_[12], _02_[10:9], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, _00_, _08_[0] };
  assign celloutsig_0_17z = ^ { celloutsig_0_13z[7:0], celloutsig_0_3z };
  assign celloutsig_0_24z = ^ in_data[77:75];
  assign celloutsig_0_28z = { celloutsig_0_14z, celloutsig_0_5z } >> { celloutsig_0_15z[2:1], celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_0_15z = { celloutsig_0_8z[2:0], celloutsig_0_5z, celloutsig_0_2z } << { celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[7:6], celloutsig_0_0z, celloutsig_0_0z } <<< { _00_, _02_[10:9], _08_[0] };
  assign celloutsig_0_37z = { in_data[92:78], _03_[12:5], _01_, _03_[3:0], celloutsig_0_27z } >>> { celloutsig_0_23z[22:20], celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, _02_[12], _00_, _02_[10:9], _08_[0], celloutsig_0_29z };
  assign celloutsig_0_44z = { celloutsig_0_3z[2:0], celloutsig_0_2z, celloutsig_0_16z } >>> { celloutsig_0_31z[13:11], celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z } >>> { celloutsig_0_7z[4:2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_13z[8], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_15z } >>> { celloutsig_0_23z[18:15], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_27z[6:3], celloutsig_0_15z, celloutsig_0_26z } ^ celloutsig_0_31z[16:7];
  assign celloutsig_0_41z = in_data[34:28] ^ celloutsig_0_37z[29:23];
  assign celloutsig_0_13z = { celloutsig_0_3z[2], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, _02_[12], _00_, _02_[10:9], _08_[0], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z } ^ { in_data[49:42], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_8z = 4'h0;
    else if (!clkin_data[160]) celloutsig_0_8z = celloutsig_0_7z[3:0];
  always_latch
    if (!clkin_data[96]) celloutsig_0_27z = 9'h000;
    else if (!clkin_data[160]) celloutsig_0_27z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_17z };
  assign { _02_[11], _02_[8:0] } = { _00_, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_25z };
  assign _03_[4] = _01_;
  assign _04_[0] = celloutsig_0_5z;
  assign _07_[7:2] = _04_[6:1];
  assign _08_[4:1] = { _02_[12], _00_, _02_[10:9] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
