{
  "Top": "Filter2D_Core",
  "RtlTop": "Filter2D_Core",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "ffg1761",
    "Speed": "-3"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "944",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Filter2D_Core",
    "Version": "1.0",
    "DisplayName": "Filter2d_core",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/image_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Array2D2Mat.vhd",
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_Mat_exit5_proc.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/Filter2D.vhd",
      "impl\/vhdl\/Filter2D_Core_ctrl_s_axi.vhd",
      "impl\/vhdl\/Filter2D_Core_fadbkb.vhd",
      "impl\/vhdl\/Filter2D_Core_fcmfYi.vhd",
      "impl\/vhdl\/Filter2D_Core_fdidEe.vhd",
      "impl\/vhdl\/Filter2D_Core_fexg8j.vhd",
      "impl\/vhdl\/Filter2D_Core_fmucud.vhd",
      "impl\/vhdl\/Filter2D_Core_fpeeOg.vhd",
      "impl\/vhdl\/Filter2D_Core_srcvdy.vhd",
      "impl\/vhdl\/Filter2D_Core_srcvdy_memcore.vhd",
      "impl\/vhdl\/Filter2D_LineBuffhbi.vhd",
      "impl\/vhdl\/GaussianBlur.vhd",
      "impl\/vhdl\/getGaussianKernel.vhd",
      "impl\/vhdl\/Mat2Array2D.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_Mat2ArrxdS.vhd",
      "impl\/vhdl\/start_for_Mat2AXIyd2.vhd",
      "impl\/vhdl\/Filter2D_Core.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Array2D2Mat.v",
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_Mat_exit5_proc.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/Filter2D.v",
      "impl\/verilog\/Filter2D_Core_ctrl_s_axi.v",
      "impl\/verilog\/Filter2D_Core_fadbkb.v",
      "impl\/verilog\/Filter2D_Core_fcmfYi.v",
      "impl\/verilog\/Filter2D_Core_fdidEe.v",
      "impl\/verilog\/Filter2D_Core_fexg8j.v",
      "impl\/verilog\/Filter2D_Core_fmucud.v",
      "impl\/verilog\/Filter2D_Core_fpeeOg.v",
      "impl\/verilog\/Filter2D_Core_srcvdy.v",
      "impl\/verilog\/Filter2D_Core_srcvdy_memcore.v",
      "impl\/verilog\/Filter2D_LineBuffhbi.v",
      "impl\/verilog\/GaussianBlur.v",
      "impl\/verilog\/getGaussianKernel.v",
      "impl\/verilog\/Mat2Array2D.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_Mat2ArrxdS.v",
      "impl\/verilog\/start_for_Mat2AXIyd2.v",
      "impl\/verilog\/Filter2D_Core.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/data\/Filter2D_Core.mdd",
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/data\/Filter2D_Core.tcl",
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/src\/xfilter2d_core.c",
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/src\/xfilter2d_core.h",
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/src\/xfilter2d_core_hw.h",
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/src\/xfilter2d_core_linux.c",
      "impl\/misc\/drivers\/Filter2D_Core_v1_0\/src\/xfilter2d_core_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Filter2D_Core_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/Filter2D_Core_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/Filter2D_Core_ap_fdiv_5_no_dsp_32_ip.tcl",
      "impl\/misc\/Filter2D_Core_ap_fexp_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Filter2D_Core_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/Filter2D_Core_ap_fpext_0_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "Filter2D_Core_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Filter2D_Core_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Filter2D_Core_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Filter2D_Core_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Filter2D_Core_ap_fdiv_5_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Filter2D_Core_ap_fdiv_5_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Filter2D_Core_ap_fexp_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Filter2D_Core_ap_fexp_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Filter2D_Core_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Filter2D_Core_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Filter2D_Core_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Filter2D_Core_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_ctrl src_axis dst_axis",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dst_axis": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_axis",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_ctrl": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_ctrl",
      "param_prefix": "C_S_AXI_CTRL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "sigma",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of sigma",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sigma",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of sigma"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "src_axis": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_axis",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "src_axis_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axis_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axis_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_axis_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "dst_axis_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axis_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_axis_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "rows": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "cols": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "sigma": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "ctrl"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_ctrl",
      "dir": "in",
      "offset": "0"
    },
    "src_axis_V_data_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_keep_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_strb_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_user_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_last_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_id_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "src_axis_V_dest_V": {
      "interfaceRef": "src_axis",
      "dir": "in"
    },
    "dst_axis_V_data_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_keep_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_strb_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_user_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_last_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_id_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "dst_axis_V_dest_V": {
      "interfaceRef": "dst_axis",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Filter2D_Core",
      "Instances": [
        {
          "ModuleName": "GaussianBlur",
          "InstanceName": "GaussianBlur_U0",
          "Instances": [
            {
              "ModuleName": "getGaussianKernel",
              "InstanceName": "grp_getGaussianKernel_fu_68"
            },
            {
              "ModuleName": "Filter2D",
              "InstanceName": "grp_Filter2D_fu_74"
            }
          ]
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Array2D2Mat",
          "InstanceName": "Array2D2Mat_U0"
        },
        {
          "ModuleName": "Mat2Array2D",
          "InstanceName": "Mat2Array2D_U0"
        },
        {
          "ModuleName": "Block_Mat_exit5_proc",
          "InstanceName": "Block_Mat_exit5_proc_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit5_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.260"
        },
        "Area": {
          "FF": "2",
          "LUT": "38",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "67331",
          "PipelineIIMin": "3",
          "PipelineIIMax": "67331",
          "PipelineII": "3 ~ 67331",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "67328",
            "Latency": "0 ~ 67328",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "263",
            "PipelineDepth": "7 ~ 263",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "257",
                "Latency": "1 ~ 257",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "249",
          "LUT": "529",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2Array2D": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "66305",
          "PipelineIIMin": "1",
          "PipelineIIMax": "66305",
          "PipelineII": "1 ~ 66305",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "66304",
            "Latency": "0 ~ 66304",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "259",
            "PipelineDepth": "3 ~ 259",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "256",
                "Latency": "0 ~ 256",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "193",
          "LUT": "261",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "getGaussianKernel": {
        "Latency": {
          "LatencyBest": "931",
          "LatencyAvg": "931",
          "LatencyWorst": "931",
          "PipelineII": "931",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.575"
        },
        "Area": {
          "DSP48E": "117",
          "FF": "15723",
          "LUT": "53342",
          "BRAM_18K": "0"
        }
      },
      "Filter2D": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "74521",
          "PipelineIIMin": "1",
          "PipelineIIMax": "74521",
          "PipelineII": "1 ~ 74521",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.709"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "74520",
            "Latency": "0 ~ 74520",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "276",
            "PipelineDepth": "4 ~ 276",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "273",
                "Latency": "1 ~ 273",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }],
        "Area": {
          "BRAM_18K": "14",
          "DSP48E": "675",
          "FF": "5698",
          "LUT": "10628"
        }
      },
      "GaussianBlur": {
        "Latency": {
          "LatencyBest": "935",
          "LatencyAvg": "",
          "LatencyWorst": "75455",
          "PipelineIIMin": "935",
          "PipelineIIMax": "75455",
          "PipelineII": "935 ~ 75455",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.709"
        },
        "Area": {
          "BRAM_18K": "14",
          "DSP48E": "792",
          "FF": "28724",
          "LUT": "64055"
        }
      },
      "Array2D2Mat": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "66305",
          "PipelineIIMin": "1",
          "PipelineIIMax": "66305",
          "PipelineII": "1 ~ 66305",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "66304",
            "Latency": "0 ~ 66304",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "259",
            "PipelineDepth": "3 ~ 259",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "256",
                "Latency": "0 ~ 256",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "176",
          "LUT": "270",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "66561",
          "PipelineIIMin": "1",
          "PipelineIIMax": "66561",
          "PipelineII": "1 ~ 66561",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.838"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "66560",
            "Latency": "0 ~ 66560",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "260",
            "PipelineDepth": "3 ~ 260",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "257",
                "Latency": "0 ~ 257",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "249",
          "LUT": "469",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Filter2D_Core": {
        "Latency": {
          "LatencyBest": "944",
          "LatencyAvg": "",
          "LatencyWorst": "208328",
          "PipelineIIMin": "936",
          "PipelineIIMax": "75456",
          "PipelineII": "936 ~ 75456",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.709"
        },
        "Area": {
          "BRAM_18K": "78",
          "DSP48E": "792",
          "FF": "29814",
          "LUT": "66446"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-12-04 19:09:12 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
