#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-debug_acc+all' '-debug_region+cell+encrypt' '-cm' 'line+cond+tgl+fsm+branch' '-cm_dir' 'sim/vcs/output/cov_work' '-f' 'sim/vcs/compile.f' '-o' 'sim/vcs/output/fft_simv' '+define+RTL_SIM' '+vcs+lic+wait' '-l' 'sim/vcs/output/compile.log' 2>&1
