<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=blur&color=gradient&height=300&section=header&text=Hey!%20I'm%20Kushal&fontColor=FFFFFF&fontSize=45"/>
</div>

<br />

<div align="center">

## AI & Semiconductor Researcher | Hardware-Aware Deep Learning | VLSI

I am an undergraduate researcher at **RV University** majoring in **AI & Machine Learning** with a specialized minor in **Semiconductor Technology**. My work focuses on bridging the gap between software algorithms and hardware physics. I specialize in **Physics-Informed Machine Learning (PIML)**, **Hardware-Aware Neural Network Quantization**, and **Semiconductor Process Automation**.

Currently, I am working on deploying energy-efficient deep learning models on edge hardware and researching AI-driven solutions for semiconductor fabrication and circuit protection.

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/kushal-s-rv-university/)
[![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:kushalsathyanarayan@gmail.com)

</div>

---

### Core Expertise & Research Focus

<div align="center">
  <table>
    <tr>
      <td align="center" width="33%">
        <b>Hardware-Software Co-Design</b>
      </td>
      <td align="center" width="33%">
        <b> Semiconductor Automation</b>
      </td>
      <td align="center" width="33%">
        <b> Physics-Informed ML</b>
      </td>
    </tr>
  </table>
</div>

---

### Tech Stack & Tools

<div align="center">

| **Domain** | **Technologies & Frameworks** |
| :--- | :--- |
| **AI & Deep Learning** | <img src="https://img.shields.io/badge/PyTorch-EE4C2C?style=flat&logo=pytorch&logoColor=white"/> <img src="https://img.shields.io/badge/YOLOv8-00FFFF?style=flat&logo=yolo&logoColor=black"/> <img src="https://img.shields.io/badge/OpenCV-5C3EE8?style=flat&logo=opencv&logoColor=white"/> <img src="https://img.shields.io/badge/scikit--learn-F7931E?style=flat&logo=scikit-learn&logoColor=white"/> |
| **Semiconductor & VLSI** | <img src="https://img.shields.io/badge/Altium_Designer-A5915F?style=flat&logo=altiumdesigner&logoColor=white"/> <img src="https://img.shields.io/badge/Ansys_Electronics-A5315F?style=flat&logo=altiumdesigner&logoColor=white"/> <img src="https://img.shields.io/badge/Cadence-A5919F?style=flat&logo=altiumdesigner&logoColor=white"/> <img src="https://img.shields.io/badge/NanoHub-004488?style=flat"/> <img src="https://img.shields.io/badge/LTSpice-B12629?style=flat"/> <img src="https://img.shields.io/badge/Fusion_360-0696D7?style=flat&logo=autodesk&logoColor=white"/> |
| **IoT** | <img src="https://img.shields.io/badge/Raspberry_Pi-A22846?style=flat&logo=raspberrypi&logoColor=white"/> <img src="https://img.shields.io/badge/ESP32-E7352C?style=flat&logo=espressif&logoColor=white"/>
| **Languages & Math** | <img src="https://img.shields.io/badge/Python-3776AB?style=flat&logo=python&logoColor=white"/> <img src="https://img.shields.io/badge/MATLAB-e16737?style=flat&logo=mathworks&logoColor=white"/> <img src="https://img.shields.io/badge/NumPy-013243?style=flat&logo=numpy&logoColor=white"/> <img src="https://img.shields.io/badge/SciPy-8CAAE6?style=flat&logo=scipy&logoColor=white"/> |

</div>

---

### Projects (Semiconductor + AIML)

#### 1. Physics-Informed ML for Oxidation Thickness Prediction
> **Tech:** Python, PINNs, SciPy, Semiconductor Physics
> * **Objective:** Optimize thermal budget planning for oxidation furnaces.
> * **Method:** Implemented a **Physics-Informed Machine Learning (PIML)** model that integrates the **Deal-Grove oxidation model** constraints into the training loop.
> * **Result:** Validated predictions against theoretical models with high fidelity, reducing trial-and-error in process simulation.

#### 2. AI-Based Wafer Defect Detection (WM-811K)
> **Tech:** PyTorch, YOLOv8, Computer Vision
> * **Objective:** Automate quality control in semiconductor manufacturing.
> * **Method:** Developed a vision pipeline trained on the **WM-811K dataset** to classify wafer map defects (Center, Donut, Edge-Loc).
> * **Result:** Achieved **>90% accuracy**, demonstrating viability for automated optical inspection (AOI) in fabs.

#### 3. FinFET Performance Analysis & Simulation
> **Tech:** NanoHub, TCAD, Device Physics
> * **Objective:** Analyze scaling challenges in sub-10nm nodes.
> * **Method:** Simulated **FinFET vs. Planar MOSFET** architectures using NanoHub tools to study Short Channel Effects (SCE).
> * **Result:** Demonstrated superior sub-threshold swing and reduced leakage current in FinFET architectures suitable for low-power VLSI.

---

### Relevant Coursework

| Fabrication & Physics | Devices & Circuits |
| :--- | :--- |
| **Semiconductor Fabrication:** Photolithography, Thermal Oxidation, Thin Film Deposition (PVD/CVD), RIE/DRIE Etching. | **VLSI Design:** FinFET Architectures, CMOS Inverter Design, SRAM/DRAM Memory Structures. |
| **Physics:** Fermi-Dirac Statistics, Carrier Transport (Drift/Diffusion), Band Theory. | **Analysis:** Short Channel Effects (SCE), Leakage Power Mitigation, P-N Junction Breakdown. |

---

### Let's Collaborate

I am open to **Research Internships** and collaborations in **Semiconductor Manufacturing & Fabrication**, **EDA Automation**, and **Hardware-AI Co-Design**.
