// Seed: 2936336654
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4
);
  assign id_1 = -1 - 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd14,
    parameter id_8 = 32'd64
) (
    input wand id_0
    , id_13,
    input supply0 id_1,
    input wor id_2,
    input supply0 _id_3,
    input wire id_4,
    input uwire id_5,
    input tri id_6,
    output supply0 id_7,
    input tri1 _id_8,
    output wire id_9,
    input supply1 id_10,
    input wand id_11
);
  wire id_14[id_3  |  1  !=?  id_3 : 1  ==  id_8];
  module_0 modCall_1 (
      id_10,
      id_7,
      id_2,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
