
# Auto-generated by Interface Designer
#
# WARNING: Any manual changes made to this file will be lost when generating constraints.

# Efinity Interface Designer SDC
# Version: 2024.M.74
# Date: 2024-04-16 17:57

# Copyright (C) 2013 - 2024 Efinix Inc. All rights reserved.

# Device: Ti375C529
# Project: edge_vision_soc
# Timing Model: C4 (preliminary)
#               NOTE: The timing data is not final

# PLL Constraints
#################
create_clock -period 10.0000 io_sysFbClk
create_clock -period 1.0000 io_systemClk
create_clock -period 30.0000 ddrCtrlClk
create_clock -period 5.0000 io_cfuClk
create_clock -period 13.4680 io_memFbClk
create_clock -period 4.9773 io_memoryClk
create_clock -period 4.0990 io_peripheralClk
create_clock -period 4.9773 io_ddrMasters_0_clk
create_clock -period 10.0000 sample
create_clock -period 10.0000 i_pixel_clk
create_clock -period 10.0000 i_soc_clk
create_clock -period 40.0000 i_sys_clk_25mhz
create_clock -period 40.0000 sample_hdmi
create_clock -period 6.7742 i_hdmi_clk_148p5MHz
create_clock -period 10.0000 i_sys_clk
create_clock -period 10.0000 rx_cfgclk


set_clock_groups -exclusive -group {i_hdmi_clk_148p5MHz} -group {i_soc_clk} -group {io_memoryClk io_ddrMasters_0_clk} -group {jtagCtrl_tck} -group {i_pixel_clk} -group {i_sys_clk} -group {rx_cfgclk} -group {i_sys_clk_25mhz} -group {io_peripheralClk} -group {io_cfuClk}
# GPIO Constraints
####################
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {io_gpio_sw_n}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {io_gpio_sw_n}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_uart_0_io_rxd}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_uart_0_io_rxd}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {io_ddrMasters_memCheck_pass}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {io_ddrMasters_memCheck_pass}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~31~2}] -max 0.079 [get_ports {system_spi_1_io_sclk_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~31~2}] -min -0.045 [get_ports {system_spi_1_io_sclk_write}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_uart_0_io_txd}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_uart_0_io_txd}]

# JTAG Constraints
####################
# create_clock -period <USER_PERIOD> [get_ports {jtagCtrl_tck}]
set_output_delay -clock jtagCtrl_tck -max 0.117 [get_ports {ut_jtagCtrl_tdo}]
set_output_delay -clock jtagCtrl_tck -min -0.075 [get_ports {ut_jtagCtrl_tdo}]
set_input_delay -clock_fall -clock jtagCtrl_tck -max 0.280 [get_ports {ut_jtagCtrl_capture}]
set_input_delay -clock_fall -clock jtagCtrl_tck -min 0.187 [get_ports {ut_jtagCtrl_capture}]
set_input_delay -clock_fall -clock jtagCtrl_tck -max 0.280 [get_ports {ut_jtagCtrl_reset}]
set_input_delay -clock_fall -clock jtagCtrl_tck -min 0.187 [get_ports {ut_jtagCtrl_reset}]
set_input_delay -clock_fall -clock jtagCtrl_tck -max 0.243 [get_ports {ut_jtagCtrl_enable}]
set_input_delay -clock_fall -clock jtagCtrl_tck -min 0.162 [get_ports {ut_jtagCtrl_enable}]
set_input_delay -clock_fall -clock jtagCtrl_tck -max 0.280 [get_ports {ut_jtagCtrl_update}]
set_input_delay -clock_fall -clock jtagCtrl_tck -min 0.187 [get_ports {ut_jtagCtrl_update}]
set_input_delay -clock_fall -clock jtagCtrl_tck -max 0.337 [get_ports {ut_jtagCtrl_shift}]
set_input_delay -clock_fall -clock jtagCtrl_tck -min 0.225 [get_ports {ut_jtagCtrl_shift}]
# JTAG Constraints (extra... not used by current Efinity debug tools)
# Create separate clock groups for JTAG clocks. Remove DRCK clock from the list below if it is not defined.
# set_clock_groups -asynchronous -group {jtagCtrl_tck}

# DDR Constraints
#####################
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 3.675 [get_ports {soc_ddr_inst1_ARSTN_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.000 [get_ports {soc_ddr_inst1_ARSTN_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARADDR_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARADDR_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARAPCMD_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARAPCMD_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARBURST_0[1] soc_ddr_inst1_ARBURST_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARBURST_0[1] soc_ddr_inst1_ARBURST_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARID_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARID_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARLEN_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARLEN_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARSIZE_0[2] soc_ddr_inst1_ARSIZE_0[1] soc_ddr_inst1_ARSIZE_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARSIZE_0[2] soc_ddr_inst1_ARSIZE_0[1] soc_ddr_inst1_ARSIZE_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARVALID_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARVALID_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARLOCK_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARLOCK_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_ARQOS_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_ARQOS_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWADDR_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWADDR_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWAPCMD_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.350 [get_ports {soc_ddr_inst1_AWAPCMD_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWALLSTRB_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWALLSTRB_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWBURST_0[1] soc_ddr_inst1_AWBURST_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWBURST_0[1] soc_ddr_inst1_AWBURST_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWCOBUF_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWCOBUF_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWID_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWID_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWLEN_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWLEN_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWSIZE_0[2] soc_ddr_inst1_AWSIZE_0[1] soc_ddr_inst1_AWSIZE_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWSIZE_0[2] soc_ddr_inst1_AWSIZE_0[1] soc_ddr_inst1_AWSIZE_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWVALID_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWVALID_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWLOCK_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWLOCK_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWCACHE_0[3] soc_ddr_inst1_AWCACHE_0[2] soc_ddr_inst1_AWCACHE_0[1] soc_ddr_inst1_AWCACHE_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWCACHE_0[3] soc_ddr_inst1_AWCACHE_0[2] soc_ddr_inst1_AWCACHE_0[1] soc_ddr_inst1_AWCACHE_0[0]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_AWQOS_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_AWQOS_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_BREADY_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_BREADY_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_RREADY_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_RREADY_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_WDATA_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_WDATA_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_WLAST_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_WLAST_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_WSTRB_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_WSTRB_0[*]}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.310 [get_ports {soc_ddr_inst1_WVALID_0}]
set_output_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min -0.140 [get_ports {soc_ddr_inst1_WVALID_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_ARREADY_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_ARREADY_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.520 [get_ports {soc_ddr_inst1_AWREADY_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.680 [get_ports {soc_ddr_inst1_AWREADY_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.520 [get_ports {soc_ddr_inst1_BID_0[*]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.680 [get_ports {soc_ddr_inst1_BID_0[*]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_BRESP_0[1] soc_ddr_inst1_BRESP_0[0]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_BRESP_0[1] soc_ddr_inst1_BRESP_0[0]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_BVALID_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_BVALID_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_RDATA_0[*]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_RDATA_0[*]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_RID_0[*]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_RID_0[*]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_RLAST_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_RLAST_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_RRESP_0[1] soc_ddr_inst1_RRESP_0[0]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_RRESP_0[1] soc_ddr_inst1_RRESP_0[0]}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_RVALID_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_RVALID_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -max 2.625 [get_ports {soc_ddr_inst1_WREADY_0}]
set_input_delay -clock io_memoryClk -reference_pin [get_ports {io_memoryClk~CLKOUT~2~464}] -min 1.750 [get_ports {soc_ddr_inst1_WREADY_0}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -max 1.890 [get_ports {soc_ddr_inst1_CTRL_REFRESH}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -min 1.260 [get_ports {soc_ddr_inst1_CTRL_REFRESH}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -max 1.890 [get_ports {soc_ddr_inst1_CTRL_CKE[1] soc_ddr_inst1_CTRL_CKE[0]}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -min 1.260 [get_ports {soc_ddr_inst1_CTRL_CKE[1] soc_ddr_inst1_CTRL_CKE[0]}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -max 1.890 [get_ports {soc_ddr_inst1_CTRL_BUSY}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -min 1.260 [get_ports {soc_ddr_inst1_CTRL_BUSY}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -max 1.890 [get_ports {soc_ddr_inst1_CTRL_CMD_Q_ALMOST_FULL}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -min 1.260 [get_ports {soc_ddr_inst1_CTRL_CMD_Q_ALMOST_FULL}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -max 1.890 [get_ports {soc_ddr_inst1_CTRL_DP_IDLE}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -min 1.260 [get_ports {soc_ddr_inst1_CTRL_DP_IDLE}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -max 1.890 [get_ports {soc_ddr_inst1_CTRL_PORT_BUSY[1] soc_ddr_inst1_CTRL_PORT_BUSY[0]}]
set_input_delay -clock ddrCtrlClk -reference_pin [get_ports {ddrCtrlClk~CLKOUT~1~121}] -min 1.260 [get_ports {soc_ddr_inst1_CTRL_PORT_BUSY[1] soc_ddr_inst1_CTRL_PORT_BUSY[0]}]

# HSIO GPIO Constraints
#########################
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[4]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[4]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[5]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[5]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[6]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[6]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[7]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[7]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[8]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[8]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[9]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[9]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[10]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[10]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[11]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[11]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[12]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[12]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[13]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[13]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[14]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[14]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[15]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[15]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_de}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_de}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {o_cam_rstn}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {o_cam_rstn}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {periClk_reset_ok}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {periClk_reset_ok}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sysClk_reset_ok}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sysClk_reset_ok}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~418~2}] -max 0.263 [get_ports {system_spi_0_io_sclk_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~418~2}] -min -0.140 [get_ports {system_spi_0_io_sclk_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~407~2}] -max 0.263 [get_ports {system_spi_0_io_ss[0]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~407~2}] -min -0.140 [get_ports {system_spi_0_io_ss[0]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~298~2}] -max 0.263 [get_ports {system_spi_1_io_ss[0]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~298~2}] -min -0.140 [get_ports {system_spi_1_io_ss[0]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_hs_IN}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_hs_IN}]
set_output_delay -clock i_hdmi_clk_148p5MHz -reference_pin [get_ports {i_hdmi_clk_148p5MHz~CLKOUT~76~963}] -max 0.263 [get_ports {hdmi_yuv_hs_OE}]
set_output_delay -clock i_hdmi_clk_148p5MHz -reference_pin [get_ports {i_hdmi_clk_148p5MHz~CLKOUT~76~963}] -min -0.140 [get_ports {hdmi_yuv_hs_OE}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_vs_IN}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_vs_IN}]
set_output_delay -clock i_hdmi_clk_148p5MHz -reference_pin [get_ports {i_hdmi_clk_148p5MHz~CLKOUT~77~964}] -max 0.263 [get_ports {hdmi_yuv_vs_OE}]
set_output_delay -clock i_hdmi_clk_148p5MHz -reference_pin [get_ports {i_hdmi_clk_148p5MHz~CLKOUT~77~964}] -min -0.140 [get_ports {hdmi_yuv_vs_OE}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~942}] -max 0.414 [get_ports {i_cam_scl}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~942}] -min 0.276 [get_ports {i_cam_scl}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~942}] -max 0.263 [get_ports {o_cam_scl_oe}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~942}] -min -0.140 [get_ports {o_cam_scl_oe}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~945}] -max 0.414 [get_ports {i_cam_sda}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~945}] -min 0.276 [get_ports {i_cam_sda}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~944}] -max 0.263 [get_ports {o_cam_sda_oe}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~944}] -min -0.140 [get_ports {o_cam_sda_oe}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~200~963}] -max 0.414 [get_ports {i_hdmi_scl}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~200~963}] -min 0.276 [get_ports {i_hdmi_scl}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~197~963}] -max 0.263 [get_ports {o_hdmi_scl_oe}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~197~963}] -min -0.140 [get_ports {o_hdmi_scl_oe}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~197~964}] -max 0.414 [get_ports {i_hdmi_sda}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~197~964}] -min 0.276 [get_ports {i_hdmi_sda}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~198~964}] -max 0.263 [get_ports {o_hdmi_sda_oe}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~198~964}] -min -0.140 [get_ports {o_hdmi_sda_oe}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_read[0]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_read[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_write[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_write[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_writeEnable[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_writeEnable[0]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_read[1]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_read[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_write[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_write[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_writeEnable[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_writeEnable[1]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_read[2]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_read[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_write[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_write[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_writeEnable[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_writeEnable[2]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_read[3]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_read[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_write[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_write[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_gpio_0_io_writeEnable[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_gpio_0_io_writeEnable[3]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~418~1}] -max 0.414 [get_ports {system_spi_0_io_data_0_read}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~418~1}] -min 0.276 [get_ports {system_spi_0_io_data_0_read}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~422~2}] -max 0.263 [get_ports {system_spi_0_io_data_0_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~422~2}] -min -0.140 [get_ports {system_spi_0_io_data_0_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~422~2}] -max 0.263 [get_ports {system_spi_0_io_data_0_writeEnable}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~422~2}] -min -0.140 [get_ports {system_spi_0_io_data_0_writeEnable}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~425~1}] -max 0.414 [get_ports {system_spi_0_io_data_1_read}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~425~1}] -min 0.276 [get_ports {system_spi_0_io_data_1_read}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~420~1}] -max 0.263 [get_ports {system_spi_0_io_data_1_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~420~1}] -min -0.140 [get_ports {system_spi_0_io_data_1_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~420~1}] -max 0.263 [get_ports {system_spi_0_io_data_1_writeEnable}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~420~1}] -min -0.140 [get_ports {system_spi_0_io_data_1_writeEnable}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~397~1}] -max 0.414 [get_ports {system_spi_1_io_data_0_read}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~397~1}] -min 0.276 [get_ports {system_spi_1_io_data_0_read}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~398~1}] -max 0.263 [get_ports {system_spi_1_io_data_0_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~398~1}] -min -0.140 [get_ports {system_spi_1_io_data_0_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~398~1}] -max 0.263 [get_ports {system_spi_1_io_data_0_writeEnable}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~398~1}] -min -0.140 [get_ports {system_spi_1_io_data_0_writeEnable}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~395~1}] -max 0.414 [get_ports {system_spi_1_io_data_1_read}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~395~1}] -min 0.276 [get_ports {system_spi_1_io_data_1_read}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~397~2}] -max 0.263 [get_ports {system_spi_1_io_data_1_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~397~2}] -min -0.140 [get_ports {system_spi_1_io_data_1_write}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~397~2}] -max 0.263 [get_ports {system_spi_1_io_data_1_writeEnable}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~397~2}] -min -0.140 [get_ports {system_spi_1_io_data_1_writeEnable}]

# MIPI RX Lane Constraints
############################
# create_clock -period <USER_PERIOD> [get_ports {cam_ck_CLKOUT}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -max 0.525 [get_ports {cam_d0_FIFO_RD}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -min 0.070 [get_ports {cam_d0_FIFO_RD}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -max 0.315 [get_ports {cam_d0_RST}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -min -0.140 [get_ports {cam_d0_RST}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -max 0.630 [get_ports {cam_d0_FIFO_EMPTY}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -min 0.420 [get_ports {cam_d0_FIFO_EMPTY}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -max 0.487 [get_ports {cam_d0_HS_IN[*]}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~11~963}] -min 0.325 [get_ports {cam_d0_HS_IN[*]}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -max 0.525 [get_ports {cam_d1_FIFO_RD}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -min 0.070 [get_ports {cam_d1_FIFO_RD}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -max 0.315 [get_ports {cam_d1_RST}]
set_output_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -min -0.140 [get_ports {cam_d1_RST}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -max 0.630 [get_ports {cam_d1_FIFO_EMPTY}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -min 0.420 [get_ports {cam_d1_FIFO_EMPTY}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -max 0.487 [get_ports {cam_d1_HS_IN[*]}]
set_input_delay -clock cam_ck_CLKOUT -reference_pin [get_ports {cam_ck_CLKOUT~CLKOUT~8~964}] -min 0.325 [get_ports {cam_d1_HS_IN[*]}]

# QCRV32 Constraints
#######################
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.701 [get_ports {io_ddrMasters_0_reset}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.340 [get_ports {io_ddrMasters_0_reset}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.196 [get_ports {io_ddrMasters_0_ar_payload_addr[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.071 [get_ports {io_ddrMasters_0_ar_payload_addr[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.217 [get_ports {io_ddrMasters_0_ar_payload_burst[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.034 [get_ports {io_ddrMasters_0_ar_payload_burst[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.222 [get_ports {io_ddrMasters_0_ar_payload_cache[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.020 [get_ports {io_ddrMasters_0_ar_payload_cache[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.247 [get_ports {io_ddrMasters_0_ar_payload_id[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.038 [get_ports {io_ddrMasters_0_ar_payload_id[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.251 [get_ports {io_ddrMasters_0_ar_payload_len[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.008 [get_ports {io_ddrMasters_0_ar_payload_len[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.226 [get_ports {io_ddrMasters_0_ar_payload_lock}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.054 [get_ports {io_ddrMasters_0_ar_payload_lock}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.265 [get_ports {io_ddrMasters_0_ar_payload_prot[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.006 [get_ports {io_ddrMasters_0_ar_payload_prot[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.191 [get_ports {io_ddrMasters_0_ar_payload_qos[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.013 [get_ports {io_ddrMasters_0_ar_payload_qos[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.259 [get_ports {io_ddrMasters_0_ar_payload_region[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.018 [get_ports {io_ddrMasters_0_ar_payload_region[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.219 [get_ports {io_ddrMasters_0_ar_payload_size[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.007 [get_ports {io_ddrMasters_0_ar_payload_size[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 1.064 [get_ports {io_ddrMasters_0_ar_ready}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.544 [get_ports {io_ddrMasters_0_ar_ready}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.025 [get_ports {io_ddrMasters_0_ar_valid}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.051 [get_ports {io_ddrMasters_0_ar_valid}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 1.031 [get_ports {io_ddrMasters_0_r_payload_data[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.347 [get_ports {io_ddrMasters_0_r_payload_data[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.924 [get_ports {io_ddrMasters_0_r_payload_id[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.350 [get_ports {io_ddrMasters_0_r_payload_id[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.844 [get_ports {io_ddrMasters_0_r_payload_last}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.387 [get_ports {io_ddrMasters_0_r_payload_last}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.797 [get_ports {io_ddrMasters_0_r_payload_resp[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.370 [get_ports {io_ddrMasters_0_r_payload_resp[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.426 [get_ports {io_ddrMasters_0_r_ready}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.095 [get_ports {io_ddrMasters_0_r_ready}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.965 [get_ports {io_ddrMasters_0_r_valid}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.508 [get_ports {io_ddrMasters_0_r_valid}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.372 [get_ports {io_ddrMasters_0_aw_payload_addr[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.005 [get_ports {io_ddrMasters_0_aw_payload_addr[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.296 [get_ports {io_ddrMasters_0_aw_payload_allStrb}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.016 [get_ports {io_ddrMasters_0_aw_payload_allStrb}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.217 [get_ports {io_ddrMasters_0_aw_payload_burst[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.002 [get_ports {io_ddrMasters_0_aw_payload_burst[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.217 [get_ports {io_ddrMasters_0_aw_payload_cache[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.027 [get_ports {io_ddrMasters_0_aw_payload_cache[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.238 [get_ports {io_ddrMasters_0_aw_payload_id[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.001 [get_ports {io_ddrMasters_0_aw_payload_id[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.280 [get_ports {io_ddrMasters_0_aw_payload_len[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.003 [get_ports {io_ddrMasters_0_aw_payload_len[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.205 [get_ports {io_ddrMasters_0_aw_payload_lock}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.022 [get_ports {io_ddrMasters_0_aw_payload_lock}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.178 [get_ports {io_ddrMasters_0_aw_payload_prot[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.039 [get_ports {io_ddrMasters_0_aw_payload_prot[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.243 [get_ports {io_ddrMasters_0_aw_payload_qos[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.053 [get_ports {io_ddrMasters_0_aw_payload_qos[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.253 [get_ports {io_ddrMasters_0_aw_payload_region[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.008 [get_ports {io_ddrMasters_0_aw_payload_region[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.263 [get_ports {io_ddrMasters_0_aw_payload_size[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.007 [get_ports {io_ddrMasters_0_aw_payload_size[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 1.213 [get_ports {io_ddrMasters_0_aw_ready}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.610 [get_ports {io_ddrMasters_0_aw_ready}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.294 [get_ports {io_ddrMasters_0_aw_valid}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.058 [get_ports {io_ddrMasters_0_aw_valid}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.289 [get_ports {io_ddrMasters_0_w_payload_data[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.105 [get_ports {io_ddrMasters_0_w_payload_data[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.042 [get_ports {io_ddrMasters_0_w_payload_last}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.053 [get_ports {io_ddrMasters_0_w_payload_last}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.130 [get_ports {io_ddrMasters_0_w_payload_strb[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.070 [get_ports {io_ddrMasters_0_w_payload_strb[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 1.193 [get_ports {io_ddrMasters_0_w_ready}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.616 [get_ports {io_ddrMasters_0_w_ready}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.118 [get_ports {io_ddrMasters_0_w_valid}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.038 [get_ports {io_ddrMasters_0_w_valid}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.966 [get_ports {io_ddrMasters_0_b_payload_id[*]}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.434 [get_ports {io_ddrMasters_0_b_payload_id[*]}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.196 [get_ports {io_ddrMasters_0_b_ready}]
set_output_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min -0.012 [get_ports {io_ddrMasters_0_b_ready}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -max 0.991 [get_ports {io_ddrMasters_0_b_valid}]
set_input_delay -clock io_ddrMasters_0_clk -reference_pin [get_ports {io_ddrMasters_0_clk~CLKOUT~38~2}] -min 0.514 [get_ports {io_ddrMasters_0_b_valid}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.766 [get_ports {axiAInterrupt}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.322 [get_ports {axiAInterrupt}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 1.089 [get_ports {axiA_araddr[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.425 [get_ports {axiA_araddr[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 1.169 [get_ports {axiA_arburst[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.592 [get_ports {axiA_arburst[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 1.007 [get_ports {axiA_arcache[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.489 [get_ports {axiA_arcache[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 1.134 [get_ports {axiA_arlen[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.484 [get_ports {axiA_arlen[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.995 [get_ports {axiA_arprot[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.545 [get_ports {axiA_arprot[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.285 [get_ports {axiA_arready}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.074 [get_ports {axiA_arready}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.828 [get_ports {axiA_arsize[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.446 [get_ports {axiA_arsize[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.824 [get_ports {axiA_arvalid}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.444 [get_ports {axiA_arvalid}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.660 [get_ports {axiA_rdata[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.018 [get_ports {axiA_rdata[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.384 [get_ports {axiA_rlast}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.068 [get_ports {axiA_rlast}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 1.305 [get_ports {axiA_rready}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.647 [get_ports {axiA_rready}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.460 [get_ports {axiA_rresp[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.113 [get_ports {axiA_rresp[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.344 [get_ports {axiA_rvalid}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.071 [get_ports {axiA_rvalid}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.710 [get_ports {axiA_awaddr[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.344 [get_ports {axiA_awaddr[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.766 [get_ports {axiA_awburst[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.393 [get_ports {axiA_awburst[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.839 [get_ports {axiA_awcache[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.416 [get_ports {axiA_awcache[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.753 [get_ports {axiA_awlen[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.363 [get_ports {axiA_awlen[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.787 [get_ports {axiA_awprot[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.414 [get_ports {axiA_awprot[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.156 [get_ports {axiA_awready}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min -0.017 [get_ports {axiA_awready}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.814 [get_ports {axiA_awsize[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.430 [get_ports {axiA_awsize[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.674 [get_ports {axiA_awvalid}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.354 [get_ports {axiA_awvalid}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 1.000 [get_ports {axiA_wdata[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.373 [get_ports {axiA_wdata[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.933 [get_ports {axiA_wlast}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.494 [get_ports {axiA_wlast}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.155 [get_ports {axiA_wready}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min -0.018 [get_ports {axiA_wready}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 1.021 [get_ports {axiA_wstrb[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.491 [get_ports {axiA_wstrb[*]}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.799 [get_ports {axiA_wvalid}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.414 [get_ports {axiA_wvalid}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.944 [get_ports {axiA_bready}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.494 [get_ports {axiA_bready}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.315 [get_ports {axiA_bresp[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.064 [get_ports {axiA_bresp[*]}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.251 [get_ports {axiA_bvalid}]
set_output_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.052 [get_ports {axiA_bvalid}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -max 0.730 [get_ports {io_peripheralReset}]
set_input_delay -clock io_peripheralClk -reference_pin [get_ports {io_peripheralClk~CLKOUT~42~2}] -min 0.386 [get_ports {io_peripheralReset}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.777 [get_ports {cpu0_customInstruction_cmd_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.246 [get_ports {cpu0_customInstruction_cmd_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.488 [get_ports {cpu0_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.776 [get_ports {cpu0_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.500 [get_ports {cpu0_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.637 [get_ports {cpu0_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.545 [get_ports {cpu0_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.612 [get_ports {cpu0_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.428 [get_ports {cpu0_customInstruction_inputs_1[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.625 [get_ports {cpu0_customInstruction_inputs_1[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.844 [get_ports {cpu0_customInstruction_outputs_0[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.147 [get_ports {cpu0_customInstruction_outputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.401 [get_ports {cpu0_customInstruction_rsp_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.746 [get_ports {cpu0_customInstruction_rsp_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.864 [get_ports {cpu0_customInstruction_rsp_valid}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.251 [get_ports {cpu0_customInstruction_rsp_valid}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.947 [get_ports {cpu1_customInstruction_cmd_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.300 [get_ports {cpu1_customInstruction_cmd_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.580 [get_ports {cpu1_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.804 [get_ports {cpu1_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.849 [get_ports {cpu1_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.720 [get_ports {cpu1_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.956 [get_ports {cpu1_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.752 [get_ports {cpu1_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.810 [get_ports {cpu1_customInstruction_inputs_1[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.748 [get_ports {cpu1_customInstruction_inputs_1[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.052 [get_ports {cpu1_customInstruction_outputs_0[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.169 [get_ports {cpu1_customInstruction_outputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.643 [get_ports {cpu1_customInstruction_rsp_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.869 [get_ports {cpu1_customInstruction_rsp_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.800 [get_ports {cpu1_customInstruction_rsp_valid}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.278 [get_ports {cpu1_customInstruction_rsp_valid}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.863 [get_ports {cpu2_customInstruction_cmd_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.325 [get_ports {cpu2_customInstruction_cmd_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.757 [get_ports {cpu2_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.841 [get_ports {cpu2_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.667 [get_ports {cpu2_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.801 [get_ports {cpu2_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.848 [get_ports {cpu2_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.750 [get_ports {cpu2_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.750 [get_ports {cpu2_customInstruction_inputs_1[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.762 [get_ports {cpu2_customInstruction_inputs_1[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.950 [get_ports {cpu2_customInstruction_outputs_0[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.234 [get_ports {cpu2_customInstruction_outputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.745 [get_ports {cpu2_customInstruction_rsp_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.931 [get_ports {cpu2_customInstruction_rsp_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.726 [get_ports {cpu2_customInstruction_rsp_valid}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.277 [get_ports {cpu2_customInstruction_rsp_valid}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.730 [get_ports {cpu3_customInstruction_cmd_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.297 [get_ports {cpu3_customInstruction_cmd_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.529 [get_ports {cpu3_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.830 [get_ports {cpu3_customInstruction_cmd_valid}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.677 [get_ports {cpu3_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.788 [get_ports {cpu3_customInstruction_function_id[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.677 [get_ports {cpu3_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.770 [get_ports {cpu3_customInstruction_inputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.741 [get_ports {cpu3_customInstruction_inputs_1[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.769 [get_ports {cpu3_customInstruction_inputs_1[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.074 [get_ports {cpu3_customInstruction_outputs_0[*]}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.200 [get_ports {cpu3_customInstruction_outputs_0[*]}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 1.685 [get_ports {cpu3_customInstruction_rsp_ready}]
set_input_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.913 [get_ports {cpu3_customInstruction_rsp_ready}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -max 0.756 [get_ports {cpu3_customInstruction_rsp_valid}]
set_output_delay -clock io_cfuClk -reference_pin [get_ports {io_cfuClk~CLKOUT~3~1}] -min 0.319 [get_ports {cpu3_customInstruction_rsp_valid}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -max 1.058 [get_ports {jtagCtrl_capture}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -min 0.420 [get_ports {jtagCtrl_capture}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -max 1.423 [get_ports {jtagCtrl_enable}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -min 0.374 [get_ports {jtagCtrl_enable}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -max 1.313 [get_ports {jtagCtrl_reset}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -min 0.436 [get_ports {jtagCtrl_reset}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -max 1.379 [get_ports {jtagCtrl_shift}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -min 0.399 [get_ports {jtagCtrl_shift}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -max 0.687 [get_ports {jtagCtrl_tdi}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -min 0.304 [get_ports {jtagCtrl_tdi}]
set_input_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -max 2.055 [get_ports {jtagCtrl_tdo}]
set_input_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -min 0.906 [get_ports {jtagCtrl_tdo}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -max 1.351 [get_ports {jtagCtrl_update}]
set_output_delay -clock jtagCtrl_tck -reference_pin [get_ports {jtagCtrl_tck~CLKOUT~44~1}] -min 0.425 [get_ports {jtagCtrl_update}]

# Clock Latency Constraints
############################
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {io_sysFbClk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {io_sysFbClk}]
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {io_systemClk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {io_systemClk}]
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {ddrCtrlClk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {ddrCtrlClk}]
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {io_cfuClk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {io_cfuClk}]
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {io_memFbClk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {io_memFbClk}]
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {io_memoryClk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {io_memoryClk}]
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {io_peripheralClk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {io_peripheralClk}]
# set_clock_latency -source -setup <board_max + 1.907> [get_ports {io_ddrMasters_0_clk}]
# set_clock_latency -source -hold <board_min + 1.271> [get_ports {io_ddrMasters_0_clk}]
# set_clock_latency -source -setup <pll_clk_latency_io_sysFbClk_max + 2.103> [get_ports {sample}]
# set_clock_latency -source -hold <pll_clk_latency_io_sysFbClk_min + 1.361> [get_ports {sample}]
# set_clock_latency -source -setup <pll_clk_latency_io_sysFbClk_max + 2.103> [get_ports {i_pixel_clk}]
# set_clock_latency -source -hold <pll_clk_latency_io_sysFbClk_min + 1.361> [get_ports {i_pixel_clk}]
# set_clock_latency -source -setup <pll_clk_latency_io_sysFbClk_max + 2.103> [get_ports {i_soc_clk}]
# set_clock_latency -source -hold <pll_clk_latency_io_sysFbClk_min + 1.361> [get_ports {i_soc_clk}]
# set_clock_latency -source -setup <pll_clk_latency_io_sysFbClk_max + 2.103> [get_ports {i_sys_clk_25mhz}]
# set_clock_latency -source -hold <pll_clk_latency_io_sysFbClk_min + 1.361> [get_ports {i_sys_clk_25mhz}]
# set_clock_latency -source -setup <board_max + 0.828> [get_ports {sample_hdmi}]
# set_clock_latency -source -hold <board_min + 0.552> [get_ports {sample_hdmi}]
# set_clock_latency -source -setup <board_max + 0.828> [get_ports {i_hdmi_clk_148p5MHz}]
# set_clock_latency -source -hold <board_min + 0.552> [get_ports {i_hdmi_clk_148p5MHz}]
# set_clock_latency -source -setup <board_max + 0.828> [get_ports {i_sys_clk}]
# set_clock_latency -source -hold <board_min + 0.552> [get_ports {i_sys_clk}]
# set_clock_latency -source -setup <board_max + 0.828> [get_ports {rx_cfgclk}]
# set_clock_latency -source -hold <board_min + 0.552> [get_ports {rx_cfgclk}]
