FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"EXT_TRIG<13>";
2"GND\G";
3"V3P3\G";
4"EXT_TRIG<9>";
5"EXT_TRIG<14>";
6"EXT_TRIG<12>";
7"V3P3\G";
8"EXT_TRIG<15>";
9"EXT_TRIG<8>";
10"EXT_TRIG<11>";
11"GENERIC_PULSE";
12"CLOCKS_DATA_RDY";
13"GND\G";
14"SCALER<4>";
15"GENERIC_DELAY_IN";
16"PWR_EN";
17"TELLIE_PRE_DELAY";
18"JX1_SE_0";
19"JTAG_TDO";
20"VCC\G";
21"EXT_TRIG<10>";
22"VCC\G";
23"JX1_GUIDE_PIN1";
24"LE<0>";
25"LE<1>";
26"MTCA_MIMIC_TRIG1_MZ";
27"MTCA_MIMIC_TRIG2_MZ";
28"SYNC_MZ";
29"SYNC24_MZ";
30"EXT_TRIG<4>";
31"CLK100_IN_MZ";
32"GND\G";
33"V3P3";
34"JX2_SE_0";
35"VCCIO_EN_O";
36"GT_MZ";
37"SCALER<6>";
38"RESET_CLK";
39"CLK100_IN";
40"BCKP_CLK_IN_USE";
41"GPIO1";
42"GPIO3";
43"BCKP_CLK_IN_USE_MZ";
44"TUBII_RT_OUT";
45"INIT#";
46"GPIO5";
47"JX2_SE_1";
48"EXT_TRIG<1>";
49"EXT_TRIG<0>";
50"EXT_TRIG<2>";
51"JX2_GUIDE_PIN1";
52"EXT_TRIG<3>";
53"EXT_TRIG<5>";
54"EXT_TRIG<6>";
55"EXT_TRIG<7>";
56"CNTRL_RDY";
57"READ_CNTRL_REG_BIT";
58"CNTRL_REG_CHK";
59"SCALER<5>";
60"MZ_HAPPY";
61"VCC\G";
62"I2C_SDA";
63"JX2_GUIDE_PIN2";
64"V3P3\G";
65"GENERIC_DELAY_OUT";
66"CAEN_DATA_RDY";
67"PWR_GOOD";
68"GPIO2";
69"GPIO4";
70"GPIO0";
71"I2C_SCL";
72"UN$1$LEDL$I102$A";
73"V3P3\G";
74"VCC\G";
75"VCC\G";
76"SPKR";
77"TELLIE_PULSE";
78"MTCA_MIMIC_DATA_RDY";
79"MTCA_MIMIC_TRIG2";
80"MTCA_MIMIC_TRIG1";
81"SYNC";
82"V3P3\G";
83"GND\G";
84"GT";
85"SYNC24";
86"SMELLIE_PULSE";
87"TELLIE_DELAY";
88"FPGA_DONE";
89"CARRIER_SRST#";
90"JTAG_TDI";
91"JX1_GUIDE_PIN2";
92"LE<2>";
93"SMELLIE_PRE_DELAY";
94"JTAG_TCK";
95"VBAT";
96"JX1_SE_1";
97"JTAG_TMS";
98"V3P3\G";
99"SMELLIE_DELAY";
100"CLK";
101"DATA";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"23;
"100"
$PN"100"0;
"96"
$PN"96"2;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"2;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"7;
"76"
$PN"76"0;
"78"
$PN"78"7;
"74"
$PN"74"0;
"72"
$PN"72"2;
"70"
$PN"70"0;
"66"
$PN"66"2;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"22;
"58"
$PN"58"22;
"56"
$PN"56"0;
"52"
$PN"52"2;
"50"
$PN"50"87;
"54"
$PN"54"99;
"48"
$PN"48"86;
"46"
$PN"46"2;
"42"
$PN"42"76;
"40"
$PN"40"2;
"44"
$PN"44"77;
"38"
$PN"38"100;
"36"
$PN"36"101;
"34"
$PN"34"2;
"32"
$PN"32"78;
"30"
$PN"30"26;
"28"
$PN"28"2;
"26"
$PN"26"27;
"24"
$PN"24"36;
"22"
$PN"22"2;
"20"
$PN"20"28;
"18"
$PN"18"29;
"16"
$PN"16"2;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"96;
"8"
$PN"8"88;
"6"
$PN"6"89;
"4"
$PN"4"90;
"2"
$PN"2"97;
"101"
$PN"101"91;
"99"
$PN"99"0;
"95"
$PN"95"2;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"2;
"87"
$PN"87"0;
"83"
$PN"83"8;
"81"
$PN"81"6;
"79"
$PN"79"3;
"75"
$PN"75"1;
"77"
$PN"77"2;
"73"
$PN"73"5;
"71"
$PN"71"2;
"69"
$PN"69"10;
"65"
$PN"65"2;
"67"
$PN"67"9;
"63"
$PN"63"4;
"61"
$PN"61"21;
"59"
$PN"59"20;
"57"
$PN"57"20;
"55"
$PN"55"92;
"51"
$PN"51"2;
"49"
$PN"49"24;
"53"
$PN"53"25;
"47"
$PN"47"0;
"45"
$PN"45"2;
"41"
$PN"41"0;
"39"
$PN"39"2;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"2;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"2;
"25"
$PN"25"0;
"23"
$PN"23"15;
"21"
$PN"21"2;
"19"
$PN"19"17;
"15"
$PN"15"2;
"17"
$PN"17"93;
"13"
$PN"13"0;
"9"
$PN"9"18;
"11"
$PN"11"0;
"5"
$PN"5"16;
"7"
$PN"7"95;
"3"
$PN"3"19;
"1"
$PN"1"94;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"101;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"59;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"72;
"B\NAC"
$PN"1"13;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"72;
"B<0>"
$PN"2"60;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"82;
"GND"
$PN"7"83;
"Y6"
$PN"12"0;
"Y5"
$PN"10"27;
"Y4"
$PN"8"26;
"Y3"
$PN"6"36;
"Y2"
$PN"4"28;
"Y1"
$PN"2"29;
"A6"
$PN"13"79;
"A5"
$PN"11"79;
"A4"
$PN"9"80;
"A3"
$PN"5"84;
"A2"
$PN"3"81;
"A1"
$PN"1"85;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"85;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"84;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"80;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"29;
"B<0>"
$PN"2"98;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"28;
"B<0>"
$PN"2"98;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"98;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"27;
"B<0>"
$PN"2"98;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"26;
"B<0>"
$PN"2"98;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"82;
"A<0>"
$PN"1"83;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"33;
"GND"
$PN"7"32;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"43;
"Y1"
$PN"2"31;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"39;
"A1"
$PN"1"40;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"76;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"32;
"A<0>"
$PN"1"33;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"87;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"99;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"51;
"100"
$PN"100"0;
"96"
$PN"96"13;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"13;
"88"
$PN"88"0;
"84"
$PN"84"49;
"82"
$PN"82"48;
"80"
$PN"80"73;
"76"
$PN"76"50;
"78"
$PN"78"73;
"74"
$PN"74"52;
"72"
$PN"72"13;
"70"
$PN"70"30;
"66"
$PN"66"13;
"68"
$PN"68"53;
"64"
$PN"64"54;
"62"
$PN"62"55;
"60"
$PN"60"74;
"58"
$PN"58"74;
"56"
$PN"56"0;
"52"
$PN"52"13;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"13;
"42"
$PN"42"0;
"40"
$PN"40"13;
"44"
$PN"44"0;
"38"
$PN"38"56;
"36"
$PN"36"57;
"34"
$PN"34"13;
"32"
$PN"32"58;
"30"
$PN"30"59;
"28"
$PN"28"13;
"26"
$PN"26"37;
"24"
$PN"24"14;
"22"
$PN"22"13;
"20"
$PN"20"44;
"18"
$PN"18"60;
"16"
$PN"16"13;
"14"
$PN"14"47;
"12"
$PN"12"61;
"10"
$PN"10"35;
"8"
$PN"8"46;
"6"
$PN"6"42;
"4"
$PN"4"41;
"2"
$PN"2"62;
"101"
$PN"101"63;
"99"
$PN"99"0;
"95"
$PN"95"13;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"13;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"64;
"75"
$PN"75"0;
"77"
$PN"77"13;
"73"
$PN"73"0;
"71"
$PN"71"13;
"69"
$PN"69"0;
"65"
$PN"65"13;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"75;
"57"
$PN"57"75;
"55"
$PN"55"0;
"51"
$PN"51"13;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"38;
"45"
$PN"45"13;
"41"
$PN"41"31;
"39"
$PN"39"13;
"43"
$PN"43"43;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"13;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"13;
"25"
$PN"25"12;
"23"
$PN"23"65;
"21"
$PN"21"13;
"19"
$PN"19"11;
"15"
$PN"15"13;
"17"
$PN"17"66;
"13"
$PN"13"34;
"9"
$PN"9"45;
"11"
$PN"11"67;
"5"
$PN"5"68;
"7"
$PN"7"69;
"3"
$PN"3"70;
"1"
$PN"1"71;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"93;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"49;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"92;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"38;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"100;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"86;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
END.
