	component soc_system is
		port (
			clk_clk                                 : in    std_logic                     := 'X';             -- clk
			custom_pio_new_signal                   : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- new_signal
			hps_0_ddr_mem_a                         : out   std_logic_vector(14 downto 0);                    -- mem_a
			hps_0_ddr_mem_ba                        : out   std_logic_vector(2 downto 0);                     -- mem_ba
			hps_0_ddr_mem_ck                        : out   std_logic;                                        -- mem_ck
			hps_0_ddr_mem_ck_n                      : out   std_logic;                                        -- mem_ck_n
			hps_0_ddr_mem_cke                       : out   std_logic;                                        -- mem_cke
			hps_0_ddr_mem_cs_n                      : out   std_logic;                                        -- mem_cs_n
			hps_0_ddr_mem_ras_n                     : out   std_logic;                                        -- mem_ras_n
			hps_0_ddr_mem_cas_n                     : out   std_logic;                                        -- mem_cas_n
			hps_0_ddr_mem_we_n                      : out   std_logic;                                        -- mem_we_n
			hps_0_ddr_mem_reset_n                   : out   std_logic;                                        -- mem_reset_n
			hps_0_ddr_mem_dq                        : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			hps_0_ddr_mem_dqs                       : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			hps_0_ddr_mem_dqs_n                     : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			hps_0_ddr_mem_odt                       : out   std_logic;                                        -- mem_odt
			hps_0_ddr_mem_dm                        : out   std_logic_vector(3 downto 0);                     -- mem_dm
			hps_0_ddr_oct_rzqin                     : in    std_logic                     := 'X';             -- oct_rzqin
			pll_0_sdram_clk                         : out   std_logic;                                        -- clk
			push_buttons_external_connection_export : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n                           : in    std_logic                     := 'X'              -- reset_n
		);
	end component soc_system;

