{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727837017147 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727837017148 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727837017908 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727837017916 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727837017916 ""}
{ "Info" "" "" "2024.10.01.22:43:49 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.10.01.22:43:49 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1727837029421 ""}
{ "Info" "" "" "2024.10.01.22:43:49 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.10.01.22:43:49 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1727837029425 ""}
{ "Info" "soc_system_generation.rpt" "" "2024.10.01.22:43:59 Info: Saving generation log to C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Saving generation log to C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1727837039493 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1727837039493 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: qsys-generate C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2024.10.01.22:43:59 Info: qsys-generate C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1727837039494 ""}
{ "Info" "soc_system.qsys" "" "2024.10.01.22:43:59 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1727837039509 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Reading input file" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Reading input file" 0 0 "Shell" 0 -1 1727837039676 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1727837039677 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module ILC" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1727837039677 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837039677 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module button_pio" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1727837039677 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1727837039678 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1727837039678 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837039678 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1727837039679 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837039679 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1727837039679 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837039679 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1727837039679 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1727837039680 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1727837039680 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837039682 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1727837039682 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1727837039682 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1727837039682 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837039683 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module led_pio" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1727837039683 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1727837039683 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1727837039683 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1727837039683 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1727837039684 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Building connections" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Building connections" 0 0 "Shell" 0 -1 1727837039684 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1727837039685 ""}
{ "Info" "" "" "2024.10.01.22:43:59 Info: Validating" {  } {  } 0 0 "2024.10.01.22:43:59 Info: Validating" 0 0 "Shell" 0 -1 1727837039685 ""}
{ "Info" "" "" "2024.10.01.22:44:03 Info: Done reading input file" {  } {  } 0 0 "2024.10.01.22:44:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1727837043244 ""}
{ "Info" "" "" "2024.10.01.22:44:04 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.01.22:44:04 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727837044909 ""}
{ "Info" "" "" "2024.10.01.22:44:04 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.01.22:44:04 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727837044909 ""}
{ "Info" "" "" "2024.10.01.22:44:04 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.10.01.22:44:04 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727837044909 ""}
{ "Info" "" "" "2024.10.01.22:44:04 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.10.01.22:44:04 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727837044909 ""}
{ "Info" "" "" "2024.10.01.22:44:04 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.10.01.22:44:04 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1727837044911 ""}
{ "Info" "" "" "2024.10.01.22:44:04 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.10.01.22:44:04 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1727837044911 ""}
{ "Info" "" "" "2024.10.01.22:44:04 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.10.01.22:44:04 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1727837044911 ""}
{ "Info" "" "" "2024.10.01.22:44:05 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2024.10.01.22:44:05 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1727837045561 ""}
{ "Info" "" "" "2024.10.01.22:44:07 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2024.10.01.22:44:07 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1727837047970 ""}
{ "Info" "" "" "2024.10.01.22:44:09 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2024.10.01.22:44:09 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1727837049377 ""}
{ "Info" "" "" "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1727837049848 ""}
{ "Info" "" "" "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1727837049848 ""}
{ "Info" "" "" "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1727837049848 ""}
{ "Info" "" "" "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2024.10.01.22:44:09 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1727837049848 ""}
{ "Warning" "" "" "2024.10.01.22:44:10 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2024.10.01.22:44:10 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727837050124 ""}
{ "Warning" "" "" "2024.10.01.22:44:10 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2024.10.01.22:44:10 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727837050124 ""}
{ "Warning" "" "" "2024.10.01.22:44:10 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2024.10.01.22:44:10 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727837050125 ""}
{ "Warning" "" "" "2024.10.01.22:44:10 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2024.10.01.22:44:10 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727837050125 ""}
{ "Info" "" "" "2024.10.01.22:44:13 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2024.10.01.22:44:13 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1727837053058 ""}
{ "Info" "" "" "2024.10.01.22:44:13 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.10.01.22:44:13 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727837053063 ""}
{ "Info" "  ]" "" "2024.10.01.22:44:13 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0003_button_pio_gen" {  } {  } 0 0 "2024.10.01.22:44:13 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1727837053063 ""}
{ "Info" "" "" "2024.10.01.22:44:13 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.10.01.22:44:13 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727837053686 ""}
{ "Info" "" "" "2024.10.01.22:44:13 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2024.10.01.22:44:13 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1727837053692 ""}
{ "Info" "" "" "2024.10.01.22:44:13 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.10.01.22:44:13 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727837053693 ""}
{ "Info" "  ]" "" "2024.10.01.22:44:13 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2024.10.01.22:44:13 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1727837053693 ""}
{ "Info" "" "" "2024.10.01.22:44:13 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.10.01.22:44:13 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727837053808 ""}
{ "Info" "" "" "2024.10.01.22:44:13 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2024.10.01.22:44:13 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1727837053814 ""}
{ "Info" "" "" "2024.10.01.22:44:14 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2024.10.01.22:44:14 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1727837054177 ""}
{ "Info" "" "" "2024.10.01.22:44:14 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2024.10.01.22:44:14 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1727837054178 ""}
{ "Info" "" "" "2024.10.01.22:44:14 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.10.01.22:44:14 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727837054460 ""}
{ "Info" "" "" "2024.10.01.22:44:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.10.01.22:44:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727837054628 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2024.10.01.22:44:16 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1727837056013 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.10.01.22:44:16 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727837056016 ""}
{ "Info" "  ]" "" "2024.10.01.22:44:16 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2024.10.01.22:44:16 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1727837056016 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.10.01.22:44:16 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727837056205 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.10.01.22:44:16 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1727837056212 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.10.01.22:44:16 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727837056215 ""}
{ "Info" "  ]" "" "2024.10.01.22:44:16 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0006_led_pio_gen" {  } {  } 0 0 "2024.10.01.22:44:16 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1727837056215 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.10.01.22:44:16 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727837056316 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2024.10.01.22:44:16 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1727837056322 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2024.10.01.22:44:16 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1727837056327 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2024.10.01.22:44:16 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1727837056333 ""}
{ "Info" "" "" "2024.10.01.22:44:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837056921 ""}
{ "Info" "" "" "2024.10.01.22:44:17 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.10.01.22:44:17 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1727837057286 ""}
{ "Info" "" "" "2024.10.01.22:44:19 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:19 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837059227 ""}
{ "Info" "" "" "2024.10.01.22:44:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837059406 ""}
{ "Info" "" "" "2024.10.01.22:44:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837059580 ""}
{ "Info" "" "" "2024.10.01.22:44:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837059755 ""}
{ "Info" "" "" "2024.10.01.22:44:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837059929 ""}
{ "Info" "" "" "2024.10.01.22:44:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:20 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837060102 ""}
{ "Info" "" "" "2024.10.01.22:44:21 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2024.10.01.22:44:21 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1727837061373 ""}
{ "Info" "" "" "2024.10.01.22:44:21 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2024.10.01.22:44:21 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1727837061932 ""}
{ "Info" "" "" "2024.10.01.22:44:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:44:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837062660 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1727837063038 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1727837063050 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1727837063052 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1727837063053 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1727837063074 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1727837063124 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1727837063134 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1727837063141 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1727837063147 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1727837063152 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1727837063157 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1727837063164 ""}
{ "Info" "" "" "2024.10.01.22:44:23 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2024.10.01.22:44:23 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1727837063166 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727837078926 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727837078926 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Authorized application C:\\intelFPGA\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Authorized application C:\\intelFPGA\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." 0 0 "Shell" 0 -1 1727837078926 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1727837078926 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1727837078926 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1727837078926 ""}
{ "Error" "ac_rom.s ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727837078926 ""}
{ "Error" "inst_rom.s ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727837078927 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1727837078928 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727837078928 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1727837078928 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/sagep/AppData/Local/Temp/alt9998_5417628608974457275.dir/0006_s0_gen" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/sagep/AppData/Local/Temp/alt9998_5417628608974457275.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1727837078928 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1727837078928 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:23 Info:" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:23 Info:" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces:" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces:" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces:" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:25 Warning: Ignored parameter assignment device=5CSEBA6U23I7" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:25 Warning: Ignored parameter assignment device=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1727837078929 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:25 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:25 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1727837078930 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1727837078930 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1727837078930 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1727837078930 ""}
{ "Error" "18 $" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1727837078930 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1727837078930 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Error" "18 $" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset:            \$Date: 2018/07" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Warning" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:28 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:30 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:30 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1727837078931 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "verbosity_pkg.sv" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: Reusing file C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0021_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: Reusing file C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0021_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:31 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:32 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:32 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:34 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:34 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Error during execution of \"\{C:/intelfpga/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Error during execution of \"\{C:/intelfpga/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Execution of command \"\{C:/intelfpga/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Execution of command \"\{C:/intelfpga/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Authorized application C:\\intelFPGA\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Authorized application C:\\intelFPGA\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "ac_rom.s ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727837078932 ""}
{ "Error" "inst_rom.s ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: C:/intelfpga/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: C:/intelfpga/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: child process exited abnormally" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: add_fileset_file: No such file C:/Users/sagep/AppData/Local/Temp/alt9998_5417628608974457275.dir/0006_s0_gen" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: s0: add_fileset_file: No such file C:/Users/sagep/AppData/Local/Temp/alt9998_5417628608974457275.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1727837078933 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727837078934 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Error" "" "" "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2024.10.01.22:44:38 Error: fpga_interfaces: 2024.10.01.22:44:38 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1727837078935 ""}
{ "Info" "" "" "2024.10.01.22:44:39 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2024.10.01.22:44:39 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1727837079302 ""}
{ "Error" "" "" "2024.10.01.22:44:39 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2024.10.01.22:44:39 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1727837079318 ""}
{ "Info" "" "" "2024.10.01.22:44:39 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" {  } {  } 0 0 "2024.10.01.22:44:39 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" 0 0 "Shell" 0 -1 1727837079318 ""}
{ "Error" "" "" "2024.10.01.22:44:39 Error: qsys-generate failed with exit code 1: 93 Errors, 4 Warnings" {  } {  } 0 0 "2024.10.01.22:44:39 Error: qsys-generate failed with exit code 1: 93 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1727837079336 ""}
{ "Info" "" "" "2024.10.01.22:44:39 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1727837079336 ""}
{ "Info" "" "" "2024.10.01.22:44:39 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.10.01.22:44:39 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1727837079336 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.01.22:44:39 Info: sim-script-gen --spd=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: sim-script-gen --spd=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079337 ""}
{ "Info" " --use-relative-paths=true" "" "2024.10.01.22:44:39 Info: Doing: ip-make-simscript --spd=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Doing: ip-make-simscript --spd=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079338 ""}
{ "Info" " directory:" "" "2024.10.01.22:44:39 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079794 ""}
{ "Info" "msim_setup.tcl" "" "2024.10.01.22:44:39 Info:     mentor" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     mentor" 0 0 "Shell" 0 -1 1727837079795 ""}
{ "Info" " directory:" "" "2024.10.01.22:44:39 Info: Generating the following file(s) for VCS simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Generating the following file(s) for VCS simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079798 ""}
{ "Info" "vcs_setup.sh" "" "2024.10.01.22:44:39 Info:     synopsys/vcs" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1727837079799 ""}
{ "Info" " directory:" "" "2024.10.01.22:44:39 Info: Generating the following file(s) for VCSMX simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Generating the following file(s) for VCSMX simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079802 ""}
{ "Info" "synopsys_sim.setup" "" "2024.10.01.22:44:39 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1727837079802 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.10.01.22:44:39 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1727837079803 ""}
{ "Info" " directory:" "" "2024.10.01.22:44:39 Info: Generating the following file(s) for NCSIM simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Generating the following file(s) for NCSIM simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079809 ""}
{ "Info" "cds.lib" "" "2024.10.01.22:44:39 Info:     cadence" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     cadence" 0 0 "Shell" 0 -1 1727837079810 ""}
{ "Info" "hdl.var" "" "2024.10.01.22:44:39 Info:     cadence" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     cadence" 0 0 "Shell" 0 -1 1727837079818 ""}
{ "Info" "ncsim_setup.sh" "" "2024.10.01.22:44:39 Info:     cadence" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     cadence" 0 0 "Shell" 0 -1 1727837079818 ""}
{ "Info" " directory" "" "2024.10.01.22:44:39 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1727837079818 ""}
{ "Info" " directory:" "" "2024.10.01.22:44:39 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079820 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.10.01.22:44:39 Info:     aldec" {  } {  } 0 0 "2024.10.01.22:44:39 Info:     aldec" 0 0 "Shell" 0 -1 1727837079820 ""}
{ "Info" "." "" "2024.10.01.22:44:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2024.10.01.22:44:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1727837079820 ""}
{ "Info" "" "" "2024.10.01.22:44:39 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.\n2024.10.01.22:44:39 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.10.01.22:44:39 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.\n2024.10.01.22:44:39 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1727837079820 ""}
{ "Info" "" "" "2024.10.01.22:44:39 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1727837079820 ""}
{ "Info" "" "" "2024.10.01.22:44:39 Info: qsys-generate C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2024.10.01.22:44:39 Info: qsys-generate C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1727837079820 ""}
{ "Info" "soc_system.qsys" "" "2024.10.01.22:44:39 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2024.10.01.22:44:39 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1727837079822 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Reading input file" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Reading input file" 0 0 "Shell" 0 -1 1727837080090 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1727837080090 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module ILC" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1727837080090 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module button_pio" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1727837080091 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1727837080092 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module led_pio" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1727837080093 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1727837080094 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Building connections" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Building connections" 0 0 "Shell" 0 -1 1727837080094 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1727837080094 ""}
{ "Info" "" "" "2024.10.01.22:44:40 Info: Validating" {  } {  } 0 0 "2024.10.01.22:44:40 Info: Validating" 0 0 "Shell" 0 -1 1727837080094 ""}
{ "Info" "" "" "2024.10.01.22:44:44 Info: Done reading input file" {  } {  } 0 0 "2024.10.01.22:44:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1727837084125 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.01.22:44:46 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727837086079 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.01.22:44:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63\n2024.10.01.22:44:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.10.01.22:44:46 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2024.10.01.22:44:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63\n2024.10.01.22:44:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727837086079 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.10.01.22:44:46 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1727837086080 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2024.10.01.22:44:46 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.10.01.22:44:46 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2024.10.01.22:44:46 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1727837086080 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.01.22:44:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1727837086392 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Finished: Create block symbol file (.bsf)\n2024.10.01.22:44:46 Info:" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Finished: Create block symbol file (.bsf)\n2024.10.01.22:44:46 Info:" 0 0 "Shell" 0 -1 1727837086392 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1727837086392 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: qsys-generate C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2024.10.01.22:44:46 Info: qsys-generate C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\sagep\\Documents\\DE10_Nano_Projects\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1727837086392 ""}
{ "Info" "soc_system.qsys" "" "2024.10.01.22:44:46 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1727837086393 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Reading input file" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Reading input file" 0 0 "Shell" 0 -1 1727837086620 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module ILC" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module button_pio" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1727837086621 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1727837086622 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module led_pio" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Building connections" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Building connections" 0 0 "Shell" 0 -1 1727837086624 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Parameterizing connections" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1727837086625 ""}
{ "Info" "" "" "2024.10.01.22:44:46 Info: Validating" {  } {  } 0 0 "2024.10.01.22:44:46 Info: Validating" 0 0 "Shell" 0 -1 1727837086625 ""}
{ "Info" "" "" "2024.10.01.22:44:50 Info: Done reading input file" {  } {  } 0 0 "2024.10.01.22:44:50 Info: Done reading input file" 0 0 "Shell" 0 -1 1727837090406 ""}
{ "Info" "" "" "2024.10.01.22:44:52 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.01.22:44:52 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727837092349 ""}
{ "Info" "" "" "2024.10.01.22:44:52 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.10.01.22:44:52 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1727837092349 ""}
{ "Info" "" "" "2024.10.01.22:44:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.10.01.22:44:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727837092349 ""}
{ "Info" "" "" "2024.10.01.22:44:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.10.01.22:44:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727837092349 ""}
{ "Info" "" "" "2024.10.01.22:44:52 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.10.01.22:44:52 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1727837092349 ""}
{ "Info" "" "" "2024.10.01.22:44:52 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2024.10.01.22:44:52 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.10.01.22:44:52 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2024.10.01.22:44:52 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1727837092349 ""}
{ "Info" "" "" "2024.10.01.22:44:53 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.10.01.22:44:53 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1727837093197 ""}
{ "Info" "" "" "2024.10.01.22:44:55 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2024.10.01.22:44:55 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1727837095595 ""}
{ "Info" "" "" "2024.10.01.22:44:56 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2024.10.01.22:44:56 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1727837096868 ""}
{ "Info" "" "" "2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1727837097390 ""}
{ "Info" "" "" "2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1727837097390 ""}
{ "Info" "" "" "2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2024.10.01.22:44:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1727837097390 ""}
{ "Warning" "" "" "2024.10.01.22:44:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2024.10.01.22:44:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727837097704 ""}
{ "Warning" "" "" "2024.10.01.22:44:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2024.10.01.22:44:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1727837097704 ""}
{ "Warning" "" "" "2024.10.01.22:44:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2024.10.01.22:44:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727837097704 ""}
{ "Warning" "" "" "2024.10.01.22:44:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2024.10.01.22:44:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1727837097704 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2024.10.01.22:45:01 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1727837101052 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.10.01.22:45:01 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727837101054 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2024.10.01.22:45:01 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0024_button_pio_gen/" {  } {  } 0 0 "2024.10.01.22:45:01 Info: button_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0024_button_pio_gen/" 0 0 "Shell" 0 -1 1727837101054 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2024.10.01.22:45:01 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1727837101161 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2024.10.01.22:45:01 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1727837101162 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.10.01.22:45:01 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727837101165 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2024.10.01.22:45:01 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0025_dipsw_pio_gen/" {  } {  } 0 0 "2024.10.01.22:45:01 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0025_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1727837101165 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2024.10.01.22:45:01 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1727837101275 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2024.10.01.22:45:01 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1727837101277 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2024.10.01.22:45:01 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1727837101738 ""}
{ "Info" "" "" "2024.10.01.22:45:01 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2024.10.01.22:45:01 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1727837101738 ""}
{ "Info" "" "" "2024.10.01.22:45:02 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2024.10.01.22:45:02 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1727837102019 ""}
{ "Info" "" "" "2024.10.01.22:45:02 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.10.01.22:45:02 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1727837102191 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2024.10.01.22:45:03 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1727837103414 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.10.01.22:45:03 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727837103417 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2024.10.01.22:45:03 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2024.10.01.22:45:03 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1727837103418 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.10.01.22:45:03 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1727837103556 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.10.01.22:45:03 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1727837103563 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.10.01.22:45:03 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727837103565 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2024.10.01.22:45:03 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0027_led_pio_gen/" {  } {  } 0 0 "2024.10.01.22:45:03 Info: led_pio:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/sagep/AppData/Local/Temp/alt9998_4620569143840964896.dir/0027_led_pio_gen/" 0 0 "Shell" 0 -1 1727837103565 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2024.10.01.22:45:03 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1727837103661 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2024.10.01.22:45:03 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1727837103663 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2024.10.01.22:45:03 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1727837103664 ""}
{ "Info" "" "" "2024.10.01.22:45:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2024.10.01.22:45:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1727837103665 ""}
{ "Info" "" "" "2024.10.01.22:45:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837104355 ""}
{ "Info" "" "" "2024.10.01.22:45:04 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.10.01.22:45:04 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1727837104814 ""}
{ "Info" "" "" "2024.10.01.22:45:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837107232 ""}
{ "Info" "" "" "2024.10.01.22:45:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837107456 ""}
{ "Info" "" "" "2024.10.01.22:45:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837107681 ""}
{ "Info" "" "" "2024.10.01.22:45:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837107903 ""}
{ "Info" "" "" "2024.10.01.22:45:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837108129 ""}
{ "Info" "" "" "2024.10.01.22:45:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837108352 ""}
{ "Info" "" "" "2024.10.01.22:45:09 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2024.10.01.22:45:09 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1727837109978 ""}
{ "Info" "" "" "2024.10.01.22:45:10 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2024.10.01.22:45:10 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1727837110680 ""}
{ "Info" "" "" "2024.10.01.22:45:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.10.01.22:45:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1727837111619 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1727837112078 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1727837112080 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1727837112082 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1727837112083 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1727837112084 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1727837112087 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1727837112091 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1727837112092 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1727837112092 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1727837112093 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1727837112094 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1727837112095 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1727837112097 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1727837112126 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1727837112588 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1727837112595 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1727837112606 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1727837112616 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727837112635 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1727837112648 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1727837112698 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837112703 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837112704 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837112705 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727837112712 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727837112730 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1727837112732 ""}
{ "Info" "" "" "2024.10.01.22:45:12 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.10.01.22:45:12 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727837112736 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:12 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837112742 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1727837113174 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1727837113181 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1727837113188 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727837113197 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1727837113207 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1727837113221 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113228 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113228 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727837113230 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727837113234 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113234 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1727837113235 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727837113240 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113240 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1727837113250 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113256 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113257 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113257 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727837113267 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1727837113277 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727837113279 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727837113283 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113283 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1727837113286 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727837113290 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113290 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1727837113299 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113300 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113300 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1727837113311 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1727837113322 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1727837113324 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1727837113328 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113328 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1727837113332 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.10.01.22:45:13 Info: Reusing file C:/Users/sagep/Documents/DE10_Nano_Projects/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1727837113332 ""}
{ "Info" "" "" "2024.10.01.22:45:13 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.10.01.22:45:13 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1727837113769 ""}
{ "Info" "" "" "2024.10.01.22:45:24 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2024.10.01.22:45:24 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1727837124062 ""}
{ "Info" "" "" "2024.10.01.22:45:24 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.10.01.22:45:24 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1727837124086 ""}
{ "Info" "" "" "2024.10.01.22:45:24 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.10.01.22:45:24 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1727837124088 ""}
{ "Info" "" "" "2024.10.01.22:45:24 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2024.10.01.22:45:24 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1727837124088 ""}
{ "Info" "" "" "2024.10.01.22:45:24 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.10.01.22:45:24 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1727837124445 ""}
{ "Info" "" "" "2024.10.01.22:45:24 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.10.01.22:45:24 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1727837124445 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1727837127175 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1727837127175 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1727837127175 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1727837127175 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1727837129913 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 89 s 16 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 89 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727837129913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 01 22:45:29 2024 " "Processing ended: Tue Oct 01 22:45:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727837129913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727837129913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727837129913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1727837129913 ""}
