module key_mode #(parameter N = 1_000_000)(
    input clk,//ç³»ç»Ÿæ—¶é’Ÿ50MHz
    input rstn,//å¤ä½ä¿¡å·
    input key_in,//æŒ‰é”®è¾“å…¥ä¿¡å·
    output mode//æ¨¡å¼åˆ‡æ¢ä¿¡å·
);
    reg mode_reg;//ä½å®½å–å†³äºNçš„å??
    reg key_flag_sync1, key_flag_sync2;
    reg state;
    reg [20:0] cnt;
    always @(posedge clk or negedge rstn) begin
        if (~rstn) cnt <= 0; 
        else if (key_in == 1) cnt <= 0;
        else if (key_in==0) cnt<=(cnt<N)?cnt+1:cnt;
        end
    always@(posedge clk or negedge rstn) begin
        if (~rstn) mode_reg <=1'b0;
        else if (cnt == N-1) mode_reg <= 1'b1;//ä¸”cntåœ?999_999æ—¶æ‹‰é«?,ç»´æŒä¸?ä¸ªæ—¶é’Ÿçš„é«˜ç”µå¹?
        else mode_reg <= 1'b0;
    end
        
    always @(posedge clk or negedge rstn) begin
        if (~rstn) begin
            key_flag_sync1 <= 0;
            key_flag_sync2 <= 0;
            state <= 1;
        end else begin
            key_flag_sync1 <= mode_reg;  // ç¬¬ä¸€çº§åŒæ­?
            key_flag_sync2 <= key_flag_sync1;  // ç¬¬äºŒçº§åŒæ­?

            if (key_flag_sync2 == 1 && key_flag_sync1 == 0) begin
                state <= ~state;  // åœ¨ä¸Šå‡æ²¿æ—¶ç¿»è½¬state
            end
        end
    end
    assign mode = state;
endmodule