# //  Questa Sim
# //  Version 10.3c_2 linux Sep 24 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
cd ..
ls
# covhtmlreport
# hdlc
# libs
# memlib
# mem_pkg.vhd
# report.txt
# rx
# spmem.vhd
# tools_pkg.vhd
# top
# transcript
# tx
# utility
# vsim.wlf
# wave2.do
# work
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 11:50:32 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 11:50:33 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 11:50:33 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 11:50:33 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage 
# Start time: 11:50:33 on Apr 26,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 54
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 57
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 58
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
toggle add sim:/hdlc_tb/*
# ** Error: (vsim-8681) Coverage statistics must be enabled before nodes can be added for toggle coverage analysis. Please invoke vsim with '-coverage' command-line option to enable coverage statistics.
# 
vsim -coverage
# No design specified
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 11:52:03 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 11:52:03 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 11:52:03 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 11:52:04 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:52:06 on Apr 26,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 54
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 57
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 58
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 11:52:27 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 11:52:28 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 11:52:28 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 11:52:28 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:52:30 on Apr 26,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 54
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 57
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 58
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
vcover history
# Start time: 11:53:22 on Apr 26,2016
# QuestaSim vcover 10.3c_2 Coverage Utility 2014.09 Sep 24 2014
# vcover history 
# Missing arguments.
# Usage:
#        vcover history <hist_options> <file>
#        <hist_options> = [-full]
#                         [-help]
#                         [-[no]display ( test | merge | testplan )]*
#                         [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list]]
# End time: 11:53:22 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcover      
# QuestaSim vcover 10.3c_2 Coverage Utility 2014.09 Sep 24 2014
# vcover 
# Usage: vcover -help
#        vcover -version
#        vcover [-32|-64] <options>
#        vcover merge <options> <outfile> <file1> [<file2>...<filen>]
#        vcover remove <options> <outfile> <infile>
#        vcover (stats|summary) <options> <outfile> <file1> [<file2>...<filen>]
#        vcover attribute <options> <filename>
#        vcover history <options> <filename>
#        vcover testnames <options> <filename>
#        vcover report <options> <filename>
#        vcover ranktest <options> [<file1>...<filen>]
#        vcover diff <file1> <file2> <options>
#        vcover dump <file> <options>
# Options common to all 'vcover' utilities:
#        [-modelsimini <ini_filepath>] [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]] [-[w]prof=<filename>] [-proftick=<integer>]
#        [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list]]
# 
#        Use -help option on subcommands to see more helps.
# End time: 11:53:35 on Apr 26,2016, Elapsed time: 406017:53:35
# Errors: 0, Warnings: 0
vcover -help
# QuestaSim vcover 10.3c_2 Coverage Utility 2014.09 Sep 24 2014
# vcover -help 
# Usage: vcover -help
#        vcover -version
#        vcover [-32|-64] <options>
#        vcover merge <options> <outfile> <file1> [<file2>...<filen>]
#        vcover remove <options> <outfile> <infile>
#        vcover (stats|summary) <options> <outfile> <file1> [<file2>...<filen>]
#        vcover attribute <options> <filename>
#        vcover history <options> <filename>
#        vcover testnames <options> <filename>
#        vcover report <options> <filename>
#        vcover ranktest <options> [<file1>...<filen>]
#        vcover diff <file1> <file2> <options>
#        vcover dump <file> <options>
# Options common to all 'vcover' utilities:
#        [-modelsimini <ini_filepath>] [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]] [-[w]prof=<filename>] [-proftick=<integer>]
#        [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list]]
# 
#        Use -help option on subcommands to see more helps.
vcover report top/tb/hdlc_tb.vhd
# Start time: 11:54:08 on Apr 26,2016
# QuestaSim vcover 10.3c_2 Coverage Utility 2014.09 Sep 24 2014
# vcover report top/tb/hdlc_tb.vhd 
# Specified file "top/tb/hdlc_tb.vhd" is not a ucdb file, or corrupted.
# ** Error: (vcover-6808) Specified file "top/tb/hdlc_tb.vhd" is not a ucdb file, or corrupted.
# End time: 11:54:08 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcover report work.hdlc_tb
# Start time: 11:54:21 on Apr 26,2016
# QuestaSim vcover 10.3c_2 Coverage Utility 2014.09 Sep 24 2014
# vcover report work.hdlc_tb 
# Couldn't open file work.hdlc_tb in read mode.
# ** Error: (vcover-6805) Couldn't open file work.hdlc_tb in read mode.
# End time: 11:54:21 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
pwd
# /home/henriss/DDS2/hdlc/trunk/code
run 1ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
vcover report work.hdlc_tb
# Start time: 11:54:48 on Apr 26,2016
# QuestaSim vcover 10.3c_2 Coverage Utility 2014.09 Sep 24 2014
# vcover report work.hdlc_tb 
# Couldn't open file work.hdlc_tb in read mode.
# ** Error: (vcover-6805) Couldn't open file work.hdlc_tb in read mode.
# End time: 11:54:48 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
coverage report -excluded -file exclusion.do -user -pragma
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 13:21:58 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 13:21:59 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 13:21:59 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 13:21:59 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:22:03 on Apr 26,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 54
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 57
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 58
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 10 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 13:23:20 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 13:23:21 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 13:23:21 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 13:23:21 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:23:28 on Apr 26,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 54
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 57
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 58
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
do top/scripts/model/build_tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 13:51:04 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/hdlc_props.sv 
# -- Compiling module hdlc_props
# 
# Top level modules:
# 	hdlc_props
# End time: 13:51:05 on Apr 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 13:51:05 on Apr 26,2016
# vlog -reportprogress 300 -sv top/scripts/sva/sva_wrapper.v 
# -- Compiling module sva_wrapper
# 
# Top level modules:
# 	sva_wrapper
# End time: 13:51:05 on Apr 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:51:09 on Apr 26,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top/scripts/sva/sva_wrapper.v(2): (vopt-2241) Connection width does not match width of port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxcont_ent(rxcont_beh)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.rxfcs_ent(rxfcs_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
add wave -position insertpoint sim:/hdlc_tb/DUT/RxFCS/*
add wave -position insertpoint sim:/hdlc_tb/DUT/RxChannel/*
add wave -position insertpoint sim:/hdlc_tb/DUT/RxSynch/*
add wave -position insertpoint sim:/hdlc_tb/DUT/RxBuff/*
add wave -position insertpoint sim:/hdlc_tb/DUT/RxFCS/*
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#                 5750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#       8750  	RX flag, frame start
# 
#                 9750  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#                10250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     140750  	RX flag, frame start
# 
#               141750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               142250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               145750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
#     166250  	TX flag, frame start
# 
#               166250  	TxEnable PASS:: TxEN=1  AbortFrame=0 Frame=1  
# 
#     166250  	RX flag, frame start
# 
#               167250  	detectFlag PASS:: flagDetect=0  ShiftReg=00011111  
# 
#               167750  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               312750  	detectFlag PASS:: flagDetect=0  ShiftReg=11011111  
# 
#               313250  	NotAbort PASS:: flagDetect=0  AbortFrame=0  
# 
#               316750  	detectFlag PASS:: abort=0  abortFrame=1  
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
