$date
	Mon Jul 15 09:12:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module dp $end
$var wire 4 # alu_din1 [3:0] $end
$var wire 4 $ alu_din2 [3:0] $end
$var wire 4 % alu_dout [3:0] $end
$var wire 2 & alu_sel [1:0] $end
$var wire 4 ' ar_din [3:0] $end
$var wire 4 ( ar_dout [3:0] $end
$var wire 4 ) br_din [3:0] $end
$var wire 4 * br_dout [3:0] $end
$var wire 1 + br_sel $end
$var wire 1 , clk $end
$var wire 4 - dm_adrs [3:0] $end
$var wire 4 . dm_din [3:0] $end
$var wire 4 / dm_dout [3:0] $end
$var wire 1 0 dm_re $end
$var wire 1 1 dm_we $end
$var wire 4 2 dr_din [3:0] $end
$var wire 4 3 dr_dout [3:0] $end
$var wire 1 4 dr_sel $end
$var wire 2 5 gr_a [1:0] $end
$var wire 2 6 gr_b [1:0] $end
$var wire 4 7 gr_din [3:0] $end
$var wire 4 8 gr_dout_a [3:0] $end
$var wire 4 9 gr_dout_b [3:0] $end
$var wire 1 : gr_sel $end
$var wire 1 ; gr_we $end
$var wire 4 < im_adrs [3:0] $end
$var wire 8 = im_dout [7:0] $end
$var wire 8 > ir_din [7:0] $end
$var wire 8 ? ir_dout [7:0] $end
$var wire 1 @ ir_we $end
$var wire 4 A pr_din [3:0] $end
$var wire 4 B pr_dout [3:0] $end
$var wire 1 C pr_sel $end
$var wire 1 D pr_we $end
$var wire 1 E rst $end
$var wire 2 F sr_din [1:0] $end
$var wire 2 G sr_dout [1:0] $end
$scope module pc $end
$var wire 1 , clk $end
$var wire 4 H din [3:0] $end
$var wire 1 E rst $end
$var wire 1 D we $end
$var reg 4 I dout [3:0] $end
$upscope $end
$scope module im $end
$var wire 4 J adrs [3:0] $end
$var reg 8 K dout [7:0] $end
$upscope $end
$scope module ir $end
$var wire 1 , clk $end
$var wire 8 L din [7:0] $end
$var wire 1 E rst $end
$var wire 1 @ we $end
$var reg 8 M dout [7:0] $end
$upscope $end
$scope module gr $end
$var wire 2 N a [1:0] $end
$var wire 2 O b [1:0] $end
$var wire 1 , clk $end
$var wire 4 P din [3:0] $end
$var wire 4 Q dout_a [3:0] $end
$var wire 4 R dout_b [3:0] $end
$var wire 4 S r0 [3:0] $end
$var wire 4 T r1 [3:0] $end
$var wire 4 U r2 [3:0] $end
$var wire 4 V r3 [3:0] $end
$var wire 1 ; we $end
$upscope $end
$scope module ar $end
$var wire 1 , clk $end
$var wire 4 W din [3:0] $end
$var wire 1 X rst $end
$var wire 1 Y we $end
$var reg 4 Z dout [3:0] $end
$upscope $end
$scope module br $end
$var wire 1 , clk $end
$var wire 4 [ din [3:0] $end
$var wire 1 \ rst $end
$var wire 1 ] we $end
$var reg 4 ^ dout [3:0] $end
$upscope $end
$scope module dm $end
$var wire 4 _ adrs [3:0] $end
$var wire 1 , clk $end
$var wire 4 ` din [3:0] $end
$var wire 4 a dout [3:0] $end
$var wire 4 b m0 [3:0] $end
$var wire 4 c m1 [3:0] $end
$var wire 4 d m2 [3:0] $end
$var wire 4 e m3 [3:0] $end
$var wire 1 0 re $end
$var wire 1 1 we $end
$upscope $end
$scope module dr $end
$var wire 1 , clk $end
$var wire 4 f din [3:0] $end
$var wire 1 g rst $end
$var wire 1 h we $end
$var reg 4 i dout [3:0] $end
$upscope $end
$scope module sc $end
$var wire 1 , clk $end
$var wire 2 j din [1:0] $end
$var wire 1 E rst $end
$var wire 1 k we $end
$var reg 2 l dout [1:0] $end
$upscope $end
$scope module csg $end
$var wire 4 m iru [3:0] $end
$var wire 2 n sr [1:0] $end
$var reg 2 o alu_sel [1:0] $end
$var reg 1 p br_sel $end
$var reg 1 q dm_re $end
$var reg 1 r dm_we $end
$var reg 1 s dr_sel $end
$var reg 1 t gr_sel $end
$var reg 1 u gr_we $end
$var reg 1 v ir_we $end
$var reg 1 w pr_sel $end
$var reg 1 x pr_we $end
$upscope $end
$scope module alu $end
$var wire 4 y a [3:0] $end
$var wire 4 z b [3:0] $end
$var wire 2 { sel [1:0] $end
$var reg 4 | y [3:0] $end
$upscope $end
$scope module jmp $end
$var wire 1 , clk $end
$var wire 4 } din [3:0] $end
$var wire 1 ~ rst $end
$var wire 1 !" we $end
$var reg 4 "" dout [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ""
1!"
1~
bx }
bx |
bx {
bx z
bx y
0x
xw
0v
0u
xt
xs
0r
0q
xp
bx o
bx n
bx m
bx l
1k
bx j
bx i
1h
1g
bx f
b0 e
b0 d
b0 c
b0 b
bx a
bx `
bx _
bx ^
1]
1\
bx [
bx Z
1Y
1X
bx W
b0 V
b0 U
b0 T
b0 S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
0E
0D
xC
bx B
bx A
0@
bx ?
bx >
bx =
bx <
0;
x:
bx 9
bx 8
bx 7
bx 6
bx 5
x4
bx 3
bx 2
01
00
bx /
bx .
bx -
0,
x+
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
0"
0!
$end
#5
b101 K
b101 =
b101 >
b101 L
1x
1D
1v
1@
b0 )
b0 [
b0 8
b0 Q
b0 '
b0 W
b0 5
b0 N
b0 m
b0 9
b0 R
b0 6
b0 O
xw
xC
b0 I
b0 B
b0 <
b0 J
b0 M
b0 ?
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#8
1"
1E
#10
0!
0,
#15
0p
0+
0x
0D
0v
0@
bx K
bx =
bx >
bx L
b101 )
b101 [
bx 8
bx Q
bx '
bx W
b0x 5
b0x N
b1 6
b1 O
b1 l
b10 F
b10 j
b1 G
b1 n
b0 ^
b0 *
b0 $
b0 z
b0 -
b0 _
b0 Z
b0 (
b0 #
b0 y
b0 .
b0 `
b101 M
b101 ?
bx I
bx B
bx <
bx J
1!
1,
#20
0!
0,
#25
b100 2
b100 f
b100 }
b100 |
b100 %
b0x0x )
b0x0x [
b1 o
b1 &
b1 {
1s
14
xp
x+
bx Z
bx (
bx #
bx y
bx .
bx `
b101 ^
b101 *
b101 $
b101 z
b101 -
b101 _
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#30
0!
0,
#35
bx |
bx %
b0 8
b0 Q
b0 '
b0 W
b0 5
b0 N
bx 2
bx f
bx }
1u
1;
0t
0:
bx o
bx &
bx {
xs
x4
b100 ""
b100 7
b100 P
b100 3
b11 l
b0 F
b0 j
b11 G
b11 n
b100 i
b0x0x ^
b0x0x *
b0x0x $
b0x0x z
b0x0x -
b0x0x _
1!
1,
#40
0!
0,
#45
b0x 5
b0x N
1x
1D
1v
1@
0u
0;
xt
x:
xw
xC
b100 S
bx 8
bx Q
bx '
bx W
b0 Z
b0 (
b0 #
b0 y
b0 .
b0 `
bx i
b0 l
b1 F
b1 j
b0 G
b0 n
bx ""
bx 7
bx P
bx 3
1!
1,
#50
0!
0,
#55
0x
0D
0v
0@
bx )
bx [
bx 5
bx N
bx m
bx 9
bx R
bx 6
bx O
b1 l
b10 F
b10 j
b1 G
b1 n
bx Z
bx (
bx #
bx y
bx .
bx `
bx M
bx ?
1!
1,
#60
0!
0,
#65
bx ^
bx *
bx $
bx z
bx -
bx _
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#70
0!
0,
#75
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#80
0!
0,
#85
1x
1D
1v
1@
xw
xC
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#90
0!
0,
#95
0x
0D
0v
0@
b1 l
b10 F
b10 j
b1 G
b1 n
1!
1,
#100
0!
0,
#105
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#110
0!
0,
#115
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#120
0!
0,
#125
1x
1D
1v
1@
xw
xC
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#130
0!
0,
#135
0x
0D
0v
0@
b1 l
b10 F
b10 j
b1 G
b1 n
1!
1,
#140
0!
0,
#145
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#150
0!
0,
#155
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#160
0!
0,
#165
1x
1D
1v
1@
xw
xC
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#170
0!
0,
#175
0x
0D
0v
0@
b1 l
b10 F
b10 j
b1 G
b1 n
1!
1,
#180
0!
0,
#185
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#190
0!
0,
#195
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#200
0!
0,
#205
1x
1D
1v
1@
xw
xC
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#210
0!
0,
#215
0x
0D
0v
0@
b1 l
b10 F
b10 j
b1 G
b1 n
1!
1,
#220
0!
0,
#225
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#230
0!
0,
#235
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#240
0!
0,
#245
1x
1D
1v
1@
xw
xC
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#250
0!
0,
#255
0x
0D
0v
0@
b1 l
b10 F
b10 j
b1 G
b1 n
1!
1,
#260
0!
0,
#265
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#270
0!
0,
#275
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#280
0!
0,
#285
1x
1D
1v
1@
xw
xC
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#290
0!
0,
#295
0x
0D
0v
0@
b1 l
b10 F
b10 j
b1 G
b1 n
1!
1,
#300
0!
0,
#305
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#310
0!
0,
#315
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#320
0!
0,
#325
1x
1D
1v
1@
xw
xC
b0 l
b1 F
b1 j
b0 G
b0 n
1!
1,
#330
0!
0,
#335
0x
0D
0v
0@
b1 l
b10 F
b10 j
b1 G
b1 n
1!
1,
#340
0!
0,
#345
b10 l
b11 F
b11 j
b10 G
b10 n
1!
1,
#350
0!
0,
#355
b11 l
b0 F
b0 j
b11 G
b11 n
1!
1,
#358
