module Test;
	reg clk;
	reg A;
	reg [7:0] B;
	wire [7:0] Outp;
	wire [7:0] C;

	HW6 uut (
		.clk(clk), 
		.A(A), 
		.B(B), 
		.C (C), 
		.Outp (Outp)
	);
	
	always #10 clk <= !clk;
	
	always #100 A <= !A;
	
	always #100 B <= B+10;
	
	
	initial begin
       
        A = 0; 
		B = 0;
		clk = 0;
	
		
	
	
	
	end 
endmodule