Test Report: IMP-12-0-0-03
================================================================================

[Test 1/6] Type 1 (requirements.value=N/A, waivers.value=N/A)
--------------------------------------------------------------------------------
Test ID: type1_na
Status: ERROR

Checker Report Output:
FAIL:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
Fail Occurrence: 29
1: Fail: BOOST_VT_OP. In line 57, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
2: Fail: CHECK_FLOATING_GATE_BY_TEXT. In line 48, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
3: Fail: COD_RULE_CHECK_ONLY. In line 83, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
4: Fail: CONNECT_ALL_RESISTOR. In line 42, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
5: Fail: DBOC. In line 29, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
6: Fail: DEBUG_VOLTAGE_RULE. In line 16, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
7: Fail: DEBUG_VOLTAGE_RULE_WITH_METAL_CONNECTION. In line 17, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
8: Fail: DENSITY_RULE_CHECK_ONLY. In line 100, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
9: Fail: DFM_ONLY. In line 124, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
10: Fail: DISCONNECT_ALL_RESISTOR. In line 41, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
11: Fail: DUMMY_PRE_CHECK. In line 117, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
12: Fail: DUMMY_PRE_CHECK_TIGHTEN. In line 118, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
13: Fail: ESD_LUP_RULE_CHECK_ONLY. In line 99, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
14: Fail: F2F_LOGIC. In line 75, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
15: Fail: FHDMIM. In line 31, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
16: Fail: G0_MASK_HINT. In line 34, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
17: Fail: G0_RULE_CHECK_ONLY. In line 95, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
18: Fail: GUIDELINE_ESD_CDM7A. In line 51, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
19: Fail: LUP_FILTER. In line 38, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
20: Fail: NO_INDICATOR_OF_OFFGRID_DIRECTIONAL. In line 58, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
21: Fail: SINGLE_VOLTAGE_BIN_1D32. In line 67, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
22: Fail: SINGLE_VOLTAGE_BIN_1D65. In line 68, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
23: Fail: SINGLE_VOLTAGE_BIN_WITHIN_CHIP. In line 65, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
24: Fail: SKIP_CELL_BOUNDARY. In line 37, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
25: Fail: SRAM_SANITY_DRC_ONLY. In line 102, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
26: Fail: TSV_RULES. In line 73, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
27: Fail: USE_IO_VOLTAGE_ON_CORE_TO_IO_NET. In line 35, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
28: Fail: VOLTAGE_RULE_CHECK_ONLY. In line 97, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
29: Fail: WITH_SEALRING. In line 21, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
Info Occurrence: 318
1: Info: AIO_GDS. In line 103, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
2: Info: ALL_AREA_IO. In line 31, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
3: Info: BACK_END. In line 45, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
4: Info: CHECK_FB1ANFBR11_. In line 142, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
5: Info: CHECK_FB1ANODA111_. In line 144, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
6: Info: CHECK_FB1ANODA112_. In line 145, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
7: Info: CHECK_FB1ANODA11_. In line 143, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
8: Info: CHECK_FB1ANODEN31_. In line 147, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
9: Info: CHECK_FB1ANODEN32_. In line 148, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
10: Info: CHECK_FB1ANODEN33_. In line 149, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
11: Info: CHECK_FB1ANODEN3_. In line 146, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
12: Info: CHECK_FB1ANODR211_. In line 151, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
13: Info: CHECK_FB1ANODR21_. In line 150, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
14: Info: CHECK_FB1ANODR22_. In line 152, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
15: Info: CHECK_FB1ANODR232_. In line 154, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
16: Info: CHECK_FB1ANODR233_. In line 155, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
17: Info: CHECK_FB1ANODR234_. In line 156, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
18: Info: CHECK_FB1ANODR23_. In line 153, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
19: Info: CHECK_FB1ANODR241_. In line 158, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
20: Info: CHECK_FB1ANODR24_. In line 157, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
21: Info: CHECK_FB1ANODR25_. In line 159, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
22: Info: CHECK_FB1ANODS21_. In line 160, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
23: Info: CHECK_FB1ANODS22_. In line 161, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
24: Info: CHECK_FB1ANODS23_. In line 162, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
25: Info: CHECK_FB1ANODS24_. In line 163, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
26: Info: CHECK_FB1ANODS27_. In line 164, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
27: Info: CHECK_FB1ANPOEN4_. In line 165, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
28: Info: CHECK_FB1ANPOR404_. In line 166, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
29: Info: CHECK_FB1ANR3_. In line 167, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
30: Info: CHECK_FB1ANR4_. In line 168, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
31: Info: CHECK_FB1ANR5_. In line 169, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
32: Info: CHECK_FLOATING_GATE_BY_PRIMARY_TEXT. In line 33, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
33: Info: CHECK_HIGH_DENSITY. In line 299, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
34: Info: CHECK_LOW_DENSITY. In line 298, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
35: Info: CHECK_POR19. In line 305, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
36: Info: COD_MASK_HINT. In line 82, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
37: Info: COD_RULE_CHECK. In line 300, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
38: Info: Check_Dummy_Under_INDDMY. In line 175, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
39: Info: DEFINE_IOPAD_BY_IODMY. In line 30, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
40: Info: DEFINE_PAD_BY_TEXT. In line 32, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
41: Info: DFM. In line 123, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
42: Info: DVIAxR3_For_NonFlipChip. In line 47, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
43: Info: Device_performance. In line 58, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
44: Info: ESDLU_IP_TIGHTEN_DENSITY. In line 56, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
45: Info: ESD_LUP_RULE_CHECK. In line 52, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
46: Info: F2F_LOGIC_Tier1. In line 27, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
47: Info: FRONT_END. In line 44, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
48: Info: FULL_CHIP. In line 19, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
49: Info: First_priority. In line 56, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
50: Info: Flip_Chip. In line 40, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
51: Info: Flip_Chip_SUB_wi_presolder. In line 41, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
52: Info: Flip_Chip_Thin_Die. In line 42, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
53: Info: G0_RULE_CHECK. In line 50, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
54: Info: GUIDELINE_ANALOG. In line 49, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
55: Info: GUIDELINE_ESD. In line 48, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
56: Info: GUIDELINE_ESD_CDM9A. In line 52, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
57: Info: Guideline. In line 55, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
58: Info: IP_LEVEL_LUP_CHECK. In line 53, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
59: Info: IP_PIN_TEXT. In line 50, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
60: Info: IP_TIGHTEN_BOUNDARY. In line 120, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
61: Info: IP_TIGHTEN_DENSITY. In line 119, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
62: Info: LUP_MASK_HINT. In line 34, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
63: Info: LUP_SANITY_CHECK. In line 35, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
64: Info: MIM_CHIP. In line 78, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
65: Info: Manufacturing_concern. In line 57, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
66: Info: Multi_VOLTAGE_BIN_WITHIN_CHIP. In line 37, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
67: Info: PAD_TEXT. In line 44, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
68: Info: PT_CHECK. In line 22, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
69: Info: RET_NMDPC_EMULATION_ENABLE. In line 13, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
70: Info: Recommended. In line 54, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
71: Info: SHDMIM. In line 25, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
72: Info: SHDMIM_KOZ_AP_SPACE_5um. In line 36, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
73: Info: SINGLE_VOLTAGE_BIN_0D96. In line 38, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
74: Info: SNAPPING_TOLERANCE. In line 26, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
75: Info: SOIC_F2F. In line 28, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
76: Info: SRAM_SANITY_DRC. In line 53, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
77: Info: USER_DEFINED_DELTA_VOLTAGE. In line 39, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
78: Info: USE_SD_VOLTAGE_ON_CORE_TO_IO_NET. In line 29, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
79: Info: VDD_TEXT. In line 45, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
80: Info: VOLTAGE_ANNOTATE. In line 303, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
81: Info: VOLTAGE_RULE_CHECK. In line 51, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
82: Info: VSS_TEXT. In line 46, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
83: Info: WITH_APRDL. In line 24, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
84: Info: WITH_POLYIMIDE. In line 23, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
85: Info: _ANR93m_. In line 174, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
86: Info: _DM0S7_. In line 157, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
87: Info: _DM10S7_. In line 167, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
88: Info: _DM11S7_. In line 168, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
89: Info: _DM12S7_. In line 169, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
90: Info: _DM13S7_. In line 170, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
91: Info: _DM14S7_. In line 171, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
92: Info: _DM15S7_. In line 172, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
93: Info: _DM16S7_. In line 173, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
94: Info: _DM1S7_. In line 158, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
95: Info: _DM2S7_. In line 159, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
96: Info: _DM3S7_. In line 160, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
97: Info: _DM4S7_. In line 161, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
98: Info: _DM5S7_. In line 162, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
99: Info: _DM6S7_. In line 163, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
100: Info: _DM7S7_. In line 164, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
101: Info: _DM8S7_. In line 165, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
102: Info: _DM9S7_. In line 166, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
103: Info: _EFPVIA10R11_. In line 247, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
104: Info: _EFPVIA10R1_. In line 246, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
105: Info: _EFPVIA10R2011_. In line 251, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
106: Info: _EFPVIA10R201_. In line 250, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
107: Info: _EFPVIA10R2021_. In line 255, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
108: Info: _EFPVIA10R202_. In line 254, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
109: Info: _EFPVIA10R2031_. In line 259, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
110: Info: _EFPVIA10R203_. In line 258, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
111: Info: _EFPVIA10R2111_. In line 253, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
112: Info: _EFPVIA10R211_. In line 252, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
113: Info: _EFPVIA10R2121_. In line 257, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
114: Info: _EFPVIA10R212_. In line 256, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
115: Info: _EFPVIA10R2131_. In line 261, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
116: Info: _EFPVIA10R213_. In line 260, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
117: Info: _EFPVIA10R21_. In line 249, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
118: Info: _EFPVIA10R2_. In line 248, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
119: Info: _EFPVIA11R11_. In line 264, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
120: Info: _EFPVIA11R1_. In line 263, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
121: Info: _EFPVIA11R2011_. In line 268, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
122: Info: _EFPVIA11R201_. In line 267, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
123: Info: _EFPVIA11R2021_. In line 272, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
124: Info: _EFPVIA11R202_. In line 271, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
125: Info: _EFPVIA11R2031_. In line 276, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
126: Info: _EFPVIA11R203_. In line 275, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
127: Info: _EFPVIA11R2111_. In line 270, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
128: Info: _EFPVIA11R211_. In line 269, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
129: Info: _EFPVIA11R2121_. In line 274, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
130: Info: _EFPVIA11R212_. In line 273, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
131: Info: _EFPVIA11R2131_. In line 278, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
132: Info: _EFPVIA11R213_. In line 277, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
133: Info: _EFPVIA11R21_. In line 266, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
134: Info: _EFPVIA11R2_. In line 265, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
135: Info: _EFPVIA12R11_. In line 281, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
136: Info: _EFPVIA12R1_. In line 280, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
137: Info: _EFPVIA12R2011_. In line 283, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
138: Info: _EFPVIA12R201_. In line 282, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
139: Info: _EFPVIA12R2111_. In line 285, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
140: Info: _EFPVIA12R211_. In line 284, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
141: Info: _EFPVIA13R11_. In line 288, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
142: Info: _EFPVIA13R1_. In line 287, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
143: Info: _EFPVIA13R2011_. In line 290, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
144: Info: _EFPVIA13R201_. In line 289, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
145: Info: _EFPVIA13R2111_. In line 292, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
146: Info: _EFPVIA13R211_. In line 291, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
147: Info: _EFPVIA6R11_. In line 179, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
148: Info: _EFPVIA6R1_. In line 178, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
149: Info: _EFPVIA6R2011_. In line 183, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
150: Info: _EFPVIA6R201_. In line 182, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
151: Info: _EFPVIA6R2021_. In line 187, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
152: Info: _EFPVIA6R202_. In line 186, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
153: Info: _EFPVIA6R2031_. In line 191, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
154: Info: _EFPVIA6R203_. In line 190, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
155: Info: _EFPVIA6R2111_. In line 185, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
156: Info: _EFPVIA6R211_. In line 184, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
157: Info: _EFPVIA6R2121_. In line 189, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
158: Info: _EFPVIA6R212_. In line 188, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
159: Info: _EFPVIA6R2131_. In line 193, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
160: Info: _EFPVIA6R213_. In line 192, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
161: Info: _EFPVIA6R21_. In line 181, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
162: Info: _EFPVIA6R2_. In line 180, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
163: Info: _EFPVIA7R11_. In line 196, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
164: Info: _EFPVIA7R1_. In line 195, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
165: Info: _EFPVIA7R2011_. In line 200, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
166: Info: _EFPVIA7R201_. In line 199, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
167: Info: _EFPVIA7R2021_. In line 204, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
168: Info: _EFPVIA7R202_. In line 203, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
169: Info: _EFPVIA7R2031_. In line 208, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
170: Info: _EFPVIA7R203_. In line 207, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
171: Info: _EFPVIA7R2111_. In line 202, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
172: Info: _EFPVIA7R211_. In line 201, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
173: Info: _EFPVIA7R2121_. In line 206, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
174: Info: _EFPVIA7R212_. In line 205, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
175: Info: _EFPVIA7R2131_. In line 210, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
176: Info: _EFPVIA7R213_. In line 209, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
177: Info: _EFPVIA7R21_. In line 198, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
178: Info: _EFPVIA7R2_. In line 197, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
179: Info: _EFPVIA8R11_. In line 213, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
180: Info: _EFPVIA8R1_. In line 212, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
181: Info: _EFPVIA8R2011_. In line 217, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
182: Info: _EFPVIA8R201_. In line 216, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
183: Info: _EFPVIA8R2021_. In line 221, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
184: Info: _EFPVIA8R202_. In line 220, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
185: Info: _EFPVIA8R2031_. In line 225, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
186: Info: _EFPVIA8R203_. In line 224, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
187: Info: _EFPVIA8R2111_. In line 219, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
188: Info: _EFPVIA8R211_. In line 218, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
189: Info: _EFPVIA8R2121_. In line 223, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
190: Info: _EFPVIA8R212_. In line 222, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
191: Info: _EFPVIA8R2131_. In line 227, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
192: Info: _EFPVIA8R213_. In line 226, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
193: Info: _EFPVIA8R21_. In line 215, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
194: Info: _EFPVIA8R2_. In line 214, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
195: Info: _EFPVIA9R11_. In line 230, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
196: Info: _EFPVIA9R1_. In line 229, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
197: Info: _EFPVIA9R2011_. In line 234, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
198: Info: _EFPVIA9R201_. In line 233, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
199: Info: _EFPVIA9R2021_. In line 238, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
200: Info: _EFPVIA9R202_. In line 237, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
201: Info: _EFPVIA9R2031_. In line 242, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
202: Info: _EFPVIA9R203_. In line 241, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
203: Info: _EFPVIA9R2111_. In line 236, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
204: Info: _EFPVIA9R211_. In line 235, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
205: Info: _EFPVIA9R2121_. In line 240, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
206: Info: _EFPVIA9R212_. In line 239, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
207: Info: _EFPVIA9R2131_. In line 244, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
208: Info: _EFPVIA9R213_. In line 243, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
209: Info: _EFPVIA9R21_. In line 232, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
210: Info: _EFPVIA9R2_. In line 231, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
211: Info: _FB1ANFBR11_. In line 63, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
212: Info: _FB1ANODA111_. In line 74, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
213: Info: _FB1ANODA112_. In line 75, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
214: Info: _FB1ANODA11_. In line 73, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
215: Info: _FB1ANODEN31_. In line 70, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
216: Info: _FB1ANODEN32_. In line 71, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
217: Info: _FB1ANODEN33_. In line 72, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
218: Info: _FB1ANODEN3_. In line 69, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
219: Info: _FB1ANODR211_. In line 77, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
220: Info: _FB1ANODR21_. In line 76, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
221: Info: _FB1ANODR22_. In line 78, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
222: Info: _FB1ANODR232_. In line 80, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
223: Info: _FB1ANODR233_. In line 81, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
224: Info: _FB1ANODR234_. In line 82, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
225: Info: _FB1ANODR23_. In line 79, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
226: Info: _FB1ANODR241_. In line 84, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
227: Info: _FB1ANODR24_. In line 83, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
228: Info: _FB1ANODR25_. In line 85, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
229: Info: _FB1ANODS21_. In line 64, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
230: Info: _FB1ANODS22_. In line 65, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
231: Info: _FB1ANODS23_. In line 66, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
232: Info: _FB1ANODS24_. In line 67, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
233: Info: _FB1ANODS27_. In line 68, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
234: Info: _FB1ANPOEN4_. In line 86, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
235: Info: _FB1ANPOR404_. In line 87, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
236: Info: _FB1ANR3_. In line 60, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
237: Info: _FB1ANR4_. In line 61, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
238: Info: _FB1ANR5_. In line 62, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
239: Info: _M10A1_. In line 126, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
240: Info: _M10DN51_. In line 122, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
241: Info: _M10DN61_. In line 123, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
242: Info: _M10DN8_. In line 124, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
243: Info: _M10DN9_. In line 125, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
244: Info: _M10S15_. In line 121, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
245: Info: _M11A1_. In line 132, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
246: Info: _M11DN51_. In line 128, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
247: Info: _M11DN61_. In line 129, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
248: Info: _M11DN8_. In line 130, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
249: Info: _M11DN9_. In line 131, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
250: Info: _M11S15_. In line 127, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
251: Info: _M12A1_. In line 138, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
252: Info: _M12DN51_. In line 134, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
253: Info: _M12DN61_. In line 135, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
254: Info: _M12DN8_. In line 136, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
255: Info: _M12DN9_. In line 137, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
256: Info: _M12S15_. In line 133, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
257: Info: _M13A1_. In line 143, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
258: Info: _M13DN5_. In line 144, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
259: Info: _M13DN6_. In line 145, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
260: Info: _M13EN1_M13EN2_. In line 142, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
261: Info: _M13S1_. In line 140, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
262: Info: _M14A1_. In line 150, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
263: Info: _M14DN5_. In line 151, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
264: Info: _M14DN6_. In line 152, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
265: Info: _M14EN1_M14EN2_. In line 149, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
266: Info: _M14S1_. In line 147, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
267: Info: _M15DN5_. In line 155, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
268: Info: _M16DN5_. In line 156, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
269: Info: _M5A1_. In line 94, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
270: Info: _M5DN51_. In line 90, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
271: Info: _M5DN61_. In line 91, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
272: Info: _M5DN8_. In line 92, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
273: Info: _M5DN9_. In line 93, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
274: Info: _M5S15_. In line 89, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
275: Info: _M6A1_. In line 101, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
276: Info: _M6DN51_. In line 97, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
277: Info: _M6DN61_. In line 98, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
278: Info: _M6DN8_. In line 99, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
279: Info: _M6DN9_. In line 100, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
280: Info: _M6S15_. In line 96, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
281: Info: _M7A1_. In line 108, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
282: Info: _M7DN51_. In line 104, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
283: Info: _M7DN61_. In line 105, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
284: Info: _M7DN8_. In line 106, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
285: Info: _M7DN9_. In line 107, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
286: Info: _M7S15_. In line 103, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
287: Info: _M8A1_. In line 114, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
288: Info: _M8DN51_. In line 110, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
289: Info: _M8DN61_. In line 111, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
290: Info: _M8DN8_. In line 112, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
291: Info: _M8DN9_. In line 113, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
292: Info: _M8S15_. In line 109, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
293: Info: _M9A1_. In line 120, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
294: Info: _M9DN51_. In line 116, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
295: Info: _M9DN61_. In line 117, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
296: Info: _M9DN8_. In line 118, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
297: Info: _M9DN9_. In line 119, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
298: Info: _M9S15_. In line 115, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
299: Info: _MyR4_. In line 139, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
300: Info: _MyaR4_. In line 95, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
301: Info: _MybR4_. In line 102, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
302: Info: _MyyDN7_M11_M12_M13_. In line 146, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
303: Info: _MyyDN7_M12_M13_M14_. In line 153, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
304: Info: _MyyDN8_. In line 154, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
305: Info: _POS25_. In line 59, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
306: Info: _VIA10R17_. In line 245, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
307: Info: _VIA11R17_. In line 262, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
308: Info: _VIA12EN1_VIA12EN2_. In line 141, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
309: Info: _VIA12R17_. In line 279, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
310: Info: _VIA13EN1_VIA13EN2_. In line 148, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
311: Info: _VIA13R17_. In line 286, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
312: Info: _VIA5R17_. In line 176, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
313: Info: _VIA6R17_. In line 177, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
314: Info: _VIA7R17_. In line 194, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
315: Info: _VIA8R17_. In line 211, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
316: Info: _VIA9R17_. In line 228, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
317: Info: _VIAyR9__VIAyaR9__VIAybR9__VIAyyR8_. In line 88, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
318: Info: prBoundary_GRID. In line 46, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA

================================================================================

[Test 2/6] Type 1 (requirements.value=N/A, waivers.value=0)
--------------------------------------------------------------------------------
Test ID: type1_0
Status: PASS

Checker Report Output:
PASS:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
Info Occurrence: 348
1: Info: Explanation: DRC rule deck validation is informational only for this IP release: Explanation: DRC rule deck validation is informational only for this IP release[WAIVED_INFO]
2: Info: AIO_GDS. In line 103, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
3: Info: ALL_AREA_IO. In line 31, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
4: Info: BACK_END. In line 45, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
5: Info: CHECK_FB1ANFBR11_. In line 142, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
6: Info: CHECK_FB1ANODA111_. In line 144, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
7: Info: CHECK_FB1ANODA112_. In line 145, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
8: Info: CHECK_FB1ANODA11_. In line 143, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
9: Info: CHECK_FB1ANODEN31_. In line 147, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
10: Info: CHECK_FB1ANODEN32_. In line 148, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
11: Info: CHECK_FB1ANODEN33_. In line 149, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
12: Info: CHECK_FB1ANODEN3_. In line 146, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
13: Info: CHECK_FB1ANODR211_. In line 151, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
14: Info: CHECK_FB1ANODR21_. In line 150, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
15: Info: CHECK_FB1ANODR22_. In line 152, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
16: Info: CHECK_FB1ANODR232_. In line 154, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
17: Info: CHECK_FB1ANODR233_. In line 155, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
18: Info: CHECK_FB1ANODR234_. In line 156, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
19: Info: CHECK_FB1ANODR23_. In line 153, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
20: Info: CHECK_FB1ANODR241_. In line 158, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
21: Info: CHECK_FB1ANODR24_. In line 157, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
22: Info: CHECK_FB1ANODR25_. In line 159, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
23: Info: CHECK_FB1ANODS21_. In line 160, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
24: Info: CHECK_FB1ANODS22_. In line 161, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
25: Info: CHECK_FB1ANODS23_. In line 162, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
26: Info: CHECK_FB1ANODS24_. In line 163, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
27: Info: CHECK_FB1ANODS27_. In line 164, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
28: Info: CHECK_FB1ANPOEN4_. In line 165, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
29: Info: CHECK_FB1ANPOR404_. In line 166, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
30: Info: CHECK_FB1ANR3_. In line 167, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
31: Info: CHECK_FB1ANR4_. In line 168, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
32: Info: CHECK_FB1ANR5_. In line 169, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
33: Info: CHECK_FLOATING_GATE_BY_PRIMARY_TEXT. In line 33, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
34: Info: CHECK_HIGH_DENSITY. In line 299, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
35: Info: CHECK_LOW_DENSITY. In line 298, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
36: Info: CHECK_POR19. In line 305, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
37: Info: COD_MASK_HINT. In line 82, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
38: Info: COD_RULE_CHECK. In line 300, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
39: Info: Check_Dummy_Under_INDDMY. In line 175, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
40: Info: DEFINE_IOPAD_BY_IODMY. In line 30, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
41: Info: DEFINE_PAD_BY_TEXT. In line 32, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
42: Info: DFM. In line 123, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
43: Info: DVIAxR3_For_NonFlipChip. In line 47, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
44: Info: Device_performance. In line 58, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
45: Info: ESDLU_IP_TIGHTEN_DENSITY. In line 56, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
46: Info: ESD_LUP_RULE_CHECK. In line 52, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
47: Info: F2F_LOGIC_Tier1. In line 27, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
48: Info: FRONT_END. In line 44, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
49: Info: FULL_CHIP. In line 19, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
50: Info: First_priority. In line 56, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
51: Info: Flip_Chip. In line 40, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
52: Info: Flip_Chip_SUB_wi_presolder. In line 41, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
53: Info: Flip_Chip_Thin_Die. In line 42, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
54: Info: G0_RULE_CHECK. In line 50, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
55: Info: GUIDELINE_ANALOG. In line 49, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
56: Info: GUIDELINE_ESD. In line 48, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
57: Info: GUIDELINE_ESD_CDM9A. In line 52, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
58: Info: Guideline. In line 55, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
59: Info: IP_LEVEL_LUP_CHECK. In line 53, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
60: Info: IP_PIN_TEXT. In line 50, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
61: Info: IP_TIGHTEN_BOUNDARY. In line 120, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
62: Info: IP_TIGHTEN_DENSITY. In line 119, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
63: Info: LUP_MASK_HINT. In line 34, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
64: Info: LUP_SANITY_CHECK. In line 35, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
65: Info: MIM_CHIP. In line 78, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
66: Info: Manufacturing_concern. In line 57, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
67: Info: Multi_VOLTAGE_BIN_WITHIN_CHIP. In line 37, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
68: Info: PAD_TEXT. In line 44, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
69: Info: PT_CHECK. In line 22, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
70: Info: RET_NMDPC_EMULATION_ENABLE. In line 13, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
71: Info: Recommended. In line 54, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
72: Info: SHDMIM. In line 25, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
73: Info: SHDMIM_KOZ_AP_SPACE_5um. In line 36, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
74: Info: SINGLE_VOLTAGE_BIN_0D96. In line 38, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
75: Info: SNAPPING_TOLERANCE. In line 26, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
76: Info: SOIC_F2F. In line 28, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
77: Info: SRAM_SANITY_DRC. In line 53, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
78: Info: USER_DEFINED_DELTA_VOLTAGE. In line 39, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
79: Info: USE_SD_VOLTAGE_ON_CORE_TO_IO_NET. In line 29, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
80: Info: VDD_TEXT. In line 45, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
81: Info: VOLTAGE_ANNOTATE. In line 303, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
82: Info: VOLTAGE_RULE_CHECK. In line 51, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
83: Info: VSS_TEXT. In line 46, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
84: Info: WITH_APRDL. In line 24, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
85: Info: WITH_POLYIMIDE. In line 23, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
86: Info: _ANR93m_. In line 174, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
87: Info: _DM0S7_. In line 157, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
88: Info: _DM10S7_. In line 167, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
89: Info: _DM11S7_. In line 168, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
90: Info: _DM12S7_. In line 169, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
91: Info: _DM13S7_. In line 170, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
92: Info: _DM14S7_. In line 171, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
93: Info: _DM15S7_. In line 172, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
94: Info: _DM16S7_. In line 173, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
95: Info: _DM1S7_. In line 158, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
96: Info: _DM2S7_. In line 159, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
97: Info: _DM3S7_. In line 160, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
98: Info: _DM4S7_. In line 161, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
99: Info: _DM5S7_. In line 162, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
100: Info: _DM6S7_. In line 163, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
101: Info: _DM7S7_. In line 164, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
102: Info: _DM8S7_. In line 165, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
103: Info: _DM9S7_. In line 166, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
104: Info: _EFPVIA10R11_. In line 247, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
105: Info: _EFPVIA10R1_. In line 246, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
106: Info: _EFPVIA10R2011_. In line 251, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
107: Info: _EFPVIA10R201_. In line 250, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
108: Info: _EFPVIA10R2021_. In line 255, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
109: Info: _EFPVIA10R202_. In line 254, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
110: Info: _EFPVIA10R2031_. In line 259, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
111: Info: _EFPVIA10R203_. In line 258, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
112: Info: _EFPVIA10R2111_. In line 253, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
113: Info: _EFPVIA10R211_. In line 252, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
114: Info: _EFPVIA10R2121_. In line 257, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
115: Info: _EFPVIA10R212_. In line 256, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
116: Info: _EFPVIA10R2131_. In line 261, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
117: Info: _EFPVIA10R213_. In line 260, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
118: Info: _EFPVIA10R21_. In line 249, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
119: Info: _EFPVIA10R2_. In line 248, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
120: Info: _EFPVIA11R11_. In line 264, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
121: Info: _EFPVIA11R1_. In line 263, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
122: Info: _EFPVIA11R2011_. In line 268, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
123: Info: _EFPVIA11R201_. In line 267, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
124: Info: _EFPVIA11R2021_. In line 272, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
125: Info: _EFPVIA11R202_. In line 271, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
126: Info: _EFPVIA11R2031_. In line 276, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
127: Info: _EFPVIA11R203_. In line 275, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
128: Info: _EFPVIA11R2111_. In line 270, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
129: Info: _EFPVIA11R211_. In line 269, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
130: Info: _EFPVIA11R2121_. In line 274, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
131: Info: _EFPVIA11R212_. In line 273, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
132: Info: _EFPVIA11R2131_. In line 278, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
133: Info: _EFPVIA11R213_. In line 277, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
134: Info: _EFPVIA11R21_. In line 266, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
135: Info: _EFPVIA11R2_. In line 265, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
136: Info: _EFPVIA12R11_. In line 281, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
137: Info: _EFPVIA12R1_. In line 280, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
138: Info: _EFPVIA12R2011_. In line 283, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
139: Info: _EFPVIA12R201_. In line 282, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
140: Info: _EFPVIA12R2111_. In line 285, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
141: Info: _EFPVIA12R211_. In line 284, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
142: Info: _EFPVIA13R11_. In line 288, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
143: Info: _EFPVIA13R1_. In line 287, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
144: Info: _EFPVIA13R2011_. In line 290, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
145: Info: _EFPVIA13R201_. In line 289, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
146: Info: _EFPVIA13R2111_. In line 292, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
147: Info: _EFPVIA13R211_. In line 291, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
148: Info: _EFPVIA6R11_. In line 179, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
149: Info: _EFPVIA6R1_. In line 178, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
150: Info: _EFPVIA6R2011_. In line 183, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
151: Info: _EFPVIA6R201_. In line 182, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
152: Info: _EFPVIA6R2021_. In line 187, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
153: Info: _EFPVIA6R202_. In line 186, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
154: Info: _EFPVIA6R2031_. In line 191, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
155: Info: _EFPVIA6R203_. In line 190, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
156: Info: _EFPVIA6R2111_. In line 185, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
157: Info: _EFPVIA6R211_. In line 184, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
158: Info: _EFPVIA6R2121_. In line 189, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
159: Info: _EFPVIA6R212_. In line 188, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
160: Info: _EFPVIA6R2131_. In line 193, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
161: Info: _EFPVIA6R213_. In line 192, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
162: Info: _EFPVIA6R21_. In line 181, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
163: Info: _EFPVIA6R2_. In line 180, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
164: Info: _EFPVIA7R11_. In line 196, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
165: Info: _EFPVIA7R1_. In line 195, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
166: Info: _EFPVIA7R2011_. In line 200, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
167: Info: _EFPVIA7R201_. In line 199, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
168: Info: _EFPVIA7R2021_. In line 204, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
169: Info: _EFPVIA7R202_. In line 203, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
170: Info: _EFPVIA7R2031_. In line 208, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
171: Info: _EFPVIA7R203_. In line 207, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
172: Info: _EFPVIA7R2111_. In line 202, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
173: Info: _EFPVIA7R211_. In line 201, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
174: Info: _EFPVIA7R2121_. In line 206, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
175: Info: _EFPVIA7R212_. In line 205, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
176: Info: _EFPVIA7R2131_. In line 210, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
177: Info: _EFPVIA7R213_. In line 209, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
178: Info: _EFPVIA7R21_. In line 198, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
179: Info: _EFPVIA7R2_. In line 197, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
180: Info: _EFPVIA8R11_. In line 213, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
181: Info: _EFPVIA8R1_. In line 212, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
182: Info: _EFPVIA8R2011_. In line 217, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
183: Info: _EFPVIA8R201_. In line 216, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
184: Info: _EFPVIA8R2021_. In line 221, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
185: Info: _EFPVIA8R202_. In line 220, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
186: Info: _EFPVIA8R2031_. In line 225, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
187: Info: _EFPVIA8R203_. In line 224, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
188: Info: _EFPVIA8R2111_. In line 219, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
189: Info: _EFPVIA8R211_. In line 218, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
190: Info: _EFPVIA8R2121_. In line 223, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
191: Info: _EFPVIA8R212_. In line 222, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
192: Info: _EFPVIA8R2131_. In line 227, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
193: Info: _EFPVIA8R213_. In line 226, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
194: Info: _EFPVIA8R21_. In line 215, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
195: Info: _EFPVIA8R2_. In line 214, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
196: Info: _EFPVIA9R11_. In line 230, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
197: Info: _EFPVIA9R1_. In line 229, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
198: Info: _EFPVIA9R2011_. In line 234, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
199: Info: _EFPVIA9R201_. In line 233, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
200: Info: _EFPVIA9R2021_. In line 238, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
201: Info: _EFPVIA9R202_. In line 237, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
202: Info: _EFPVIA9R2031_. In line 242, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
203: Info: _EFPVIA9R203_. In line 241, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
204: Info: _EFPVIA9R2111_. In line 236, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
205: Info: _EFPVIA9R211_. In line 235, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
206: Info: _EFPVIA9R2121_. In line 240, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
207: Info: _EFPVIA9R212_. In line 239, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
208: Info: _EFPVIA9R2131_. In line 244, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
209: Info: _EFPVIA9R213_. In line 243, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
210: Info: _EFPVIA9R21_. In line 232, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
211: Info: _EFPVIA9R2_. In line 231, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
212: Info: _FB1ANFBR11_. In line 63, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
213: Info: _FB1ANODA111_. In line 74, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
214: Info: _FB1ANODA112_. In line 75, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
215: Info: _FB1ANODA11_. In line 73, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
216: Info: _FB1ANODEN31_. In line 70, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
217: Info: _FB1ANODEN32_. In line 71, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
218: Info: _FB1ANODEN33_. In line 72, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
219: Info: _FB1ANODEN3_. In line 69, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
220: Info: _FB1ANODR211_. In line 77, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
221: Info: _FB1ANODR21_. In line 76, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
222: Info: _FB1ANODR22_. In line 78, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
223: Info: _FB1ANODR232_. In line 80, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
224: Info: _FB1ANODR233_. In line 81, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
225: Info: _FB1ANODR234_. In line 82, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
226: Info: _FB1ANODR23_. In line 79, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
227: Info: _FB1ANODR241_. In line 84, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
228: Info: _FB1ANODR24_. In line 83, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
229: Info: _FB1ANODR25_. In line 85, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
230: Info: _FB1ANODS21_. In line 64, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
231: Info: _FB1ANODS22_. In line 65, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
232: Info: _FB1ANODS23_. In line 66, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
233: Info: _FB1ANODS24_. In line 67, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
234: Info: _FB1ANODS27_. In line 68, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
235: Info: _FB1ANPOEN4_. In line 86, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
236: Info: _FB1ANPOR404_. In line 87, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
237: Info: _FB1ANR3_. In line 60, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
238: Info: _FB1ANR4_. In line 61, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
239: Info: _FB1ANR5_. In line 62, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
240: Info: _M10A1_. In line 126, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
241: Info: _M10DN51_. In line 122, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
242: Info: _M10DN61_. In line 123, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
243: Info: _M10DN8_. In line 124, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
244: Info: _M10DN9_. In line 125, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
245: Info: _M10S15_. In line 121, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
246: Info: _M11A1_. In line 132, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
247: Info: _M11DN51_. In line 128, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
248: Info: _M11DN61_. In line 129, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
249: Info: _M11DN8_. In line 130, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
250: Info: _M11DN9_. In line 131, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
251: Info: _M11S15_. In line 127, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
252: Info: _M12A1_. In line 138, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
253: Info: _M12DN51_. In line 134, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
254: Info: _M12DN61_. In line 135, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
255: Info: _M12DN8_. In line 136, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
256: Info: _M12DN9_. In line 137, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
257: Info: _M12S15_. In line 133, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
258: Info: _M13A1_. In line 143, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
259: Info: _M13DN5_. In line 144, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
260: Info: _M13DN6_. In line 145, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
261: Info: _M13EN1_M13EN2_. In line 142, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
262: Info: _M13S1_. In line 140, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
263: Info: _M14A1_. In line 150, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
264: Info: _M14DN5_. In line 151, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
265: Info: _M14DN6_. In line 152, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
266: Info: _M14EN1_M14EN2_. In line 149, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
267: Info: _M14S1_. In line 147, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
268: Info: _M15DN5_. In line 155, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
269: Info: _M16DN5_. In line 156, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
270: Info: _M5A1_. In line 94, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
271: Info: _M5DN51_. In line 90, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
272: Info: _M5DN61_. In line 91, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
273: Info: _M5DN8_. In line 92, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
274: Info: _M5DN9_. In line 93, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
275: Info: _M5S15_. In line 89, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
276: Info: _M6A1_. In line 101, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
277: Info: _M6DN51_. In line 97, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
278: Info: _M6DN61_. In line 98, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
279: Info: _M6DN8_. In line 99, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
280: Info: _M6DN9_. In line 100, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
281: Info: _M6S15_. In line 96, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
282: Info: _M7A1_. In line 108, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
283: Info: _M7DN51_. In line 104, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
284: Info: _M7DN61_. In line 105, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
285: Info: _M7DN8_. In line 106, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
286: Info: _M7DN9_. In line 107, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
287: Info: _M7S15_. In line 103, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
288: Info: _M8A1_. In line 114, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
289: Info: _M8DN51_. In line 110, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
290: Info: _M8DN61_. In line 111, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
291: Info: _M8DN8_. In line 112, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
292: Info: _M8DN9_. In line 113, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
293: Info: _M8S15_. In line 109, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
294: Info: _M9A1_. In line 120, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
295: Info: _M9DN51_. In line 116, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
296: Info: _M9DN61_. In line 117, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
297: Info: _M9DN8_. In line 118, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
298: Info: _M9DN9_. In line 119, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
299: Info: _M9S15_. In line 115, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
300: Info: _MyR4_. In line 139, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
301: Info: _MyaR4_. In line 95, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
302: Info: _MybR4_. In line 102, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
303: Info: _MyyDN7_M11_M12_M13_. In line 146, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
304: Info: _MyyDN7_M12_M13_M14_. In line 153, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
305: Info: _MyyDN8_. In line 154, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
306: Info: _POS25_. In line 59, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
307: Info: _VIA10R17_. In line 245, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
308: Info: _VIA11R17_. In line 262, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
309: Info: _VIA12EN1_VIA12EN2_. In line 141, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
310: Info: _VIA12R17_. In line 279, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
311: Info: _VIA13EN1_VIA13EN2_. In line 148, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
312: Info: _VIA13R17_. In line 286, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
313: Info: _VIA5R17_. In line 176, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
314: Info: _VIA6R17_. In line 177, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
315: Info: _VIA7R17_. In line 194, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
316: Info: _VIA8R17_. In line 211, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
317: Info: _VIA9R17_. In line 228, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
318: Info: _VIAyR9__VIAyaR9__VIAybR9__VIAyyR8_. In line 88, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
319: Info: prBoundary_GRID. In line 46, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
320: Info: BOOST_VT_OP. In line 57, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
321: Info: CHECK_FLOATING_GATE_BY_TEXT. In line 48, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
322: Info: COD_RULE_CHECK_ONLY. In line 83, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
323: Info: CONNECT_ALL_RESISTOR. In line 42, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
324: Info: DBOC. In line 29, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
325: Info: DEBUG_VOLTAGE_RULE. In line 16, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
326: Info: DEBUG_VOLTAGE_RULE_WITH_METAL_CONNECTION. In line 17, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
327: Info: DENSITY_RULE_CHECK_ONLY. In line 100, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
328: Info: DFM_ONLY. In line 124, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
329: Info: DISCONNECT_ALL_RESISTOR. In line 41, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
330: Info: DUMMY_PRE_CHECK. In line 117, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
331: Info: DUMMY_PRE_CHECK_TIGHTEN. In line 118, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
332: Info: ESD_LUP_RULE_CHECK_ONLY. In line 99, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
333: Info: F2F_LOGIC. In line 75, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
334: Info: FHDMIM. In line 31, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
335: Info: G0_MASK_HINT. In line 34, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
336: Info: G0_RULE_CHECK_ONLY. In line 95, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
337: Info: GUIDELINE_ESD_CDM7A. In line 51, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
338: Info: LUP_FILTER. In line 38, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
339: Info: NO_INDICATOR_OF_OFFGRID_DIRECTIONAL. In line 58, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
340: Info: SINGLE_VOLTAGE_BIN_1D32. In line 67, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
341: Info: SINGLE_VOLTAGE_BIN_1D65. In line 68, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
342: Info: SINGLE_VOLTAGE_BIN_WITHIN_CHIP. In line 65, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
343: Info: SKIP_CELL_BOUNDARY. In line 37, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
344: Info: SRAM_SANITY_DRC_ONLY. In line 102, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
345: Info: TSV_RULES. In line 73, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
346: Info: USE_IO_VOLTAGE_ON_CORE_TO_IO_NET. In line 35, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
347: Info: VOLTAGE_RULE_CHECK_ONLY. In line 97, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]
348: Info: WITH_SEALRING. In line 21, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed[WAIVED_AS_INFO]

================================================================================

[Test 3/6] Type 2 (requirements.value>0, waivers.value=N/A)
--------------------------------------------------------------------------------
Test ID: type2_na
Status: ERROR

Checker Report Output:
FAIL:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
Fail Occurrence: 2
1: Fail: pattern1: Switch/variable setting does not match CTA requirement - justification required in comments
2: Fail: pattern2: Switch/variable setting does not match CTA requirement - justification required in comments

================================================================================

[Test 4/6] Type 2 (requirements.value>0, waivers.value=0)
--------------------------------------------------------------------------------
Test ID: type2_0
Status: PASS

Checker Report Output:
PASS:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
Info Occurrence: 3
1: Info: Explanation: DRC rule deck CTA validation is informational only for this custom IP: Explanation: DRC rule deck CTA validation is informational only for this custom IP[WAIVED_INFO]
2: Info: pattern1: Switch/variable setting does not match CTA requirement - justification required in comments[WAIVED_AS_INFO]
3: Info: pattern2: Switch/variable setting does not match CTA requirement - justification required in comments[WAIVED_AS_INFO]

================================================================================

[Test 5/6] Type 3 (requirements.value>0, waivers.value>0)
--------------------------------------------------------------------------------
Test ID: type3
Status: ERROR

Checker Report Output:
FAIL:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
Fail Occurrence: 1
1: Fail: pattern1: Switch/variable setting does not match CTA requirement - justification required in comments
Warn Occurrence: 2
1: Warn: DEBUG_VOLTAGE_RULE: Waiver entry not matched - no corresponding setting mismatch found in input files: Waived - voltage debugging disabled for production release per foundry recommendation[WAIVER]
2: Warn: FULL_CHIP: Waiver entry not matched - no corresponding setting mismatch found in input files: Waived - IP-level design does not require full chip mode per design team approval[WAIVER]

================================================================================

[Test 6/6] Type 4 (requirements.value=N/A, waivers.value>0)
--------------------------------------------------------------------------------
Test ID: type4
Status: ERROR

Checker Report Output:
FAIL:IMP-12-0-0-03:Confirm the DRC rule deck setting is correct. Make sure the switch settings match with Foundry CTA (/local/method/CTAF/<process>/production in chamber). Please add justification in Comment if you changed some switching setting in CTA.
Fail Occurrence: 27
1: Fail: BOOST_VT_OP. In line 57, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
2: Fail: CHECK_FLOATING_GATE_BY_TEXT. In line 48, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
3: Fail: COD_RULE_CHECK_ONLY. In line 83, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
4: Fail: CONNECT_ALL_RESISTOR. In line 42, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
5: Fail: DBOC. In line 29, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
6: Fail: DENSITY_RULE_CHECK_ONLY. In line 100, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
7: Fail: DFM_ONLY. In line 124, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
8: Fail: DISCONNECT_ALL_RESISTOR. In line 41, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
9: Fail: DUMMY_PRE_CHECK. In line 117, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
10: Fail: DUMMY_PRE_CHECK_TIGHTEN. In line 118, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
11: Fail: ESD_LUP_RULE_CHECK_ONLY. In line 99, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
12: Fail: F2F_LOGIC. In line 75, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
13: Fail: FHDMIM. In line 31, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
14: Fail: G0_MASK_HINT. In line 34, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
15: Fail: G0_RULE_CHECK_ONLY. In line 95, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
16: Fail: GUIDELINE_ESD_CDM7A. In line 51, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
17: Fail: LUP_FILTER. In line 38, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
18: Fail: NO_INDICATOR_OF_OFFGRID_DIRECTIONAL. In line 58, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
19: Fail: SINGLE_VOLTAGE_BIN_1D32. In line 67, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
20: Fail: SINGLE_VOLTAGE_BIN_1D65. In line 68, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
21: Fail: SINGLE_VOLTAGE_BIN_WITHIN_CHIP. In line 65, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
22: Fail: SKIP_CELL_BOUNDARY. In line 37, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
23: Fail: SRAM_SANITY_DRC_ONLY. In line 102, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
24: Fail: TSV_RULES. In line 73, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
25: Fail: USE_IO_VOLTAGE_ON_CORE_TO_IO_NET. In line 35, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
26: Fail: VOLTAGE_RULE_CHECK_ONLY. In line 97, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
27: Fail: WITH_SEALRING. In line 21, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: Required DRC configuration not found in input files or validation failed
Warn Occurrence: 1
1: Warn: FULL_CHIP: Waiver entry not matched - no corresponding setting mismatch found in input files: Waived - IP-level design does not require full chip mode per design team approval[WAIVER]
Info Occurrence: 320
1: Info: DEBUG_VOLTAGE_RULE. In line 16, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck setting mismatch waived per design team approval: Waived - voltage debugging disabled for production release per foundry recommendation[WAIVER]
2: Info: DEBUG_VOLTAGE_RULE_WITH_METAL_CONNECTION. In line 17, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck setting mismatch waived per design team approval[WAIVER]
3: Info: AIO_GDS. In line 103, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
4: Info: ALL_AREA_IO. In line 31, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
5: Info: BACK_END. In line 45, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
6: Info: CHECK_FB1ANFBR11_. In line 142, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
7: Info: CHECK_FB1ANODA111_. In line 144, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
8: Info: CHECK_FB1ANODA112_. In line 145, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
9: Info: CHECK_FB1ANODA11_. In line 143, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
10: Info: CHECK_FB1ANODEN31_. In line 147, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
11: Info: CHECK_FB1ANODEN32_. In line 148, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
12: Info: CHECK_FB1ANODEN33_. In line 149, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
13: Info: CHECK_FB1ANODEN3_. In line 146, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
14: Info: CHECK_FB1ANODR211_. In line 151, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
15: Info: CHECK_FB1ANODR21_. In line 150, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
16: Info: CHECK_FB1ANODR22_. In line 152, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
17: Info: CHECK_FB1ANODR232_. In line 154, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
18: Info: CHECK_FB1ANODR233_. In line 155, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
19: Info: CHECK_FB1ANODR234_. In line 156, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
20: Info: CHECK_FB1ANODR23_. In line 153, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
21: Info: CHECK_FB1ANODR241_. In line 158, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
22: Info: CHECK_FB1ANODR24_. In line 157, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
23: Info: CHECK_FB1ANODR25_. In line 159, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
24: Info: CHECK_FB1ANODS21_. In line 160, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
25: Info: CHECK_FB1ANODS22_. In line 161, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
26: Info: CHECK_FB1ANODS23_. In line 162, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
27: Info: CHECK_FB1ANODS24_. In line 163, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
28: Info: CHECK_FB1ANODS27_. In line 164, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
29: Info: CHECK_FB1ANPOEN4_. In line 165, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
30: Info: CHECK_FB1ANPOR404_. In line 166, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
31: Info: CHECK_FB1ANR3_. In line 167, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
32: Info: CHECK_FB1ANR4_. In line 168, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
33: Info: CHECK_FB1ANR5_. In line 169, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
34: Info: CHECK_FLOATING_GATE_BY_PRIMARY_TEXT. In line 33, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
35: Info: CHECK_HIGH_DENSITY. In line 299, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
36: Info: CHECK_LOW_DENSITY. In line 298, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
37: Info: CHECK_POR19. In line 305, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
38: Info: COD_MASK_HINT. In line 82, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
39: Info: COD_RULE_CHECK. In line 300, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
40: Info: Check_Dummy_Under_INDDMY. In line 175, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
41: Info: DEFINE_IOPAD_BY_IODMY. In line 30, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
42: Info: DEFINE_PAD_BY_TEXT. In line 32, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
43: Info: DFM. In line 123, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
44: Info: DVIAxR3_For_NonFlipChip. In line 47, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
45: Info: Device_performance. In line 58, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
46: Info: ESDLU_IP_TIGHTEN_DENSITY. In line 56, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
47: Info: ESD_LUP_RULE_CHECK. In line 52, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
48: Info: F2F_LOGIC_Tier1. In line 27, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
49: Info: FRONT_END. In line 44, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
50: Info: FULL_CHIP. In line 19, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
51: Info: First_priority. In line 56, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
52: Info: Flip_Chip. In line 40, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
53: Info: Flip_Chip_SUB_wi_presolder. In line 41, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
54: Info: Flip_Chip_Thin_Die. In line 42, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
55: Info: G0_RULE_CHECK. In line 50, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
56: Info: GUIDELINE_ANALOG. In line 49, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
57: Info: GUIDELINE_ESD. In line 48, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
58: Info: GUIDELINE_ESD_CDM9A. In line 52, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
59: Info: Guideline. In line 55, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
60: Info: IP_LEVEL_LUP_CHECK. In line 53, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
61: Info: IP_PIN_TEXT. In line 50, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
62: Info: IP_TIGHTEN_BOUNDARY. In line 120, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
63: Info: IP_TIGHTEN_DENSITY. In line 119, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
64: Info: LUP_MASK_HINT. In line 34, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
65: Info: LUP_SANITY_CHECK. In line 35, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
66: Info: MIM_CHIP. In line 78, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
67: Info: Manufacturing_concern. In line 57, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
68: Info: Multi_VOLTAGE_BIN_WITHIN_CHIP. In line 37, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
69: Info: PAD_TEXT. In line 44, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
70: Info: PT_CHECK. In line 22, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
71: Info: RET_NMDPC_EMULATION_ENABLE. In line 13, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
72: Info: Recommended. In line 54, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
73: Info: SHDMIM. In line 25, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
74: Info: SHDMIM_KOZ_AP_SPACE_5um. In line 36, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
75: Info: SINGLE_VOLTAGE_BIN_0D96. In line 38, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
76: Info: SNAPPING_TOLERANCE. In line 26, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
77: Info: SOIC_F2F. In line 28, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
78: Info: SRAM_SANITY_DRC. In line 53, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
79: Info: USER_DEFINED_DELTA_VOLTAGE. In line 39, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
80: Info: USE_SD_VOLTAGE_ON_CORE_TO_IO_NET. In line 29, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
81: Info: VDD_TEXT. In line 45, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
82: Info: VOLTAGE_ANNOTATE. In line 303, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
83: Info: VOLTAGE_RULE_CHECK. In line 51, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
84: Info: VSS_TEXT. In line 46, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_cmd_3star_DRC_sourceme: DRC rule deck configuration found in input files and validated against CTA
85: Info: WITH_APRDL. In line 24, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
86: Info: WITH_POLYIMIDE. In line 23, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
87: Info: _ANR93m_. In line 174, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
88: Info: _DM0S7_. In line 157, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
89: Info: _DM10S7_. In line 167, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
90: Info: _DM11S7_. In line 168, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
91: Info: _DM12S7_. In line 169, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
92: Info: _DM13S7_. In line 170, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
93: Info: _DM14S7_. In line 171, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
94: Info: _DM15S7_. In line 172, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
95: Info: _DM16S7_. In line 173, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
96: Info: _DM1S7_. In line 158, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
97: Info: _DM2S7_. In line 159, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
98: Info: _DM3S7_. In line 160, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
99: Info: _DM4S7_. In line 161, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
100: Info: _DM5S7_. In line 162, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
101: Info: _DM6S7_. In line 163, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
102: Info: _DM7S7_. In line 164, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
103: Info: _DM8S7_. In line 165, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
104: Info: _DM9S7_. In line 166, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
105: Info: _EFPVIA10R11_. In line 247, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
106: Info: _EFPVIA10R1_. In line 246, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
107: Info: _EFPVIA10R2011_. In line 251, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
108: Info: _EFPVIA10R201_. In line 250, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
109: Info: _EFPVIA10R2021_. In line 255, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
110: Info: _EFPVIA10R202_. In line 254, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
111: Info: _EFPVIA10R2031_. In line 259, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
112: Info: _EFPVIA10R203_. In line 258, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
113: Info: _EFPVIA10R2111_. In line 253, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
114: Info: _EFPVIA10R211_. In line 252, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
115: Info: _EFPVIA10R2121_. In line 257, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
116: Info: _EFPVIA10R212_. In line 256, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
117: Info: _EFPVIA10R2131_. In line 261, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
118: Info: _EFPVIA10R213_. In line 260, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
119: Info: _EFPVIA10R21_. In line 249, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
120: Info: _EFPVIA10R2_. In line 248, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
121: Info: _EFPVIA11R11_. In line 264, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
122: Info: _EFPVIA11R1_. In line 263, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
123: Info: _EFPVIA11R2011_. In line 268, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
124: Info: _EFPVIA11R201_. In line 267, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
125: Info: _EFPVIA11R2021_. In line 272, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
126: Info: _EFPVIA11R202_. In line 271, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
127: Info: _EFPVIA11R2031_. In line 276, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
128: Info: _EFPVIA11R203_. In line 275, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
129: Info: _EFPVIA11R2111_. In line 270, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
130: Info: _EFPVIA11R211_. In line 269, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
131: Info: _EFPVIA11R2121_. In line 274, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
132: Info: _EFPVIA11R212_. In line 273, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
133: Info: _EFPVIA11R2131_. In line 278, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
134: Info: _EFPVIA11R213_. In line 277, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
135: Info: _EFPVIA11R21_. In line 266, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
136: Info: _EFPVIA11R2_. In line 265, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
137: Info: _EFPVIA12R11_. In line 281, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
138: Info: _EFPVIA12R1_. In line 280, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
139: Info: _EFPVIA12R2011_. In line 283, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
140: Info: _EFPVIA12R201_. In line 282, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
141: Info: _EFPVIA12R2111_. In line 285, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
142: Info: _EFPVIA12R211_. In line 284, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
143: Info: _EFPVIA13R11_. In line 288, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
144: Info: _EFPVIA13R1_. In line 287, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
145: Info: _EFPVIA13R2011_. In line 290, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
146: Info: _EFPVIA13R201_. In line 289, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
147: Info: _EFPVIA13R2111_. In line 292, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
148: Info: _EFPVIA13R211_. In line 291, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
149: Info: _EFPVIA6R11_. In line 179, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
150: Info: _EFPVIA6R1_. In line 178, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
151: Info: _EFPVIA6R2011_. In line 183, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
152: Info: _EFPVIA6R201_. In line 182, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
153: Info: _EFPVIA6R2021_. In line 187, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
154: Info: _EFPVIA6R202_. In line 186, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
155: Info: _EFPVIA6R2031_. In line 191, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
156: Info: _EFPVIA6R203_. In line 190, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
157: Info: _EFPVIA6R2111_. In line 185, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
158: Info: _EFPVIA6R211_. In line 184, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
159: Info: _EFPVIA6R2121_. In line 189, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
160: Info: _EFPVIA6R212_. In line 188, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
161: Info: _EFPVIA6R2131_. In line 193, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
162: Info: _EFPVIA6R213_. In line 192, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
163: Info: _EFPVIA6R21_. In line 181, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
164: Info: _EFPVIA6R2_. In line 180, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
165: Info: _EFPVIA7R11_. In line 196, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
166: Info: _EFPVIA7R1_. In line 195, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
167: Info: _EFPVIA7R2011_. In line 200, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
168: Info: _EFPVIA7R201_. In line 199, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
169: Info: _EFPVIA7R2021_. In line 204, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
170: Info: _EFPVIA7R202_. In line 203, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
171: Info: _EFPVIA7R2031_. In line 208, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
172: Info: _EFPVIA7R203_. In line 207, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
173: Info: _EFPVIA7R2111_. In line 202, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
174: Info: _EFPVIA7R211_. In line 201, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
175: Info: _EFPVIA7R2121_. In line 206, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
176: Info: _EFPVIA7R212_. In line 205, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
177: Info: _EFPVIA7R2131_. In line 210, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
178: Info: _EFPVIA7R213_. In line 209, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
179: Info: _EFPVIA7R21_. In line 198, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
180: Info: _EFPVIA7R2_. In line 197, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
181: Info: _EFPVIA8R11_. In line 213, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
182: Info: _EFPVIA8R1_. In line 212, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
183: Info: _EFPVIA8R2011_. In line 217, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
184: Info: _EFPVIA8R201_. In line 216, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
185: Info: _EFPVIA8R2021_. In line 221, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
186: Info: _EFPVIA8R202_. In line 220, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
187: Info: _EFPVIA8R2031_. In line 225, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
188: Info: _EFPVIA8R203_. In line 224, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
189: Info: _EFPVIA8R2111_. In line 219, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
190: Info: _EFPVIA8R211_. In line 218, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
191: Info: _EFPVIA8R2121_. In line 223, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
192: Info: _EFPVIA8R212_. In line 222, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
193: Info: _EFPVIA8R2131_. In line 227, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
194: Info: _EFPVIA8R213_. In line 226, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
195: Info: _EFPVIA8R21_. In line 215, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
196: Info: _EFPVIA8R2_. In line 214, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
197: Info: _EFPVIA9R11_. In line 230, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
198: Info: _EFPVIA9R1_. In line 229, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
199: Info: _EFPVIA9R2011_. In line 234, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
200: Info: _EFPVIA9R201_. In line 233, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
201: Info: _EFPVIA9R2021_. In line 238, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
202: Info: _EFPVIA9R202_. In line 237, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
203: Info: _EFPVIA9R2031_. In line 242, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
204: Info: _EFPVIA9R203_. In line 241, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
205: Info: _EFPVIA9R2111_. In line 236, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
206: Info: _EFPVIA9R211_. In line 235, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
207: Info: _EFPVIA9R2121_. In line 240, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
208: Info: _EFPVIA9R212_. In line 239, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
209: Info: _EFPVIA9R2131_. In line 244, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
210: Info: _EFPVIA9R213_. In line 243, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
211: Info: _EFPVIA9R21_. In line 232, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
212: Info: _EFPVIA9R2_. In line 231, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
213: Info: _FB1ANFBR11_. In line 63, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
214: Info: _FB1ANODA111_. In line 74, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
215: Info: _FB1ANODA112_. In line 75, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
216: Info: _FB1ANODA11_. In line 73, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
217: Info: _FB1ANODEN31_. In line 70, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
218: Info: _FB1ANODEN32_. In line 71, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
219: Info: _FB1ANODEN33_. In line 72, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
220: Info: _FB1ANODEN3_. In line 69, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
221: Info: _FB1ANODR211_. In line 77, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
222: Info: _FB1ANODR21_. In line 76, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
223: Info: _FB1ANODR22_. In line 78, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
224: Info: _FB1ANODR232_. In line 80, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
225: Info: _FB1ANODR233_. In line 81, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
226: Info: _FB1ANODR234_. In line 82, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
227: Info: _FB1ANODR23_. In line 79, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
228: Info: _FB1ANODR241_. In line 84, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
229: Info: _FB1ANODR24_. In line 83, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
230: Info: _FB1ANODR25_. In line 85, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
231: Info: _FB1ANODS21_. In line 64, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
232: Info: _FB1ANODS22_. In line 65, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
233: Info: _FB1ANODS23_. In line 66, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
234: Info: _FB1ANODS24_. In line 67, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
235: Info: _FB1ANODS27_. In line 68, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
236: Info: _FB1ANPOEN4_. In line 86, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
237: Info: _FB1ANPOR404_. In line 87, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
238: Info: _FB1ANR3_. In line 60, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
239: Info: _FB1ANR4_. In line 61, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
240: Info: _FB1ANR5_. In line 62, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
241: Info: _M10A1_. In line 126, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
242: Info: _M10DN51_. In line 122, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
243: Info: _M10DN61_. In line 123, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
244: Info: _M10DN8_. In line 124, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
245: Info: _M10DN9_. In line 125, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
246: Info: _M10S15_. In line 121, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
247: Info: _M11A1_. In line 132, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
248: Info: _M11DN51_. In line 128, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
249: Info: _M11DN61_. In line 129, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
250: Info: _M11DN8_. In line 130, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
251: Info: _M11DN9_. In line 131, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
252: Info: _M11S15_. In line 127, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
253: Info: _M12A1_. In line 138, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
254: Info: _M12DN51_. In line 134, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
255: Info: _M12DN61_. In line 135, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
256: Info: _M12DN8_. In line 136, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
257: Info: _M12DN9_. In line 137, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
258: Info: _M12S15_. In line 133, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
259: Info: _M13A1_. In line 143, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
260: Info: _M13DN5_. In line 144, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
261: Info: _M13DN6_. In line 145, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
262: Info: _M13EN1_M13EN2_. In line 142, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
263: Info: _M13S1_. In line 140, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
264: Info: _M14A1_. In line 150, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
265: Info: _M14DN5_. In line 151, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
266: Info: _M14DN6_. In line 152, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
267: Info: _M14EN1_M14EN2_. In line 149, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
268: Info: _M14S1_. In line 147, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
269: Info: _M15DN5_. In line 155, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
270: Info: _M16DN5_. In line 156, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
271: Info: _M5A1_. In line 94, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
272: Info: _M5DN51_. In line 90, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
273: Info: _M5DN61_. In line 91, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
274: Info: _M5DN8_. In line 92, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
275: Info: _M5DN9_. In line 93, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
276: Info: _M5S15_. In line 89, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
277: Info: _M6A1_. In line 101, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
278: Info: _M6DN51_. In line 97, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
279: Info: _M6DN61_. In line 98, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
280: Info: _M6DN8_. In line 99, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
281: Info: _M6DN9_. In line 100, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
282: Info: _M6S15_. In line 96, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
283: Info: _M7A1_. In line 108, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
284: Info: _M7DN51_. In line 104, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
285: Info: _M7DN61_. In line 105, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
286: Info: _M7DN8_. In line 106, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
287: Info: _M7DN9_. In line 107, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
288: Info: _M7S15_. In line 103, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
289: Info: _M8A1_. In line 114, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
290: Info: _M8DN51_. In line 110, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
291: Info: _M8DN61_. In line 111, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
292: Info: _M8DN8_. In line 112, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
293: Info: _M8DN9_. In line 113, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
294: Info: _M8S15_. In line 109, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
295: Info: _M9A1_. In line 120, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
296: Info: _M9DN51_. In line 116, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
297: Info: _M9DN61_. In line 117, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
298: Info: _M9DN8_. In line 118, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
299: Info: _M9DN9_. In line 119, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
300: Info: _M9S15_. In line 115, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
301: Info: _MyR4_. In line 139, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
302: Info: _MyaR4_. In line 95, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
303: Info: _MybR4_. In line 102, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
304: Info: _MyyDN7_M11_M12_M13_. In line 146, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
305: Info: _MyyDN7_M12_M13_M14_. In line 153, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
306: Info: _MyyDN8_. In line 154, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
307: Info: _POS25_. In line 59, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
308: Info: _VIA10R17_. In line 245, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
309: Info: _VIA11R17_. In line 262, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
310: Info: _VIA12EN1_VIA12EN2_. In line 141, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
311: Info: _VIA12R17_. In line 279, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
312: Info: _VIA13EN1_VIA13EN2_. In line 148, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
313: Info: _VIA13R17_. In line 286, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
314: Info: _VIA5R17_. In line 176, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
315: Info: _VIA6R17_. In line 177, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
316: Info: _VIA7R17_. In line 194, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
317: Info: _VIA8R17_. In line 211, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
318: Info: _VIA9R17_. In line 228, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
319: Info: _VIAyR9__VIAyaR9__VIAybR9__VIAyyR8_. In line 88, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA
320: Info: prBoundary_GRID. In line 46, C:\Users\jingyu\OneDrive - Cadence Design Systems Inc\Desktop\checklist_dev\AI_2026_V1\CHECKLIST\CHECKLIST\IP_project_folder\logs\do_pvs_DRC_pvl.log: DRC rule deck configuration found in input files and validated against CTA

================================================================================

