# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Sin/Rom_Sin.xci
# IP: The module: 'Rom_Sin' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Sin/Rom_Sin_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Rom_Sin'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Sin/Rom_Sin.xci
# IP: The module: 'Rom_Sin' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/LabDAC/LabDAC/LabDAC.srcs/sources_1/ip/Rom_Sin/Rom_Sin_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'Rom_Sin'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
