$comment
	File created using the following command:
		vcd file music_mem.msim.vcd -direction
$end
$date
	Sat Jun 21 17:13:26 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module music_mem_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 10 " cnt [9:0] $end
$var reg 1 # rst_n $end
$var wire 1 $ music [4] $end
$var wire 1 % music [3] $end
$var wire 1 & music [2] $end
$var wire 1 ' music [1] $end
$var wire 1 ( music [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 music[0]~output_o $end
$var wire 1 1 music[1]~output_o $end
$var wire 1 2 music[2]~output_o $end
$var wire 1 3 music[3]~output_o $end
$var wire 1 4 music[4]~output_o $end
$var wire 1 5 clk~input_o $end
$var wire 1 6 clk~inputclkctrl_outclk $end
$var wire 1 7 note_rom~0feeder_combout $end
$var wire 1 8 rst_n~input_o $end
$var wire 1 9 note_rom~0_q $end
$var wire 1 : cnt[0]~input_o $end
$var wire 1 ; cnt[1]~input_o $end
$var wire 1 < cnt[2]~input_o $end
$var wire 1 = cnt[3]~input_o $end
$var wire 1 > cnt[4]~input_o $end
$var wire 1 ? cnt[5]~input_o $end
$var wire 1 @ cnt[6]~input_o $end
$var wire 1 A cnt[7]~input_o $end
$var wire 1 B cnt[8]~input_o $end
$var wire 1 C cnt[9]~input_o $end
$var wire 1 D note_rom_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 E note_rom~1_combout $end
$var wire 1 F note_rom_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 G note_rom~2_combout $end
$var wire 1 H note_rom_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 I note_rom~3_combout $end
$var wire 1 J note_rom_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 K note_rom~4_combout $end
$var wire 1 L note_rom_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 M note_rom~5_combout $end
$var wire 1 N note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 O note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 P note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 Q note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 R note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 S note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 T note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 U note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 V note_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0(
0'
0&
0%
0$
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0V
0U
0T
0S
0R
0Q
0P
0O
0N
$end
#5000
1!
15
16
0)
#5001
1V
1T
1D
1H
#10000
0!
05
06
1)
#15000
1!
15
16
0)
#20000
1#
0!
18
05
06
1)
#25000
1!
15
16
0)
19
1I
1E
12
10
1&
1(
#30000
0!
05
06
1)
#35000
1!
15
16
0)
#40000
0!
05
06
1)
#45000
1!
15
16
0)
#50000
b1 "
0!
1:
05
06
1)
#55000
1!
15
16
0)
#60000
0!
05
06
1)
#65000
1!
15
16
0)
#70000
0!
05
06
1)
#75000
1!
15
16
0)
#80000
0!
05
06
1)
#85000
1!
15
16
0)
#90000
0!
05
06
1)
#95000
1!
15
16
0)
#100000
b11 "
b10 "
0!
0:
1;
05
06
1)
#105000
1!
15
16
0)
#110000
0!
05
06
1)
#115000
1!
15
16
0)
#120000
0!
05
06
1)
#125000
1!
15
16
0)
#130000
0!
05
06
1)
#135000
1!
15
16
0)
#140000
0!
05
06
1)
#145000
1!
15
16
0)
#150000
b11 "
0!
1:
05
06
1)
#155000
1!
15
16
0)
#160000
0!
05
06
1)
#165000
1!
15
16
0)
#170000
0!
05
06
1)
#175000
1!
15
16
0)
#180000
0!
05
06
1)
#185000
1!
15
16
0)
#190000
0!
05
06
1)
#195000
1!
15
16
0)
#200000
b111 "
b101 "
b100 "
0!
0:
0;
1<
05
06
1)
#205000
1!
15
16
0)
#205001
0T
1S
0H
1J
0I
1K
02
13
0&
1%
#210000
0!
05
06
1)
#215000
1!
15
16
0)
#220000
0!
05
06
1)
#225000
1!
15
16
0)
#230000
0!
05
06
1)
#235000
1!
15
16
0)
#240000
0!
05
06
1)
#245000
1!
15
16
0)
#250000
b101 "
0!
1:
05
06
1)
#255000
1!
15
16
0)
#260000
0!
05
06
1)
#265000
1!
15
16
0)
#270000
0!
05
06
1)
#275000
1!
15
16
0)
#280000
0!
05
06
1)
#285000
1!
15
16
0)
#290000
0!
05
06
1)
#295000
1!
15
16
0)
#300000
b111 "
b110 "
0!
0:
1;
05
06
1)
#305000
1!
15
16
0)
#310000
0!
05
06
1)
#315000
1!
15
16
0)
#320000
0!
05
06
1)
#325000
1!
15
16
0)
#330000
0!
05
06
1)
#335000
1!
15
16
0)
#340000
0!
05
06
1)
#345000
1!
15
16
0)
#350000
b111 "
0!
1:
05
06
1)
#355000
1!
15
16
0)
#360000
0!
05
06
1)
#365000
1!
15
16
0)
#370000
0!
05
06
1)
#375000
1!
15
16
0)
#380000
0!
05
06
1)
#385000
1!
15
16
0)
#390000
0!
05
06
1)
#395000
1!
15
16
0)
#400000
b1111 "
b1011 "
b1001 "
b1000 "
0!
0:
0;
0<
1=
05
06
1)
#405000
1!
15
16
0)
#405001
1T
0S
1H
0J
1I
0K
12
03
1&
0%
#410000
0!
05
06
1)
#415000
1!
15
16
0)
#420000
0!
05
06
1)
#425000
1!
15
16
0)
#430000
0!
05
06
1)
#435000
1!
15
16
0)
#440000
0!
05
06
1)
#445000
1!
15
16
0)
#450000
b1001 "
0!
1:
05
06
1)
#455000
1!
15
16
0)
#460000
0!
05
06
1)
#465000
1!
15
16
0)
#470000
0!
05
06
1)
#475000
1!
15
16
0)
#480000
0!
05
06
1)
#485000
1!
15
16
0)
#490000
0!
05
06
1)
#495000
1!
15
16
0)
#500000
b1011 "
b1010 "
0!
0:
1;
05
06
1)
#505000
1!
15
16
0)
#510000
0!
05
06
1)
#515000
1!
15
16
0)
#520000
0!
05
06
1)
#525000
1!
15
16
0)
#530000
0!
05
06
1)
#535000
1!
15
16
0)
#540000
0#
0!
08
05
06
1)
09
0I
0E
02
00
0&
0(
#545000
1!
15
16
0)
#550000
b1011 "
0!
1:
05
06
1)
#555000
1!
15
16
0)
#560000
0!
05
06
1)
#565000
1!
15
16
0)
#570000
0!
05
06
1)
#575000
1!
15
16
0)
#580000
0!
05
06
1)
#585000
1!
15
16
0)
#590000
0!
05
06
1)
#595000
1!
15
16
0)
#600000
b1111 "
b1101 "
1#
b1100 "
0!
0:
0;
1<
18
05
06
1)
#605000
1!
15
16
0)
19
1I
1E
12
10
1&
1(
#605001
1U
0T
1S
1F
0H
1J
1G
0I
1K
11
02
13
1'
0&
1%
#610000
0!
05
06
1)
#615000
1!
15
16
0)
#620000
0!
05
06
1)
#625000
1!
15
16
0)
#630000
0!
05
06
1)
#635000
1!
15
16
0)
#640000
0!
05
06
1)
#645000
1!
15
16
0)
#650000
b1101 "
0!
1:
05
06
1)
#655000
1!
15
16
0)
#660000
0!
05
06
1)
#665000
1!
15
16
0)
#670000
0!
05
06
1)
#675000
1!
15
16
0)
#680000
0!
05
06
1)
#685000
1!
15
16
0)
#690000
0!
05
06
1)
#695000
1!
15
16
0)
#700000
b1111 "
b1110 "
0!
0:
1;
05
06
1)
#705000
1!
15
16
0)
#710000
0!
05
06
1)
#715000
1!
15
16
0)
#720000
0!
05
06
1)
#725000
1!
15
16
0)
#730000
0!
05
06
1)
#735000
1!
15
16
0)
#740000
0!
05
06
1)
#745000
1!
15
16
0)
#750000
b1111 "
0!
1:
05
06
1)
#755000
1!
15
16
0)
#760000
0!
05
06
1)
#765000
1!
15
16
0)
#770000
0!
05
06
1)
#775000
1!
15
16
0)
#780000
0!
05
06
1)
#785000
1!
15
16
0)
#790000
0!
05
06
1)
#795000
1!
15
16
0)
#800000
b11111 "
b10111 "
b10011 "
b10001 "
b10000 "
0!
0:
0;
0<
0=
1>
05
06
1)
#805000
1!
15
16
0)
#805001
0U
0F
0G
01
0'
#810000
0!
05
06
1)
#815000
1!
15
16
0)
#820000
0!
05
06
1)
#825000
1!
15
16
0)
#830000
0!
05
06
1)
#835000
1!
15
16
0)
#840000
0!
05
06
1)
#845000
1!
15
16
0)
#850000
b10001 "
0!
1:
05
06
1)
#855000
1!
15
16
0)
#860000
0!
05
06
1)
#865000
1!
15
16
0)
#870000
0!
05
06
1)
#875000
1!
15
16
0)
#880000
0!
05
06
1)
#885000
1!
15
16
0)
#890000
0!
05
06
1)
#895000
1!
15
16
0)
#900000
b10011 "
b10010 "
0!
0:
1;
05
06
1)
#905000
1!
15
16
0)
#910000
0!
05
06
1)
#915000
1!
15
16
0)
#920000
0!
05
06
1)
#925000
1!
15
16
0)
#930000
0!
05
06
1)
#935000
1!
15
16
0)
#940000
0!
05
06
1)
#945000
1!
15
16
0)
#950000
b10011 "
0!
1:
05
06
1)
#955000
1!
15
16
0)
#960000
0!
05
06
1)
#965000
1!
15
16
0)
#970000
0!
05
06
1)
#975000
1!
15
16
0)
#980000
0!
05
06
1)
#985000
1!
15
16
0)
#990000
0!
05
06
1)
#995000
1!
15
16
0)
#1000000
