// Seed: 1558917068
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1)
  ); module_2(
      id_3, id_3, id_1
  );
  always @* id_2 = id_1 - 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri id_2 = id_2;
  not (id_1, id_2);
  module_0(
      id_2, id_2, id_2
  );
  wand id_3;
  assign id_3 = 1 && id_2;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = ~id_1;
  id_4(
      .id_0(id_5), .id_1(id_5)
  );
  assign id_3 = id_5;
  initial begin
    disable id_6;
  end
endmodule
