// Seed: 1579643169
module module_0 (
    input uwire id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wand id_5
);
  always @(posedge 1 or posedge 1) release id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    input supply1 id_7,
    output wor id_8,
    input supply0 id_9,
    input wire id_10,
    input wor id_11
    , id_13
);
  assign id_8 = ({1'b0, 1, 1, 1, id_9, 1, 1, 1});
  module_0(
      id_11, id_5, id_1, id_5, id_8, id_9
  );
  reg id_14;
  always @(posedge id_11) begin
    id_14 <= 1;
  end
endmodule
