DECL|EMU_BODMode_TypeDef|typedef|} EMU_BODMode_TypeDef;
DECL|EMU_BUPDINIT_DEFAULT|macro|EMU_BUPDINIT_DEFAULT
DECL|EMU_BUPDInit_TypeDef|typedef|} EMU_BUPDInit_TypeDef;
DECL|EMU_BUPinEnable|function|__STATIC_INLINE void EMU_BUPinEnable(bool enable)
DECL|EMU_BUReady|function|__STATIC_INLINE void EMU_BUReady(void)
DECL|EMU_BiasMode_TypeDef|typedef|} EMU_BiasMode_TypeDef;
DECL|EMU_DCDCINIT_DEFAULT|macro|EMU_DCDCINIT_DEFAULT
DECL|EMU_DCDCINIT_DEFAULT|macro|EMU_DCDCINIT_DEFAULT
DECL|EMU_DCDCINIT_DEFAULT|macro|EMU_DCDCINIT_DEFAULT
DECL|EMU_DCDCINIT_DEFAULT|macro|EMU_DCDCINIT_DEFAULT
DECL|EMU_DCDCInit_TypeDef|typedef|} EMU_DCDCInit_TypeDef;
DECL|EMU_DcdcAnaPeripheralPower_TypeDef|typedef|} EMU_DcdcAnaPeripheralPower_TypeDef;
DECL|EMU_DcdcConductionMode_TypeDef|typedef|} EMU_DcdcConductionMode_TypeDef;
DECL|EMU_DcdcLnCompCtrl_TypeDef|typedef|} EMU_DcdcLnCompCtrl_TypeDef;
DECL|EMU_DcdcLnRcoBand_10MHz|macro|EMU_DcdcLnRcoBand_10MHz
DECL|EMU_DcdcLnRcoBand_3MHz|macro|EMU_DcdcLnRcoBand_3MHz
DECL|EMU_DcdcLnRcoBand_4MHz|macro|EMU_DcdcLnRcoBand_4MHz
DECL|EMU_DcdcLnRcoBand_5MHz|macro|EMU_DcdcLnRcoBand_5MHz
DECL|EMU_DcdcLnRcoBand_6MHz|macro|EMU_DcdcLnRcoBand_6MHz
DECL|EMU_DcdcLnRcoBand_7MHz|macro|EMU_DcdcLnRcoBand_7MHz
DECL|EMU_DcdcLnRcoBand_8MHz|macro|EMU_DcdcLnRcoBand_8MHz
DECL|EMU_DcdcLnRcoBand_9MHz|macro|EMU_DcdcLnRcoBand_9MHz
DECL|EMU_DcdcLnRcoBand_TypeDef|typedef|} EMU_DcdcLnRcoBand_TypeDef;
DECL|EMU_DcdcLnReverseCurrentControl_TypeDef|typedef|typedef int16_t EMU_DcdcLnReverseCurrentControl_TypeDef;
DECL|EMU_DcdcMode_TypeDef|typedef|} EMU_DcdcMode_TypeDef;
DECL|EMU_EM01INIT_DEFAULT|macro|EMU_EM01INIT_DEFAULT
DECL|EMU_EM01Init_TypeDef|typedef|} EMU_EM01Init_TypeDef;
DECL|EMU_EM23INIT_DEFAULT|macro|EMU_EM23INIT_DEFAULT
DECL|EMU_EM23INIT_DEFAULT|macro|EMU_EM23INIT_DEFAULT
DECL|EMU_EM23Init_TypeDef|typedef|} EMU_EM23Init_TypeDef;
DECL|EMU_EM2Block|function|__STATIC_INLINE void EMU_EM2Block(void)
DECL|EMU_EM2UnBlock|function|__STATIC_INLINE void EMU_EM2UnBlock(void)
DECL|EMU_EM4INIT_DEFAULT|macro|EMU_EM4INIT_DEFAULT
DECL|EMU_EM4INIT_DEFAULT|macro|EMU_EM4INIT_DEFAULT
DECL|EMU_EM4INIT_DEFAULT|macro|EMU_EM4INIT_DEFAULT
DECL|EMU_EM4Init_TypeDef|typedef|} EMU_EM4Init_TypeDef;
DECL|EMU_EM4Lock|function|__STATIC_INLINE void EMU_EM4Lock(bool enable)
DECL|EMU_EM4Osc_TypeDef|typedef|} EMU_EM4Osc_TypeDef;
DECL|EMU_EM4PinRetention_TypeDef|typedef|} EMU_EM4PinRetention_TypeDef;
DECL|EMU_EM4State_TypeDef|typedef|} EMU_EM4State_TypeDef;
DECL|EMU_EnterEM1|function|__STATIC_INLINE void EMU_EnterEM1(void)
DECL|EMU_IntClear|function|__STATIC_INLINE void EMU_IntClear(uint32_t flags)
DECL|EMU_IntDisable|function|__STATIC_INLINE void EMU_IntDisable(uint32_t flags)
DECL|EMU_IntEnable|function|__STATIC_INLINE void EMU_IntEnable(uint32_t flags)
DECL|EMU_IntGetEnabled|function|__STATIC_INLINE uint32_t EMU_IntGetEnabled(void)
DECL|EMU_IntGet|function|__STATIC_INLINE uint32_t EMU_IntGet(void)
DECL|EMU_IntSet|function|__STATIC_INLINE void EMU_IntSet(uint32_t flags)
DECL|EMU_Lock|function|__STATIC_INLINE void EMU_Lock(void)
DECL|EMU_PeripheralRetention_TypeDef|typedef|} EMU_PeripheralRetention_TypeDef;
DECL|EMU_PowerConfig_TypeDef|typedef|} EMU_PowerConfig_TypeDef;
DECL|EMU_PowerLock|function|__STATIC_INLINE void EMU_PowerLock(void)
DECL|EMU_PowerUnlock|function|__STATIC_INLINE void EMU_PowerUnlock(void)
DECL|EMU_Power_TypeDef|typedef|} EMU_Power_TypeDef;
DECL|EMU_Probe_TypeDef|typedef|} EMU_Probe_TypeDef;
DECL|EMU_Resistor_TypeDef|typedef|} EMU_Resistor_TypeDef;
DECL|EMU_UnlatchPinRetention|function|__STATIC_INLINE void EMU_UnlatchPinRetention(void)
DECL|EMU_Unlock|function|__STATIC_INLINE void EMU_Unlock(void)
DECL|EMU_VMONHYSTINIT_DEFAULT|macro|EMU_VMONHYSTINIT_DEFAULT
DECL|EMU_VMONINIT_DEFAULT|macro|EMU_VMONINIT_DEFAULT
DECL|EMU_VScaleEM01_TypeDef|typedef|} EMU_VScaleEM01_TypeDef;
DECL|EMU_VScaleEM23_TypeDef|typedef|} EMU_VScaleEM23_TypeDef;
DECL|EMU_VScaleEM4H_TypeDef|typedef|} EMU_VScaleEM4H_TypeDef;
DECL|EMU_VScaleGet|function|__STATIC_INLINE EMU_VScaleEM01_TypeDef EMU_VScaleGet(void)
DECL|EMU_VScaleWait|function|__STATIC_INLINE void EMU_VScaleWait(void)
DECL|EMU_VmonChannel_TypeDef|typedef|} EMU_VmonChannel_TypeDef;
DECL|EMU_VmonHystInit_TypeDef|typedef|} EMU_VmonHystInit_TypeDef;
DECL|EMU_VmonInit_TypeDef|typedef|} EMU_VmonInit_TypeDef;
DECL|EMU_VmonStatusGet|function|__STATIC_INLINE bool EMU_VmonStatusGet(void)
DECL|EM_EMU_H|macro|EM_EMU_H
DECL|activePower|member|EMU_Power_TypeDef activePower;
DECL|anaPeripheralPower|member|anaPeripheralPower; /**< Select analog peripheral power in DCDC-to-DVDD mode */
DECL|bodCal|member|bool bodCal;
DECL|buBodRstDis|member|bool buBodRstDis; /**< When set, no reset will be asserted due to Brownout when in EM4 */
DECL|buRtcWakeup|member|bool buRtcWakeup; /**< Wake up on EM4 BURTC interrupt */
DECL|channel|member|EMU_VmonChannel_TypeDef channel; /**< VMON channel to configure */
DECL|channel|member|EMU_VmonChannel_TypeDef channel; /**< VMON channel to configure */
DECL|dcdcLnCompCtrl|member|EMU_DcdcLnCompCtrl_TypeDef dcdcLnCompCtrl; /**< DCDC Low-noise mode compensator control. */
DECL|dcdcMode|member|EMU_DcdcMode_TypeDef dcdcMode; /**< DCDC regulator operating mode in EM0/1 */
DECL|em01LoadCurrent_mA|member|uint16_t em01LoadCurrent_mA; /**< Estimated average load current in EM0/1 (mA).
DECL|em234LoadCurrent_uA|member|uint16_t em234LoadCurrent_uA; /**< Estimated average load current in EM2 (uA).
DECL|em23VregFullEn|member|bool em23VregFullEn; /**< Enable full VREG drive strength in EM2/3 */
DECL|emuBODMode_Active|enumerator|emuBODMode_Active,
DECL|emuBODMode_Inactive|enumerator|emuBODMode_Inactive,
DECL|emuBiasMode_1KHz|enumerator|emuBiasMode_1KHz,
DECL|emuBiasMode_4KHz|enumerator|emuBiasMode_4KHz,
DECL|emuBiasMode_Continuous|enumerator|emuBiasMode_Continuous
DECL|emuDcdcAnaPeripheralPower_AVDD|enumerator|emuDcdcAnaPeripheralPower_AVDD = EMU_PWRCTRL_ANASW_AVDD,
DECL|emuDcdcAnaPeripheralPower_DCDC|enumerator|emuDcdcAnaPeripheralPower_DCDC = EMU_PWRCTRL_ANASW_DVDD
DECL|emuDcdcConductionMode_ContinuousLN|enumerator|emuDcdcConductionMode_ContinuousLN,
DECL|emuDcdcConductionMode_DiscontinuousLN|enumerator|emuDcdcConductionMode_DiscontinuousLN,
DECL|emuDcdcLnCompCtrl_1u0F|enumerator|emuDcdcLnCompCtrl_1u0F,
DECL|emuDcdcLnCompCtrl_4u7F|enumerator|emuDcdcLnCompCtrl_4u7F,
DECL|emuDcdcLnFastTransient|macro|emuDcdcLnFastTransient
DECL|emuDcdcLnHighEfficiency|macro|emuDcdcLnHighEfficiency
DECL|emuDcdcLnRcoBand_10MHz|enumerator|emuDcdcLnRcoBand_10MHz = 7,
DECL|emuDcdcLnRcoBand_3MHz|enumerator|emuDcdcLnRcoBand_3MHz = 0,
DECL|emuDcdcLnRcoBand_4MHz|enumerator|emuDcdcLnRcoBand_4MHz = 1,
DECL|emuDcdcLnRcoBand_5MHz|enumerator|emuDcdcLnRcoBand_5MHz = 2,
DECL|emuDcdcLnRcoBand_6MHz|enumerator|emuDcdcLnRcoBand_6MHz = 3,
DECL|emuDcdcLnRcoBand_7MHz|enumerator|emuDcdcLnRcoBand_7MHz = 4,
DECL|emuDcdcLnRcoBand_8MHz|enumerator|emuDcdcLnRcoBand_8MHz = 5,
DECL|emuDcdcLnRcoBand_9MHz|enumerator|emuDcdcLnRcoBand_9MHz = 6,
DECL|emuDcdcMode_Bypass|enumerator|emuDcdcMode_Bypass = EMU_DCDCCTRL_DCDCMODE_BYPASS,
DECL|emuDcdcMode_LowNoise|enumerator|emuDcdcMode_LowNoise = EMU_DCDCCTRL_DCDCMODE_LOWNOISE,
DECL|emuDcdcMode_LowPower|enumerator|emuDcdcMode_LowPower = EMU_DCDCCTRL_DCDCMODE_LOWPOWER,
DECL|emuEM4Hibernate|enumerator|emuEM4Hibernate = EMU_EM4CTRL_EM4STATE_EM4H,
DECL|emuEM4Osc_LFRCO|enumerator|emuEM4Osc_LFRCO = EMU_EM4CONF_OSC_LFRCO
DECL|emuEM4Osc_LFXO|enumerator|emuEM4Osc_LFXO = EMU_EM4CONF_OSC_LFXO,
DECL|emuEM4Osc_ULFRCO|enumerator|emuEM4Osc_ULFRCO = EMU_EM4CONF_OSC_ULFRCO,
DECL|emuEM4Shutoff|enumerator|emuEM4Shutoff = EMU_EM4CTRL_EM4STATE_EM4S,
DECL|emuPeripheralRetention_ACMP0|enumerator|emuPeripheralRetention_ACMP0 = _EMU_EM23PERNORETAINCTRL_ACMP0DIS_MASK, /* Select ACMP0 retention control */
DECL|emuPeripheralRetention_ACMP1|enumerator|emuPeripheralRetention_ACMP1 = _EMU_EM23PERNORETAINCTRL_ACMP1DIS_MASK, /* Select ACMP1 retention control */
DECL|emuPeripheralRetention_ADC0|enumerator|emuPeripheralRetention_ADC0 = _EMU_EM23PERNORETAINCTRL_ADC0DIS_MASK, /* Select ADC0 retention control */
DECL|emuPeripheralRetention_ALL|enumerator|emuPeripheralRetention_ALL = emuPeripheralRetention_D1
DECL|emuPeripheralRetention_CSEN|enumerator|emuPeripheralRetention_CSEN = _EMU_EM23PERNORETAINCTRL_CSENDIS_MASK, /* Select CSEN retention control */
DECL|emuPeripheralRetention_D1|enumerator|emuPeripheralRetention_D1 = _EMU_EM23PERNORETAINCTRL_LETIMER0DIS_MASK
DECL|emuPeripheralRetention_D2|enumerator|emuPeripheralRetention_D2 = _EMU_EM23PERNORETAINCTRL_ACMP1DIS_MASK
DECL|emuPeripheralRetention_I2C0|enumerator|emuPeripheralRetention_I2C0 = _EMU_EM23PERNORETAINCTRL_I2C0DIS_MASK, /* Select I2C0 retention control */
DECL|emuPeripheralRetention_I2C1|enumerator|emuPeripheralRetention_I2C1 = _EMU_EM23PERNORETAINCTRL_I2C1DIS_MASK, /* Select I2C1 retention control */
DECL|emuPeripheralRetention_IDAC0|enumerator|emuPeripheralRetention_IDAC0 = _EMU_EM23PERNORETAINCTRL_IDAC0DIS_MASK, /* Select IDAC0 retention control */
DECL|emuPeripheralRetention_LESENSE0|enumerator|emuPeripheralRetention_LESENSE0 = _EMU_EM23PERNORETAINCTRL_LESENSE0DIS_MASK, /* Select LESENSE0 retention control */
DECL|emuPeripheralRetention_LETIMER0|enumerator|emuPeripheralRetention_LETIMER0 = _EMU_EM23PERNORETAINCTRL_LETIMER0DIS_MASK, /* Select LETIMER0 retention control */
DECL|emuPeripheralRetention_LEUART0|enumerator|emuPeripheralRetention_LEUART0 = _EMU_EM23PERNORETAINCTRL_LEUART0DIS_MASK, /* Select LEUART0 retention control */
DECL|emuPeripheralRetention_PCNT0|enumerator|emuPeripheralRetention_PCNT0 = _EMU_EM23PERNORETAINCTRL_PCNT0DIS_MASK, /* Select PCNT0 retention control */
DECL|emuPeripheralRetention_PCNT1|enumerator|emuPeripheralRetention_PCNT1 = _EMU_EM23PERNORETAINCTRL_PCNT1DIS_MASK, /* Select PCNT1 retention control */
DECL|emuPeripheralRetention_PCNT2|enumerator|emuPeripheralRetention_PCNT2 = _EMU_EM23PERNORETAINCTRL_PCNT2DIS_MASK, /* Select PCNT2 retention control */
DECL|emuPeripheralRetention_VDAC0|enumerator|emuPeripheralRetention_VDAC0 = _EMU_EM23PERNORETAINCTRL_DAC0DIS_MASK, /* Select DAC0 retention control */
DECL|emuPinRetentionDisable|enumerator|emuPinRetentionDisable = EMU_EM4CTRL_EM4IORETMODE_DISABLE,
DECL|emuPinRetentionEm4Exit|enumerator|emuPinRetentionEm4Exit = EMU_EM4CTRL_EM4IORETMODE_EM4EXIT,
DECL|emuPinRetentionLatch|enumerator|emuPinRetentionLatch = EMU_EM4CTRL_EM4IORETMODE_SWUNLATCH,
DECL|emuPowerConfig_DcdcToDvdd|enumerator|emuPowerConfig_DcdcToDvdd,
DECL|emuPower_BUMain|enumerator|emuPower_BUMain = EMU_BUINACT_PWRCON_BUMAIN,
DECL|emuPower_MainBU|enumerator|emuPower_MainBU = EMU_BUINACT_PWRCON_MAINBU,
DECL|emuPower_NoDiode|enumerator|emuPower_NoDiode = EMU_BUINACT_PWRCON_NODIODE,
DECL|emuPower_None|enumerator|emuPower_None = EMU_BUINACT_PWRCON_NONE,
DECL|emuProbe_BUIN|enumerator|emuProbe_BUIN = EMU_BUCTRL_PROBE_BUIN,
DECL|emuProbe_BUOUT|enumerator|emuProbe_BUOUT = EMU_BUCTRL_PROBE_BUOUT
DECL|emuProbe_Disable|enumerator|emuProbe_Disable = EMU_BUCTRL_PROBE_DISABLE,
DECL|emuProbe_VDDDReg|enumerator|emuProbe_VDDDReg = EMU_BUCTRL_PROBE_VDDDREG,
DECL|emuRes_Res0|enumerator|emuRes_Res0 = EMU_PWRCONF_PWRRES_RES0,
DECL|emuRes_Res1|enumerator|emuRes_Res1 = EMU_PWRCONF_PWRRES_RES1,
DECL|emuRes_Res2|enumerator|emuRes_Res2 = EMU_PWRCONF_PWRRES_RES2,
DECL|emuRes_Res3|enumerator|emuRes_Res3 = EMU_PWRCONF_PWRRES_RES3,
DECL|emuVScaleEM01_HighPerformance|enumerator|emuVScaleEM01_HighPerformance = _EMU_STATUS_VSCALE_VSCALE2,
DECL|emuVScaleEM01_LowPower|enumerator|emuVScaleEM01_LowPower = _EMU_STATUS_VSCALE_VSCALE0,
DECL|emuVScaleEM23_FastWakeup|enumerator|emuVScaleEM23_FastWakeup = _EMU_CTRL_EM23VSCALE_VSCALE2,
DECL|emuVScaleEM23_LowPower|enumerator|emuVScaleEM23_LowPower = _EMU_CTRL_EM23VSCALE_VSCALE0,
DECL|emuVScaleEM4H_FastWakeup|enumerator|emuVScaleEM4H_FastWakeup = _EMU_CTRL_EM4HVSCALE_VSCALE2,
DECL|emuVScaleEM4H_LowPower|enumerator|emuVScaleEM4H_LowPower = _EMU_CTRL_EM4HVSCALE_VSCALE0,
DECL|emuVmonChannel_ALTAVDD|enumerator|emuVmonChannel_ALTAVDD,
DECL|emuVmonChannel_AVDD|enumerator|emuVmonChannel_AVDD,
DECL|emuVmonChannel_DVDD|enumerator|emuVmonChannel_DVDD,
DECL|emuVmonChannel_IOVDD0|enumerator|emuVmonChannel_IOVDD0
DECL|enable|member|bool enable;
DECL|enable|member|bool enable; /**< Enable VMON channel */
DECL|enable|member|bool enable; /**< Enable VMON channel */
DECL|fallThreshold|member|int fallThreshold; /**< Falling threshold (mV) */
DECL|fallWakeup|member|bool fallWakeup; /**< Wake up from EM4H on falling edge */
DECL|fallWakeup|member|bool fallWakeup; /**< Wake up from EM4H on falling edge */
DECL|inactivePower|member|EMU_Power_TypeDef inactivePower;
DECL|lockConfig|member|bool lockConfig; /**< Lock configuration of regulator, BOD and oscillator */
DECL|mVout|member|uint16_t mVout; /**< Target output voltage (mV) */
DECL|maxCurrent_mA|member|uint16_t maxCurrent_mA; /**< Maximum average DCDC output current (mA).
DECL|osc|member|EMU_EM4Osc_TypeDef osc; /**< EM4 duty oscillator */
DECL|powerConfig|member|EMU_PowerConfig_TypeDef powerConfig; /**< Device external power configuration.
DECL|probe|member|EMU_Probe_TypeDef probe;
DECL|resistor|member|EMU_Resistor_TypeDef resistor;
DECL|retDisable|member|bool retDisable; /**< Disable IO0 retention when voltage drops below threshold (IOVDD only) */
DECL|reverseCurrentControl|member|reverseCurrentControl; /**< Low-noise reverse current control.
DECL|riseThreshold|member|int riseThreshold; /**< Rising threshold (mV) */
DECL|riseWakeup|member|bool riseWakeup; /**< Wake up from EM4H on rising edge */
DECL|riseWakeup|member|bool riseWakeup; /**< Wake up from EM4H on rising edge */
DECL|statusPinEnable|member|bool statusPinEnable;
DECL|threshold|member|int threshold; /**< Trigger threshold (mV) */
DECL|vScaleEM01LowPowerVoltageEnable|member|bool vScaleEM01LowPowerVoltageEnable; /**< EM0/1 low power voltage status */
DECL|vScaleEM23Voltage|member|EMU_VScaleEM23_TypeDef vScaleEM23Voltage; /**< EM2/3 voltage scaling level */
DECL|vScaleEM4HVoltage|member|EMU_VScaleEM4H_TypeDef vScaleEM4HVoltage;/**< EM4H voltage scaling level */
DECL|voutMed|member|bool voutMed;
DECL|voutStrong|member|bool voutStrong;
DECL|voutWeak|member|bool voutWeak;
DECL|vreg|member|bool vreg; /**< Enable EM4 voltage regulator */
