// Seed: 4110154326
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    output wor id_5
);
  struct packed {
    logic id_7;
    logic id_8;
  } id_9;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4
);
  parameter id_6 = 1 * -1;
  assign id_2 = 1;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output wor id_5,
    output supply1 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input uwire id_11,
    input supply0 id_12,
    inout uwire id_13,
    input wor id_14,
    input uwire id_15,
    output tri0 id_16,
    input wor id_17
    , id_20,
    output tri1 id_18
);
  initial assume (-1);
  logic id_21;
  logic [-1 'b0 : 1] id_22;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_5,
      id_2,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_21 = id_4;
  logic id_23;
  ;
endmodule
