AArch64 IDC1.MP.RF+dc-dsb-ic-dsb+addr-1
CacheType=IDC
{
  0:X0=NOP;
  0:X1=P1:Lself; 0:X3=z;
  1:X1=P1:Lself; 1:X3=z;
}
P0           | P1           ;
STR W0,[X1]  |  LDR W2,[X3] ;
DC CVAU,X1   |  EOR W6,W7,W7;
DSB ISH      |  ADD X1,X1,W6,SXTW;
IC IVAU,X1   |  BR X1       ;
DSB ISH      | Lself:       ;
MOV W2,#1    |  B Lend      ;
STR W2,[X3]  |  MOV W9,#1   ;
             | Lend:        ;
exists 1:X2=1 /\ 1:X9=0
