//===-- ShaktiInstPrinter.cpp - Convert Shakti MCInst to assembly syntax ---===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This class prints an Shakti MCInst to a .s file.
//
//===----------------------------------------------------------------------===//

#define DEBUG_TYPE "asm-printer"

#include "ShaktiInstPrinter.h"
#include "MCTargetDesc/ShaktiMCTargetDesc.h"
#include "ShaktiInstrInfo.h"
#include "llvm/ADT/StringExtras.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSymbol.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"

using namespace llvm;

#include "ShaktiGenAsmWriter.inc"

namespace {
void printExpr(const MCExpr *Expr, const MCAsmInfo *MAI, raw_ostream &OS) {
  int Offset = 0;
  const MCSymbolRefExpr *SRE;

  if (const MCBinaryExpr *BE = dyn_cast<MCBinaryExpr>(Expr)) {
    SRE = dyn_cast<MCSymbolRefExpr>(BE->getLHS());
    const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(BE->getRHS());
    assert(SRE && CE && "Binary expression must be sym+const.");
    Offset = CE->getValue();
  } else if (!(SRE = dyn_cast<MCSymbolRefExpr>(Expr))) {
    Expr->print(OS, MAI);
    return;
  }

  MCSymbolRefExpr::VariantKind Kind = SRE->getKind();

  OS << SRE->getSymbol();

  if (Offset) {
    if (Offset > 0)
      OS << '+';
    OS << Offset;
  }

  if (Kind != MCSymbolRefExpr::VK_None)
    OS << ')';
}
} // namespace

void ShaktiInstPrinter::printRegName(raw_ostream &OS, unsigned RegNo) const {
  OS << StringRef(getRegisterName(RegNo)).lower();
}

void ShaktiInstPrinter::printInst(const MCInst *MI, raw_ostream &O,
                                 StringRef Annot, const MCSubtargetInfo &STI) {

  // NOP is or s0, s0, 0
  if (MI->getOpcode() == Shakti::ORSSI && MI->getOperand(0).isReg() &&
      MI->getOperand(0).getReg() == Shakti::S0 && MI->getOperand(1).isReg() &&
      MI->getOperand(1).getReg() == Shakti::S0 && MI->getOperand(2).isImm() &&
      MI->getOperand(2).getImm() == 0) {
    O << "\tnop";
    return;
  }

  printInstruction(MI, O);
  printAnnotation(O, Annot);
}

void ShaktiInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
                                    raw_ostream &O) {
  const MCOperand &Op = MI->getOperand(OpNo);
  if (Op.isReg()) {
    printRegName(O, Op.getReg());
    return;
  }

  if (Op.isImm()) {
    O << Op.getImm();
    return;
  }

  assert(Op.isExpr() && "unknown operand kind in printOperand");
  printExpr(Op.getExpr(), &MAI, O);
}

void ShaktiInstPrinter::printMemOperand(const MCInst *MI, int opNum,
                                       raw_ostream &O) {
  // Register/offset
  assert(MI->getOperand(opNum).isReg());
  assert(MI->getOperand(opNum + 1).isImm());

  if (MI->getOperand(opNum + 1).getImm())
    printOperand(MI, opNum + 1, O);

  O << "(";
  printOperand(MI, opNum, O);
  O << ")";
}
