
==============================================================================
XRT Build Version: 2.11.0 (Vitis)
       Build Date: 2021-05-09 10:44:26
          Hash ID: bd505ed07a214de4e81766cde606efa4f8eb1bbb
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:58
   Version:                2.11.0
   Kernels:                krnl_vadd
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          b815d858-7de3-7ed1-dea4-6c7cb52a9152
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 vendor
   Board:                  lib
   Name:                   system
   Version:                1.0
   Generated Version:      Vivado 2021.1 (SW Build: 3247384)
   Created:                Wed Jan 12 05:55:37 2022
   FPGA Device:            XCK26
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:kv260:1.1
   Board Part:             xilinx.com:kv260:part0:1.1
   Platform VBNV:          vendor_lib_system_1_0
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         HPC0
   Index:        0
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HPC1
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP0
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         HP1
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP2
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP3
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: krnl_vadd

Definition
----------
   Signature: krnl_vadd (void* in1, void* in2, void* out_r, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_vadd_1
   Base Address: 0x80030000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HP0 (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HP0 (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HP0 (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:58 (SW BUILD: 1933)
   Command Line:  v++ --advanced.misc solution_name=link --advanced.param compiler.addOutputTypes=sd_card --advanced.param compiler.skipTimingCheckAndFrequencyScaling=1 --config ./app_system_hw_link/Hardware/vadd_container.cfg --connectivity.nk krnl_vadd:1:krnl_vadd_1 --input_files ./app_kernels/Hardware/build/krnl_vadd.xo --link --log_dir binary_container_1.build/logs --messageDb binary_container_1.mdb --optimize 0 --output ./app_system_hw_link/Hardware/vadd_container.xclbin --platform E:\KV260\package\embed_platform\export\embed_platform\embed_platform.xpfm --report_dir binary_container_1.build/reports --report_level 0 --save-temps --target hw --temp_dir binary_container_1.build 
   Options:       --advanced.misc solution_name=link
                  --advanced.param compiler.addOutputTypes=sd_card
                  --advanced.param compiler.skipTimingCheckAndFrequencyScaling=1
                  --config ./app_system_hw_link/Hardware/vadd_container.cfg
                  --connectivity.nk krnl_vadd:1:krnl_vadd_1
                  --input_files ./app_kernels/Hardware/build/krnl_vadd.xo
                  --link
                  --log_dir binary_container_1.build/logs
                  --messageDb binary_container_1.mdb
                  --optimize 0
                  --output ./app_system_hw_link/Hardware/vadd_container.xclbin
                  --platform E:\KV260\package\embed_platform\export\embed_platform\embed_platform.xpfm
                  --report_dir binary_container_1.build/reports
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir binary_container_1.build 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
