// Seed: 2914154338
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    id_10,
    output logic id_4,
    output wor id_5,
    output tri0 id_6,
    output logic id_7,
    input uwire id_8
);
  always $display(id_3);
  assign id_5 = id_3;
  logic [7:0] id_11, id_12;
  wire id_13, id_14, id_15, id_16, id_17;
  assign id_6 = -1;
  wire id_18, id_19;
  assign id_13 = id_12[1];
  module_0 modCall_1 (
      id_19,
      id_10,
      id_16
  );
  initial id_7 <= -1;
  assign id_12[(1)] = -1'b0;
  always_comb @(id_15) begin : LABEL_0
    id_4 <= -1;
  end
endmodule
