// Seed: 3868299842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge id_5 <= {id_5, 1} or negedge id_3) $display(id_3 > id_5);
  supply0 id_8;
  assign id_8 = 1'b0;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    output tri0 id_8,
    output tri0 id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12
  );
  wire id_13, id_14;
  wire id_15;
endmodule
