
---------- Begin Simulation Statistics ----------
final_tick                                82905244500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262565                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691760                       # Number of bytes of host memory used
host_op_rate                                   263081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   380.86                       # Real time elapsed on the host
host_tick_rate                              217680088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082905                       # Number of seconds simulated
sim_ticks                                 82905244500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695781                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095380                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101774                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727618                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477693                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.658105                       # CPI: cycles per instruction
system.cpu.discardedOps                        190622                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610077                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402206                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001365                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33251972                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.603098                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165810489                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132558517                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       603578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1208622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            472                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111086                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56787                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136113                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64877                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19972800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19972800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200990                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200990    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200990                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082586750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854497000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            337981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       640311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          131308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           267065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          267064                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       337234                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1811871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1813667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72545472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72612608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168345                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           773391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 772851     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    540      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             773391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1133838000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         906448996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               403973                       # number of demand (read+write) hits
system.l2.demand_hits::total                   404052                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data              403973                       # number of overall hits
system.l2.overall_hits::total                  404052                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200326                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200994                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            200326                       # number of overall misses
system.l2.overall_misses::total                200994                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16968675500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17020804000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52128500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16968675500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17020804000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           604299                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               605046                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          604299                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              605046                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.331501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332196                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.331501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332196                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78036.676647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84705.307848                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84683.144770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78036.676647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84705.307848                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84683.144770                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111086                       # number of writebacks
system.l2.writebacks::total                    111086                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200990                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14965193500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15010642000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14965193500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15010642000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.331495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332190                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.331495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332190                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68036.676647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74705.691337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74683.526544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68036.676647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74705.691337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74683.526544                       # average overall mshr miss latency
system.l2.replacements                         168345                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       529225                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           529225                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       529225                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       529225                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            130952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136113                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11842196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11842196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        267065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            267065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.509662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87002.681595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87002.681595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10481076000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10481076000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.509662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.509662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77002.755064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77002.755064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78036.676647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78036.676647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68036.676647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68036.676647                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        273021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            273021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5126479500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5126479500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       337234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        337234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.190411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.190411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79835.539532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79835.539532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4484117500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4484117500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.190399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.190399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69836.276846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69836.276846                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31888.830830                       # Cycle average of tags in use
system.l2.tags.total_refs                     1208551                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.009313                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.492892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.818299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31763.519638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973170                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15917                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15463                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9869561                       # Number of tag accesses
system.l2.tags.data_accesses                  9869561                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111086                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            515673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         154641701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             155157374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       515673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           515673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85754575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85754575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85754575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           515673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        154641701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            240911949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002926106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6650                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              523410                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104547                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111086                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2950596750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6718521750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14682.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33432.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137993                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69765                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.556101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.513044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.387430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69211     66.40%     66.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13795     13.23%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2441      2.34%     81.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1453      1.39%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9498      9.11%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1423      1.37%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          390      0.37%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          362      0.35%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5667      5.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104240                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.216692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.748241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.351337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6481     97.46%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      0.57%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.92%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6650                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.700150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4402     66.20%     66.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.48%     66.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2036     30.62%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.54%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6650                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7107584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       155.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    155.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82905211000                       # Total gap between requests
system.mem_ctrls.avgGap                     265657.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7107584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 515673.046474158822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 154615453.790742993355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85731415.941967338324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18075500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6700446250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1968136103750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27059.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33448.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17717229.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            370708800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197013630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716841720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287689860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6544072080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21094304070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14071989600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43282619760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.073362                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36363403750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2768220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43773620750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            373664760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            198577170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           717984120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292022460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6544072080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21442149990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13779066720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43347537300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.856395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35600735250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2768220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44536289250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662620                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662620                       # number of overall hits
system.cpu.icache.overall_hits::total         9662620                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54845000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54845000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54845000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54845000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663367                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663367                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73420.348059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73420.348059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73420.348059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73420.348059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54098000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54098000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54098000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54098000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72420.348059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72420.348059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72420.348059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72420.348059                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662620                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73420.348059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73420.348059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54098000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54098000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72420.348059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72420.348059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.851071                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663367                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.234270                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.851071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327481                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51412760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51412760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51413269                       # number of overall hits
system.cpu.dcache.overall_hits::total        51413269                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       655352                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655352                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       663262                       # number of overall misses
system.cpu.dcache.overall_misses::total        663262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23636017500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23636017500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23636017500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23636017500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076531                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012736                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012736                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36066.140792                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36066.140792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35636.019401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35636.019401                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       204635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.522151                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       529225                       # number of writebacks
system.cpu.dcache.writebacks::total            529225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58958                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       596394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       596394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       604299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       604299                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21447210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21447210000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22119177999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22119177999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011454                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011454                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011604                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35961.478486                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35961.478486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36603.035913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36603.035913                       # average overall mshr miss latency
system.cpu.dcache.replacements                 603274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40788075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40788075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       329946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        329946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8180860500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8180860500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24794.543653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24794.543653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       329329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       329329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7828148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7828148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23769.992925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23769.992925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10624685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10624685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15455157000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15455157000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47494.997019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47494.997019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58341                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58341                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       267065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       267065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13619062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13619062000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50995.308258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50995.308258                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    671967999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    671967999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85005.439469                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85005.439469                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.880005                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            604298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.079456                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.880005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984258                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984258                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417217154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417217154                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82905244500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
