
#Begin clock constraint
define_clock -name {LED_VHDL|CLK} {p:LED_VHDL|CLK} -period 6.664 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 3.332 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {VGA_PLL|PLLOUTGLOBAL_derived_clock} {n:VGA_PLL|PLLOUTGLOBAL_derived_clock} -period 6.664 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 3.332 -route 0.000 
#End clock constraint
