

================================================================
== Vivado HLS Report for 'aes_mixColumns'
================================================================
* Date:           Mon Nov 19 14:15:00 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        encrypt
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     17.06|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   82|   82|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- mix     |   80|   80|        24|         19|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    707|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    291|
|Register         |        -|      -|     246|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     246|    998|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_265_p2                       |     +    |      0|  0|  15|           3|           5|
    |sum1_fu_212_p2                      |     +    |      0|  0|  39|          32|          32|
    |sum2_fu_233_p2                      |     +    |      0|  0|  39|          32|          32|
    |sum3_fu_254_p2                      |     +    |      0|  0|  39|          32|          32|
    |sum_fu_191_p2                       |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage10_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage11_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage12_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage13_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage14_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage15_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage16_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage17_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage17_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage18_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage1_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage2_01001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage3_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage5_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state13_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state14_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state19_pp0_stage17_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state23_pp0_stage2_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_967                    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_974                    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_981                    |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage2_11001           |    or    |      0|  0|   8|           1|           1|
    |tmp_2_fu_202_p2                     |    or    |      0|  0|  11|           4|           1|
    |tmp_3_fu_223_p2                     |    or    |      0|  0|  11|           4|           2|
    |tmp_4_fu_244_p2                     |    or    |      0|  0|  11|           4|           2|
    |tmp_4_i1_fu_347_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i2_fu_389_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i3_fu_431_p3                  |  select  |      0|  0|   8|           1|           8|
    |tmp_4_i_fu_303_p3                   |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   8|           1|           2|
    |e_fu_280_p2                         |    xor   |      0|  0|  15|           8|           8|
    |tmp1_fu_311_p2                      |    xor   |      0|  0|  15|           8|           8|
    |tmp2_fu_355_p2                      |    xor   |      0|  0|  15|           8|           8|
    |tmp3_fu_397_p2                      |    xor   |      0|  0|  15|           8|           8|
    |tmp_2_i1_fu_341_p2                  |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i2_fu_383_p2                  |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i3_fu_425_p2                  |    xor   |      0|  0|  15|           8|           5|
    |tmp_2_i_fu_297_p2                   |    xor   |      0|  0|  15|           8|           5|
    |tmp_5_fu_360_p2                     |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_fu_275_p2                     |    xor   |      0|  0|  15|           8|           8|
    |tmp_7_fu_402_p2                     |    xor   |      0|  0|  15|           8|           8|
    |tmp_8_fu_439_p2                     |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_fu_317_p2                     |    xor   |      0|  0|  15|           8|           8|
    |x_assign_1_fu_323_p2                |    xor   |      0|  0|  15|           8|           8|
    |x_assign_2_fu_365_p2                |    xor   |      0|  0|  15|           8|           8|
    |x_assign_3_fu_407_p2                |    xor   |      0|  0|  15|           8|           8|
    |x_assign_fu_271_p2                  |    xor   |      0|  0|  15|           8|           8|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 707|         310|         323|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  105|         22|    1|         22|
    |ap_enable_reg_pp0_iter1             |   15|          3|    1|          3|
    |ap_sig_ioackin_m_axi_buf_r_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_buf_r_WREADY   |    9|          2|    1|          2|
    |buf_r_blk_n_AR                      |    9|          2|    1|          2|
    |buf_r_blk_n_AW                      |    9|          2|    1|          2|
    |buf_r_blk_n_B                       |    9|          2|    1|          2|
    |buf_r_blk_n_R                       |    9|          2|    1|          2|
    |buf_r_blk_n_W                       |    9|          2|    1|          2|
    |i_phi_fu_168_p4                     |    9|          2|    5|         10|
    |i_reg_164                           |    9|          2|    5|         10|
    |m_axi_buf_r_ARADDR                  |   27|          5|   32|        160|
    |m_axi_buf_r_AWADDR                  |   27|          5|   32|        160|
    |m_axi_buf_r_WDATA                   |   27|          5|    8|         40|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  291|         60|   92|        421|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_reg_489                           |   8|   0|    8|          0|
    |ap_CS_fsm                           |  21|   0|   21|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_buf_r_WREADY   |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_452        |   1|   0|    1|          0|
    |b_reg_496                           |   8|   0|    8|          0|
    |buf_addr_25_reg_463                 |  32|   0|   32|          0|
    |buf_addr_26_reg_470                 |  32|   0|   32|          0|
    |buf_addr_27_reg_477                 |  32|   0|   32|          0|
    |buf_addr_reg_456                    |  32|   0|   32|          0|
    |c_reg_503                           |   8|   0|    8|          0|
    |d_reg_523                           |   8|   0|    8|          0|
    |e_reg_529                           |   8|   0|    8|          0|
    |i_2_reg_484                         |   5|   0|    5|          0|
    |i_reg_164                           |   5|   0|    5|          0|
    |tmp_5_reg_535                       |   8|   0|    8|          0|
    |tmp_6_reg_517                       |   8|   0|    8|          0|
    |tmp_7_reg_540                       |   8|   0|    8|          0|
    |tmp_8_reg_545                       |   8|   0|    8|          0|
    |tmp_reg_452                         |   1|   0|    1|          0|
    |x_assign_reg_511                    |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 246|   0|  246|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_start              |  in |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_done               | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_idle               | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|ap_ready              | out |    1| ap_ctrl_hs | aes_mixColumns | return value |
|m_axi_buf_r_AWVALID   | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWREADY   |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWADDR    | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWID      | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWLEN     | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWSIZE    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWBURST   | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWLOCK    | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWCACHE   | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWPROT    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWQOS     | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWREGION  | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_AWUSER    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WVALID    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WREADY    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WDATA     | out |    8|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WSTRB     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WLAST     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WID       | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_WUSER     | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARVALID   | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARREADY   |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARADDR    | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARID      | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARLEN     | out |   32|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARSIZE    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARBURST   | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARLOCK    | out |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARCACHE   | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARPROT    | out |    3|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARQOS     | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARREGION  | out |    4|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_ARUSER    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RVALID    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RREADY    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RDATA     |  in |    8|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RLAST     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RID       |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RUSER     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_RRESP     |  in |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BVALID    |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BREADY    | out |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BRESP     |  in |    2|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BID       |  in |    1|    m_axi   |      buf_r     |    pointer   |
|m_axi_buf_r_BUSER     |  in |    1|    m_axi   |      buf_r     |    pointer   |
|buf_offset            |  in |   32|   ap_none  |   buf_offset   |    scalar    |
+----------------------+-----+-----+------------+----------------+--------------+

