
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+44 (git sha1 88c849d11, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `/home/vsduser/vsdsynth/outdir_openMSP430/openMSP430.ys' --

1. Executing Liberty frontend: /home/vsduser/vsdsynth/osu018_stdcells.lib
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/openMSP430.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/openMSP430.v' to AST representation.
Generating RTLIL representation for module `\openMSP430'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_execution_unit.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v' to AST representation.
Generating RTLIL representation for module `\omsp_execution_unit'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_dbg_hwbrk.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_dbg_hwbrk.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_hwbrk'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v' to AST representation.
Generating RTLIL representation for module `\omsp_mem_backbone'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_scan_mux.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_scan_mux.v' to AST representation.
Generating RTLIL representation for module `\omsp_scan_mux'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_multiplier.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_multiplier.v' to AST representation.
Generating RTLIL representation for module `\omsp_multiplier'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_sfr.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_sfr.v' to AST representation.
Generating RTLIL representation for module `\omsp_sfr'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_alu.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_alu.v' to AST representation.
Generating RTLIL representation for module `\omsp_alu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_register_file.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_register_file.v' to AST representation.
Generating RTLIL representation for module `\omsp_register_file'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/openMSP430_undefines.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/openMSP430_undefines.v' to AST representation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_dbg.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_dbg.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg'.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_dbg.v:240.1-278.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_dbg.v:746.1-756.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_clock_module.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_clock_module.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_module'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_i2c'.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:239.1-270.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:357.1-391.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_and_gate.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_and_gate.v' to AST representation.
Generating RTLIL representation for module `\omsp_and_gate'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_watchdog.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_watchdog.v' to AST representation.
Generating RTLIL representation for module `\omsp_watchdog'.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_watchdog.v:512.1-518.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_clock_gate.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_clock_gate.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_gate'.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_clock_gate.v:76.1-78.31 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_frontend.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_frontend.v' to AST representation.
Generating RTLIL representation for module `\omsp_frontend'.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_frontend.v:254.1-273.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_frontend.v:691.1-723.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_frontend.v:742.1-751.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_frontend.v:768.1-787.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_frontend.v:879.1-910.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_sync_reset.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_sync_reset.v' to AST representation.
Generating RTLIL representation for module `\omsp_sync_reset'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/openMSP430_defines.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/openMSP430_defines.v' to AST representation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_clock_mux.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_clock_mux.v' to AST representation.
Generating RTLIL representation for module `\omsp_clock_mux'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_wakeup_cell.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_wakeup_cell.v' to AST representation.
Generating RTLIL representation for module `\omsp_wakeup_cell'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_sync_cell.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_sync_cell.v' to AST representation.
Generating RTLIL representation for module `\omsp_sync_cell'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/vsduser/vsdsynth/verilog/omsp_dbg_uart.v
Parsing Verilog input from `/home/vsduser/vsdsynth/verilog/omsp_dbg_uart.v' to AST representation.
Generating RTLIL representation for module `\omsp_dbg_uart'.
Note: Assuming pure combinatorial block at /home/vsduser/vsdsynth/verilog/omsp_dbg_uart.v:160.1-181.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

25. Executing HIERARCHY pass (managing design hierarchy).

25.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

25.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removing unused module `\omsp_dbg_uart'.
Removing unused module `\omsp_wakeup_cell'.
Removing unused module `\omsp_clock_mux'.
Removing unused module `\omsp_clock_gate'.
Removing unused module `\omsp_and_gate'.
Removing unused module `\omsp_scan_mux'.
Removing unused module `\omsp_dbg_hwbrk'.
Removed 7 unused modules.

26. Executing SYNTH pass.

26.1. Executing HIERARCHY pass (managing design hierarchy).

26.1.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

26.1.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removed 0 unused modules.

26.2. Executing PROC pass (convert processes to netlists).

26.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:550$1232 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:534$1229 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:512$1223 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:502$1222 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:192$1208 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_sync_reset.v:70$1865 in module omsp_sync_reset.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:456$1182 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:447$1175 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:437$1174 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:432$1173 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:412$1172 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:394$1165 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:357$1133 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:331$1125 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:305$1118 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:273$1079 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:239$1056 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:207$1050 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:174$1047 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:163$1041 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:153$1035 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:131$1024 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:126$1023 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1243$1010 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1142$1004 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1138$1002 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:954$986 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:950$982 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:632$966 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:287$956 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:248$950 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:788$934 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:759$907 in module omsp_dbg.
Removed 1 dead cases from process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:746$902 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:746$902 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:726$894 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:715$890 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:696$880 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:679$871 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:646$860 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:446$837 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:433$830 in module omsp_dbg.
Marked 3 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:414$814 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:396$809 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:389$808 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:354$804 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:328$795 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:240$792 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:567$728 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:543$725 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:519$722 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:495$719 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:471$716 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:447$713 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:423$710 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:399$707 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:375$704 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:351$701 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:327$698 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:303$695 in module omsp_register_file.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:275$692 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:245$686 in module omsp_register_file.
Marked 3 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:162$667 in module omsp_register_file.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:182$492 in module omsp_sfr.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:381$457 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:323$453 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:312$451 in module omsp_multiplier.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:272$437 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:253$435 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:224$433 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:197$432 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:172$431 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:1000$1736 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:913$1699 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:879$1689 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:860$1676 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:854$1670 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:848$1667 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:842$1664 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:812$1644 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:805$1629 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:790$1628 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:768$1624 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:742$1623 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:727$1622 in module omsp_frontend.
Marked 8 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:691$1617 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:654$1611 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:636$1605 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:621$1604 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:588$1601 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:565$1600 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:540$1597 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:501$1582 in module omsp_frontend.
Marked 3 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:474$1575 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:432$1549 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:426$1548 in module omsp_frontend.
Marked 65 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:302$1328 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:287$1325 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:276$1310 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:254$1284 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:375$391 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:360$388 in module omsp_mem_backbone.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:346$386 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:336$385 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:318$377 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:306$376 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_sync_cell.v:72$1888 in module omsp_sync_cell.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:407$233 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:392$231 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:387$229 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:378$225 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:364$215 in module omsp_execution_unit.
Removed a total of 1 dead cases.

26.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 38 redundant assignments.
Promoted 85 assignments to connections.

26.2.4. Executing PROC_INIT pass (extract init attributes).

26.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \por in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:550$1232'.
Found async reset \por in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:534$1229'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:502$1222'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:192$1208'.
Found async reset \rst_a in `\omsp_sync_reset.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_reset.v:70$1865'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:456$1182'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:447$1175'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:437$1174'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:432$1173'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:412$1172'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:394$1165'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:331$1125'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:305$1118'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:273$1079'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:207$1050'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:174$1047'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:163$1041'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:153$1035'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:131$1024'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:126$1023'.
Found async reset \por in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1243$1010'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1142$1004'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1138$1002'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:954$986'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:950$982'.
Found async reset \por in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:632$966'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:287$956'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:248$950'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:788$934'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:759$907'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:726$894'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:715$890'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:696$880'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:679$871'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:646$860'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:446$837'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:433$830'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:414$814'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:396$809'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:389$808'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:354$804'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:328$795'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:567$728'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:543$725'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:519$722'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:495$719'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:471$716'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:447$713'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:423$710'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:399$707'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:375$704'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:351$701'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:327$698'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:303$695'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:275$692'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:245$686'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:162$667'.
Found async reset \puc_rst in `\omsp_sfr.$proc$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:182$492'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:381$457'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:323$453'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:312$451'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:272$437'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:253$435'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:224$433'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:197$432'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:172$431'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:1000$1736'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:913$1699'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:860$1676'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:854$1670'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:848$1667'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:842$1664'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:812$1644'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:805$1629'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:790$1628'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:727$1622'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:654$1611'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:636$1605'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:621$1604'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:588$1601'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:565$1600'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:540$1597'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:501$1582'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:474$1575'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:432$1549'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:426$1548'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:302$1328'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:287$1325'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:276$1310'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:375$391'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:360$388'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:346$386'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:336$385'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:318$377'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:306$376'.
Found async reset \rst in `\omsp_sync_cell.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_cell.v:72$1888'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:407$233'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:392$231'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:387$229'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:378$225'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:364$215'.

26.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~201 debug messages>

26.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:550$1232'.
     1/1: $0\wdt_reset[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:534$1229'.
     1/1: $0\wdtifg[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:512$1223'.
     1/1: $1\wdtqn[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:502$1222'.
     1/1: $0\wdtcnt[15:0]
Creating decoders for process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:192$1208'.
     1/1: $0\wdtctl[7:0]
Creating decoders for process `\omsp_sync_reset.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_reset.v:70$1865'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:456$1182'.
     1/1: $0\dbg_rd[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:447$1175'.
     1/1: $0\dbg_wr[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:437$1174'.
     1/1: $0\dbg_din_hi[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:432$1173'.
     1/1: $0\dbg_din_lo[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:412$1172'.
     1/2: $0\dbg_bw[0:0]
     2/2: $0\dbg_addr[5:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:394$1165'.
     1/1: $0\dbg_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:357$1133'.
     1/1: $1\dbg_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:331$1125'.
     1/1: $0\dbg_i2c_sda_out[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:305$1118'.
     1/1: $0\shift_buf[8:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:273$1079'.
     1/1: $0\i2c_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:239$1056'.
     1/1: $1\i2c_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:207$1050'.
     1/1: $0\i2c_active_seq[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:174$1047'.
     1/1: $0\scl_re_dly[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:163$1041'.
     1/1: $0\scl_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:153$1035'.
     1/1: $0\sda_in_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:131$1024'.
     1/1: $0\sda_in_buf[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:126$1023'.
     1/1: $0\scl_buf[1:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1243$1010'.
     1/1: $0\dbg_rst_noscan[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1142$1004'.
     1/1: $0\smclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1138$1002'.
     1/1: $0\smclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:954$986'.
     1/1: $0\aclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:950$982'.
     1/1: $0\aclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:632$966'.
     1/1: $0\lfxt_clk_dly[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:287$956'.
     1/1: $0\bcsctl2[7:0]
Creating decoders for process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:248$950'.
     1/1: $0\bcsctl1[7:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:788$934'.
     1/1: $0\dbg_mem_rd_dly[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:759$907'.
     1/1: $0\mem_state[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:746$902'.
     1/1: $1\mem_state_nxt[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:726$894'.
     1/1: $0\mem_startb[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:715$890'.
     1/1: $0\mem_burst[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:696$880'.
     1/1: $0\halt_flag[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:679$871'.
     1/1: $0\inc_step[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:646$860'.
     1/1: $0\dbg_rd_rdy[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:446$837'.
     1/1: $0\mem_cnt[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:433$830'.
     1/1: $0\mem_addr[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:414$814'.
     1/1: $0\mem_data[15:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:396$809'.
     1/1: $0\mem_start[0:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:389$808'.
     1/1: $0\mem_ctl[2:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:354$804'.
     1/1: $0\cpu_stat[1:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:328$795'.
     1/1: $0\cpu_ctl[3:0]
Creating decoders for process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:240$792'.
     1/1: $1\reg_dec[24:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:567$728'.
     1/1: $0\r15[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:543$725'.
     1/1: $0\r14[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:519$722'.
     1/1: $0\r13[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:495$719'.
     1/1: $0\r12[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:471$716'.
     1/1: $0\r11[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:447$713'.
     1/1: $0\r10[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:423$710'.
     1/1: $0\r9[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:399$707'.
     1/1: $0\r8[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:375$704'.
     1/1: $0\r7[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:351$701'.
     1/1: $0\r6[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:327$698'.
     1/1: $0\r5[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:303$695'.
     1/1: $0\r4[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:275$692'.
     1/1: $0\r3[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:245$686'.
     1/1: $0\r2[15:0]
Creating decoders for process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:162$667'.
     1/1: $0\r1[15:0]
Creating decoders for process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
     1/1: $1\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.$result[4:0]$655
Creating decoders for process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
     1/1: $1\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.$result[4:0]$643
Creating decoders for process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
     1/1: $1\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.$result[4:0]$631
Creating decoders for process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
     1/1: $1\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.$result[4:0]$619
Creating decoders for process `\omsp_sfr.$proc$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:182$492'.
     1/1: $0\wdtie[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:381$457'.
     1/1: $0\cycle[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:323$453'.
     1/1: $0\acc_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:312$451'.
     1/1: $0\sign_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:272$437'.
     1/1: $0\sumext_s[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:253$435'.
     1/1: $0\reshi[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:224$433'.
     1/1: $0\reslo[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:197$432'.
     1/1: $0\op2[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:172$431'.
     1/1: $0\op1[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:1000$1736'.
     1/1: $0\inst_alu[11:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:913$1699'.
     1/1: $0\e_state[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:879$1689'.
     1/1: $1\e_state_nxt[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:860$1676'.
     1/1: $0\exec_dext_rdy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:854$1670'.
     1/1: $0\exec_src_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:848$1667'.
     1/1: $0\exec_dst_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:842$1664'.
     1/1: $0\exec_jmp[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:812$1644'.
     1/1: $0\inst_sz[1:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:805$1629'.
     1/1: $0\inst_bw[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:790$1628'.
     1/1: $0\inst_ad[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:768$1624'.
     1/6: $6\inst_ad_nxt[7:0]
     2/6: $5\inst_ad_nxt[7:0]
     3/6: $4\inst_ad_nxt[7:0]
     4/6: $3\inst_ad_nxt[7:0]
     5/6: $2\inst_ad_nxt[7:0]
     6/6: $1\inst_ad_nxt[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:742$1623'.
     1/6: $6\sconst_nxt[15:0]
     2/6: $5\sconst_nxt[15:0]
     3/6: $4\sconst_nxt[15:0]
     4/6: $3\sconst_nxt[15:0]
     5/6: $2\sconst_nxt[15:0]
     6/6: $1\sconst_nxt[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:727$1622'.
     1/1: $0\inst_as[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:691$1617'.
     1/8: $8\inst_as_nxt[12:0]
     2/8: $7\inst_as_nxt[12:0]
     3/8: $6\inst_as_nxt[12:0]
     4/8: $5\inst_as_nxt[12:0]
     5/8: $4\inst_as_nxt[12:0]
     6/8: $3\inst_as_nxt[12:0]
     7/8: $2\inst_as_nxt[12:0]
     8/8: $1\inst_as_nxt[12:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:654$1611'.
     1/1: $0\inst_src_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:636$1605'.
     1/1: $0\inst_dest_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:621$1604'.
     1/1: $0\inst_mov[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:588$1601'.
     1/1: $0\inst_jmp_bin[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:565$1600'.
     1/1: $0\inst_so[7:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:540$1597'.
     1/1: $0\inst_type[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:501$1582'.
     1/1: $0\inst_dext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:474$1575'.
     1/1: $0\inst_sext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:432$1549'.
     1/1: $0\pmem_busy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:426$1548'.
     1/1: $0\pc[15:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
     1/70: $65\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1539
     2/70: $64\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1536
     3/70: $63\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1533
     4/70: $62\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1530
     5/70: $61\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1527
     6/70: $60\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1524
     7/70: $59\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1521
     8/70: $58\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1518
     9/70: $57\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1515
    10/70: $56\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1512
    11/70: $55\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1509
    12/70: $54\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1506
    13/70: $53\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1503
    14/70: $52\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1500
    15/70: $51\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1497
    16/70: $50\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1494
    17/70: $49\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1491
    18/70: $48\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1488
    19/70: $47\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1485
    20/70: $46\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1482
    21/70: $45\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1479
    22/70: $44\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1476
    23/70: $43\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1473
    24/70: $42\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1470
    25/70: $41\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1467
    26/70: $40\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1464
    27/70: $39\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1461
    28/70: $38\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1458
    29/70: $37\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1455
    30/70: $36\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1452
    31/70: $35\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1449
    32/70: $34\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1446
    33/70: $33\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1443
    34/70: $32\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1440
    35/70: $31\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1437
    36/70: $30\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1434
    37/70: $29\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1431
    38/70: $28\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1428
    39/70: $27\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1425
    40/70: $26\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1422
    41/70: $25\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1419
    42/70: $24\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1416
    43/70: $23\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1413
    44/70: $22\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1410
    45/70: $21\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1407
    46/70: $20\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1404
    47/70: $19\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1401
    48/70: $18\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1398
    49/70: $17\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1395
    50/70: $16\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1392
    51/70: $15\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1389
    52/70: $14\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1386
    53/70: $13\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1383
    54/70: $12\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1380
    55/70: $11\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1377
    56/70: $10\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1374
    57/70: $9\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1371
    58/70: $8\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1368
    59/70: $7\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1365
    60/70: $6\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1362
    61/70: $5\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1359
    62/70: $4\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1356
    63/70: $3\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1353
    64/70: $2\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.ii[31:0]$1350
    65/70: $2\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1348
    66/70: $2\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.irq_all[62:0]$1349
    67/70: $1\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.ii[31:0]$1347
    68/70: $1\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.irq_all[62:0]$1346
    69/70: $1\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1345
    70/70: $0\irq_num[5:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:302$1328'.
     1/1: $0\inst_irq_rst[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:287$1325'.
     1/1: $0\cpu_halt_st[0:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:276$1310'.
     1/1: $0\i_state[2:0]
Creating decoders for process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:254$1284'.
     1/1: $1\i_state_nxt[2:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:375$391'.
     1/1: $0\ext_mem_din_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:360$388'.
     1/1: $0\eu_mdb_in_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:346$386'.
     1/1: $0\pmem_dout_bckup_sel[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:336$385'.
     1/1: $0\pmem_dout_bckup[15:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:318$377'.
     1/1: $0\fe_pmem_en_dly[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:306$376'.
     1/1: $0\per_dout_val[15:0]
Creating decoders for process `\omsp_sync_cell.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_cell.v:72$1888'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:407$233'.
     1/1: $0\mdb_in_buf[15:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:392$231'.
     1/1: $0\mdb_in_buf_valid[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:387$229'.
     1/1: $0\mdb_in_buf_en[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:378$225'.
     1/1: $0\mab_lsb[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:364$215'.
     1/1: $0\mdb_out_nxt[15:0]

26.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\omsp_watchdog.\wdtqn' from process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:512$1223'.
No latch inferred for signal `\omsp_dbg_i2c.\dbg_state_nxt' from process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:357$1133'.
No latch inferred for signal `\omsp_dbg_i2c.\i2c_state_nxt' from process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:239$1056'.
No latch inferred for signal `\omsp_dbg.\mem_state_nxt' from process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:746$902'.
No latch inferred for signal `\omsp_dbg.\reg_dec' from process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:240$792'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$510.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.X' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.Y' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.C_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.Z_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$509.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.X' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.Y' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.C_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.Z_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$508.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.X' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.Y' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.C_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.Z_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$507.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.$result' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.X' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.Y' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.C_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.Z_' from process `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:665$1249.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:665$1278.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:665$1278.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1279' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1280' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1281' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:662$1248.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:662$1274.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:662$1274.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1275' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1276' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1277' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:649$1247.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:649$1270.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:649$1270.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1271' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1272' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1273' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:644$1246.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:644$1266.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:644$1266.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1267' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1268' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1269' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:617$1245.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:617$1262.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:617$1262.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1263' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1264' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:174$1265' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:596$1244.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:596$1258.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:596$1258.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:183$1259' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:183$1260' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:183$1261' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:563$1243.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:563$1254.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:563$1254.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:183$1255' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:183$1256' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:183$1257' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:347$1242.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:347$1250.$result' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:347$1250.binary' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$mask$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:165$1251' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$data$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:165$1252' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$sel$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:165$1253' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
No latch inferred for signal `\omsp_frontend.\e_state_nxt' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:879$1689'.
No latch inferred for signal `\omsp_frontend.\inst_ad_nxt' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:768$1624'.
No latch inferred for signal `\omsp_frontend.\sconst_nxt' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:742$1623'.
No latch inferred for signal `\omsp_frontend.\inst_as_nxt' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:691$1617'.
No latch inferred for signal `\omsp_frontend.\i_state_nxt' from process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:254$1284'.

26.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\omsp_watchdog.\wdt_reset' using process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:550$1232'.
  created $adff cell `$procdff$2906' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtifg' using process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:534$1229'.
  created $adff cell `$procdff$2907' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtcnt' using process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:502$1222'.
  created $adff cell `$procdff$2908' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtctl' using process `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:192$1208'.
  created $adff cell `$procdff$2909' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_reset.\data_sync' using process `\omsp_sync_reset.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_reset.v:70$1865'.
  created $adff cell `$procdff$2910' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_rd' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:456$1182'.
  created $adff cell `$procdff$2911' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_wr' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:447$1175'.
  created $adff cell `$procdff$2912' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_hi' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:437$1174'.
  created $adff cell `$procdff$2913' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_lo' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:432$1173'.
  created $adff cell `$procdff$2914' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_addr' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:412$1172'.
  created $adff cell `$procdff$2915' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_bw' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:412$1172'.
  created $adff cell `$procdff$2916' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_state' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:394$1165'.
  created $adff cell `$procdff$2917' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_i2c_sda_out' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:331$1125'.
  created $adff cell `$procdff$2918' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\shift_buf' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:305$1118'.
  created $adff cell `$procdff$2919' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_state' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:273$1079'.
  created $adff cell `$procdff$2920' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_active_seq' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:207$1050'.
  created $adff cell `$procdff$2921' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_re_dly' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:174$1047'.
  created $adff cell `$procdff$2922' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_dly' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:163$1041'.
  created $adff cell `$procdff$2923' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_dly' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:153$1035'.
  created $adff cell `$procdff$2924' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_buf' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:131$1024'.
  created $adff cell `$procdff$2925' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_buf' using process `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:126$1023'.
  created $adff cell `$procdff$2926' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\dbg_rst_noscan' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1243$1010'.
  created $adff cell `$procdff$2927' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_div' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1142$1004'.
  created $adff cell `$procdff$2928' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_en' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1138$1002'.
  created $adff cell `$procdff$2929' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_en' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:954$986'.
  created $adff cell `$procdff$2930' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_div' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:950$982'.
  created $adff cell `$procdff$2931' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\lfxt_clk_dly' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:632$966'.
  created $adff cell `$procdff$2932' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl2' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:287$956'.
  created $adff cell `$procdff$2933' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl1' using process `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:248$950'.
  created $adff cell `$procdff$2934' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\dbg_mem_rd_dly' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:788$934'.
  created $adff cell `$procdff$2935' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_state' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:759$907'.
  created $adff cell `$procdff$2936' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_startb' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:726$894'.
  created $adff cell `$procdff$2937' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_burst' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:715$890'.
  created $adff cell `$procdff$2938' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\halt_flag' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:696$880'.
  created $adff cell `$procdff$2939' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\inc_step' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:679$871'.
  created $adff cell `$procdff$2940' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\dbg_rd_rdy' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:646$860'.
  created $adff cell `$procdff$2941' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_cnt' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:446$837'.
  created $adff cell `$procdff$2942' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_addr' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:433$830'.
  created $adff cell `$procdff$2943' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_data' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:414$814'.
  created $adff cell `$procdff$2944' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_start' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:396$809'.
  created $adff cell `$procdff$2945' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_ctl' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:389$808'.
  created $adff cell `$procdff$2946' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_stat' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:354$804'.
  created $adff cell `$procdff$2947' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_ctl' using process `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:328$795'.
  created $adff cell `$procdff$2948' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r15' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:567$728'.
  created $adff cell `$procdff$2949' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r14' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:543$725'.
  created $adff cell `$procdff$2950' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r13' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:519$722'.
  created $adff cell `$procdff$2951' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r12' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:495$719'.
  created $adff cell `$procdff$2952' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r11' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:471$716'.
  created $adff cell `$procdff$2953' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r10' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:447$713'.
  created $adff cell `$procdff$2954' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r9' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:423$710'.
  created $adff cell `$procdff$2955' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r8' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:399$707'.
  created $adff cell `$procdff$2956' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r7' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:375$704'.
  created $adff cell `$procdff$2957' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r6' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:351$701'.
  created $adff cell `$procdff$2958' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r5' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:327$698'.
  created $adff cell `$procdff$2959' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r4' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:303$695'.
  created $adff cell `$procdff$2960' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r3' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:275$692'.
  created $adff cell `$procdff$2961' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r2' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:245$686'.
  created $adff cell `$procdff$2962' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r1' using process `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:162$667'.
  created $adff cell `$procdff$2963' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sfr.\wdtie' using process `\omsp_sfr.$proc$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:182$492'.
  created $adff cell `$procdff$2964' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\cycle' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:381$457'.
  created $adff cell `$procdff$2965' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\acc_sel' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:323$453'.
  created $adff cell `$procdff$2966' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sign_sel' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:312$451'.
  created $adff cell `$procdff$2967' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sumext_s' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:272$437'.
  created $adff cell `$procdff$2968' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reshi' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:253$435'.
  created $adff cell `$procdff$2969' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reslo' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:224$433'.
  created $adff cell `$procdff$2970' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op2' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:197$432'.
  created $adff cell `$procdff$2971' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op1' using process `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:172$431'.
  created $adff cell `$procdff$2972' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_alu' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:1000$1736'.
  created $adff cell `$procdff$2973' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\e_state' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:913$1699'.
  created $adff cell `$procdff$2974' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dext_rdy' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:860$1676'.
  created $adff cell `$procdff$2975' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_src_wr' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:854$1670'.
  created $adff cell `$procdff$2976' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dst_wr' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:848$1667'.
  created $adff cell `$procdff$2977' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_jmp' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:842$1664'.
  created $adff cell `$procdff$2978' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sz' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:812$1644'.
  created $adff cell `$procdff$2979' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_bw' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:805$1629'.
  created $adff cell `$procdff$2980' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_ad' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:790$1628'.
  created $adff cell `$procdff$2981' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_as' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:727$1622'.
  created $adff cell `$procdff$2982' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_src_bin' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:654$1611'.
  created $adff cell `$procdff$2983' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dest_bin' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:636$1605'.
  created $adff cell `$procdff$2984' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_mov' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:621$1604'.
  created $adff cell `$procdff$2985' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_jmp_bin' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:588$1601'.
  created $adff cell `$procdff$2986' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_so' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:565$1600'.
  created $adff cell `$procdff$2987' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_type' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:540$1597'.
  created $adff cell `$procdff$2988' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dext' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:501$1582'.
  created $adff cell `$procdff$2989' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sext' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:474$1575'.
  created $adff cell `$procdff$2990' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pmem_busy' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:432$1549'.
  created $adff cell `$procdff$2991' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pc' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:426$1548'.
  created $adff cell `$procdff$2992' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\irq_num' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
  created $adff cell `$procdff$2993' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
  created $adff cell `$procdff$2994' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.irq_all' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
  created $adff cell `$procdff$2995' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.ii' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
  created $adff cell `$procdff$2996' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_irq_rst' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:302$1328'.
  created $adff cell `$procdff$2997' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\cpu_halt_st' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:287$1325'.
  created $adff cell `$procdff$2998' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\i_state' using process `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:276$1310'.
  created $adff cell `$procdff$2999' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\ext_mem_din_sel' using process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:375$391'.
  created $adff cell `$procdff$3000' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\eu_mdb_in_sel' using process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:360$388'.
  created $adff cell `$procdff$3001' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup_sel' using process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:346$386'.
  created $adff cell `$procdff$3002' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup' using process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:336$385'.
  created $adff cell `$procdff$3003' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\fe_pmem_en_dly' using process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:318$377'.
  created $adff cell `$procdff$3004' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\per_dout_val' using process `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:306$376'.
  created $adff cell `$procdff$3005' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_cell.\data_sync' using process `\omsp_sync_cell.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_cell.v:72$1888'.
  created $adff cell `$procdff$3006' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf' using process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:407$233'.
  created $adff cell `$procdff$3007' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_valid' using process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:392$231'.
  created $adff cell `$procdff$3008' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_en' using process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:387$229'.
  created $adff cell `$procdff$3009' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mab_lsb' using process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:378$225'.
  created $adff cell `$procdff$3010' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_out_nxt' using process `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:364$215'.
  created $adff cell `$procdff$3011' with positive edge clock and positive level reset.

26.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

26.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:550$1232'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:534$1229'.
Removing empty process `omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:534$1229'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:512$1223'.
Removing empty process `omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:512$1223'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:502$1222'.
Removing empty process `omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:502$1222'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:192$1208'.
Removing empty process `omsp_watchdog.$proc$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:192$1208'.
Removing empty process `omsp_sync_reset.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_reset.v:70$1865'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:456$1182'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:447$1175'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:437$1174'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:437$1174'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:432$1173'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:432$1173'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:412$1172'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:412$1172'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:394$1165'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:357$1133'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:357$1133'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:331$1125'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:331$1125'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:305$1118'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:273$1079'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:239$1056'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:239$1056'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:207$1050'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:207$1050'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:174$1047'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:163$1041'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:153$1035'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:131$1024'.
Removing empty process `omsp_dbg_i2c.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:126$1023'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1243$1010'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1142$1004'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1142$1004'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1138$1002'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:954$986'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:950$982'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:950$982'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:632$966'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:287$956'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:287$956'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:248$950'.
Removing empty process `omsp_clock_module.$proc$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:248$950'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:788$934'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:759$907'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:746$902'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:746$902'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:726$894'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:715$890'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:715$890'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:696$880'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:696$880'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:679$871'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:679$871'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:646$860'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:646$860'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:446$837'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:446$837'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:433$830'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:433$830'.
Found and cleaned up 3 empty switches in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:414$814'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:414$814'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:396$809'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:389$808'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:389$808'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:354$804'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:354$804'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:328$795'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:328$795'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:240$792'.
Removing empty process `omsp_dbg.$proc$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:240$792'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:567$728'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:567$728'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:543$725'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:543$725'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:519$722'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:519$722'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:495$719'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:495$719'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:471$716'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:471$716'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:447$713'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:447$713'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:423$710'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:423$710'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:399$707'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:399$707'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:375$704'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:375$704'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:351$701'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:351$701'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:327$698'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:327$698'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:303$695'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:303$695'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:275$692'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:275$692'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:245$686'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:245$686'.
Found and cleaned up 3 empty switches in `\omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:162$667'.
Removing empty process `omsp_register_file.$proc$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:162$667'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
Removing empty process `omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$645'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
Removing empty process `omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$633'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
Removing empty process `omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$621'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
Removing empty process `omsp_alu.$proc$/home/vsduser/vsdsynth/verilog/omsp_alu.v:0$609'.
Found and cleaned up 1 empty switch in `\omsp_sfr.$proc$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:182$492'.
Removing empty process `omsp_sfr.$proc$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:182$492'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:381$457'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:323$453'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:323$453'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:312$451'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:312$451'.
Found and cleaned up 2 empty switches in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:272$437'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:272$437'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:253$435'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:253$435'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:224$433'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:224$433'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:197$432'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:197$432'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:172$431'.
Removing empty process `omsp_multiplier.$proc$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:172$431'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1849'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1833'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1817'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1801'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1785'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1769'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1753'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1737'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:1000$1736'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:1000$1736'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:913$1699'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:879$1689'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:879$1689'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:860$1676'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:860$1676'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:854$1670'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:854$1670'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:848$1667'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:848$1667'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:842$1664'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:842$1664'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:812$1644'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:812$1644'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:805$1629'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:805$1629'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:790$1628'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:790$1628'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:768$1624'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:768$1624'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:742$1623'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:742$1623'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:727$1622'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:727$1622'.
Found and cleaned up 8 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:691$1617'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:691$1617'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:654$1611'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:654$1611'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:636$1605'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:636$1605'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:621$1604'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:621$1604'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:588$1601'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:588$1601'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:565$1600'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:565$1600'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:540$1597'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:540$1597'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:501$1582'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:501$1582'.
Found and cleaned up 3 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:474$1575'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:474$1575'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:432$1549'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:426$1548'.
Found and cleaned up 64 empty switches in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:334$1341'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:302$1328'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:302$1328'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:287$1325'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:276$1310'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:254$1284'.
Removing empty process `omsp_frontend.$proc$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:254$1284'.
Removing empty process `omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:375$391'.
Removing empty process `omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:360$388'.
Found and cleaned up 2 empty switches in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:346$386'.
Removing empty process `omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:346$386'.
Found and cleaned up 1 empty switch in `\omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:336$385'.
Removing empty process `omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:336$385'.
Removing empty process `omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:318$377'.
Removing empty process `omsp_mem_backbone.$proc$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:306$376'.
Removing empty process `omsp_sync_cell.$proc$/home/vsduser/vsdsynth/verilog/omsp_sync_cell.v:72$1888'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:407$233'.
Removing empty process `omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:407$233'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:392$231'.
Removing empty process `omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:392$231'.
Removing empty process `omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:387$229'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:378$225'.
Removing empty process `omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:378$225'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:364$215'.
Removing empty process `omsp_execution_unit.$proc$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:364$215'.
Cleaned up 202 empty switches.

26.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_watchdog.
<suppressed ~5 debug messages>
Optimizing module omsp_sync_reset.
Optimizing module omsp_dbg_i2c.
<suppressed ~18 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~23 debug messages>
Optimizing module omsp_dbg.
<suppressed ~20 debug messages>
Optimizing module omsp_register_file.
<suppressed ~9 debug messages>
Optimizing module omsp_alu.
<suppressed ~2 debug messages>
Optimizing module omsp_sfr.
<suppressed ~11 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~9 debug messages>
Optimizing module omsp_frontend.
<suppressed ~35 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_sync_cell.
Optimizing module omsp_execution_unit.
<suppressed ~5 debug messages>
Optimizing module openMSP430.

26.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_watchdog.
Optimizing module omsp_sync_reset.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_register_file.
Optimizing module omsp_alu.
Optimizing module omsp_sfr.
Optimizing module omsp_multiplier.
Optimizing module omsp_frontend.
<suppressed ~16 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_sync_cell.
Optimizing module omsp_execution_unit.
Optimizing module openMSP430.

26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \openMSP430..
Removed 55 unused cells and 1109 unused wires.
<suppressed ~91 debug messages>

26.5. Executing CHECK pass (checking for obvious problems).
Checking module omsp_alu...
Checking module omsp_clock_module...
Checking module omsp_dbg...
Checking module omsp_dbg_i2c...
Checking module omsp_execution_unit...
Checking module omsp_frontend...
Checking module omsp_mem_backbone...
Checking module omsp_multiplier...
Checking module omsp_register_file...
Checking module omsp_sfr...
Checking module omsp_sync_cell...
Checking module omsp_sync_reset...
Checking module omsp_watchdog...
Checking module openMSP430...
Found and reported 0 problems.

26.6. Executing OPT pass (performing simple optimizations).

26.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~39 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~75 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~234 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~186 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 188 cells.

26.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2259.
    dead port 1/2 on $mux $procmux$2262.
    dead port 2/2 on $mux $procmux$2265.
    dead port 2/2 on $mux $procmux$2271.
    dead port 1/2 on $mux $procmux$2274.
    dead port 2/2 on $mux $procmux$2277.
    dead port 1/2 on $mux $procmux$2283.
    dead port 2/2 on $mux $procmux$2286.
    dead port 2/2 on $mux $procmux$2292.
    dead port 2/2 on $mux $procmux$2295.
    dead port 2/2 on $mux $procmux$2301.
    dead port 1/2 on $mux $procmux$2310.
    dead port 1/2 on $mux $procmux$2313.
    dead port 1/2 on $mux $procmux$2316.
    dead port 1/2 on $mux $procmux$2319.
    dead port 1/2 on $mux $procmux$2322.
    dead port 1/2 on $mux $procmux$2328.
    dead port 1/2 on $mux $procmux$2331.
    dead port 1/2 on $mux $procmux$2334.
    dead port 1/2 on $mux $procmux$2337.
    dead port 1/2 on $mux $procmux$2343.
    dead port 1/2 on $mux $procmux$2346.
    dead port 1/2 on $mux $procmux$2349.
    dead port 1/2 on $mux $procmux$2355.
    dead port 1/2 on $mux $procmux$2358.
    dead port 1/2 on $mux $procmux$2364.
    dead port 1/2 on $mux $procmux$2377.
    dead port 1/2 on $mux $procmux$2380.
    dead port 1/2 on $mux $procmux$2383.
    dead port 1/2 on $mux $procmux$2386.
    dead port 2/2 on $mux $procmux$2394.
    dead port 1/2 on $mux $procmux$2397.
    dead port 1/2 on $mux $procmux$2400.
    dead port 1/2 on $mux $procmux$2403.
    dead port 1/2 on $mux $procmux$2409.
    dead port 1/2 on $mux $procmux$2412.
    dead port 1/2 on $mux $procmux$2415.
    dead port 2/2 on $mux $procmux$2423.
    dead port 1/2 on $mux $procmux$2426.
    dead port 1/2 on $mux $procmux$2429.
    dead port 1/2 on $mux $procmux$2435.
    dead port 1/2 on $mux $procmux$2438.
    dead port 2/2 on $mux $procmux$2446.
    dead port 1/2 on $mux $procmux$2449.
    dead port 1/2 on $mux $procmux$2455.
    dead port 2/2 on $mux $procmux$2489.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 46 multiplexer ports.
<suppressed ~198 debug messages>

26.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    New ctrl vector for $pmux cell $procmux$2050: { $eq$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:764$908_Y $procmux$2053_CMP $auto$opt_reduce.cc:134:opt_pmux$3013 }
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    New ctrl vector for $pmux cell $procmux$2214: { $procmux$2227_CMP $procmux$2226_CMP $procmux$2225_CMP $procmux$2224_CMP $procmux$2222_CMP $eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:856$1671_Y $procmux$2220_CMP $auto$opt_reduce.cc:134:opt_pmux$3017 $eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:923$1703_Y $eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:851$1669_Y $auto$opt_reduce.cc:134:opt_pmux$3015 }
    New ctrl vector for $pmux cell $procmux$2878: { $eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:307$1337_Y $eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:347$1540_Y $eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:281$1311_Y $eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:453$1560_Y $auto$opt_reduce.cc:134:opt_pmux$3019 }
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 3 changes.

26.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.6.6. Executing OPT_DFF pass (perform DFF optimizations).

26.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 233 unused wires.
<suppressed ~9 debug messages>

26.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.9. Rerunning OPT passes. (Maybe there is more to do..)

26.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~198 debug messages>

26.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.6.13. Executing OPT_DFF pass (perform DFF optimizations).

26.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.16. Finished OPT passes. (There is nothing left to do.)

26.7. Executing FSM pass (extract and optimize FSM).

26.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking omsp_dbg.mem_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_dbg_i2c.dbg_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_dbg_i2c.i2c_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_frontend.e_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking omsp_frontend.i_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_frontend.inst_ad as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking omsp_frontend.irq_num as FSM state register:
    Users of register don't seem to benefit from recoding.

26.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

26.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

26.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

26.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

26.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

26.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26.8. Executing OPT pass (performing simple optimizations).

26.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~198 debug messages>

26.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2934 ($adff) from module omsp_clock_module (D = { 2'00 \per_din [13:12] 4'0000 }, Q = \bcsctl1).
Adding EN signal on $procdff$2933 ($adff) from module omsp_clock_module (D = { 4'0000 \per_din [3:1] 1'0 }, Q = \bcsctl2).
Adding EN signal on $procdff$2931 ($adff) from module omsp_clock_module (D = $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:952$985_Y, Q = \aclk_div).
Adding EN signal on $procdff$2928 ($adff) from module omsp_clock_module (D = $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1144$1007_Y, Q = \smclk_div).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3021 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3021 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3021 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3021 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3021 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3020 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3020 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3020 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3020 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3020 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3020 ($adffe) from module omsp_clock_module.
Adding EN signal on $procdff$2948 ($adff) from module omsp_dbg (D = \dbg_din [6:3], Q = \cpu_ctl).
Adding EN signal on $procdff$2946 ($adff) from module omsp_dbg (D = \dbg_din [3:1], Q = \mem_ctl).
Adding EN signal on $procdff$2944 ($adff) from module omsp_dbg (D = $0\mem_data[15:0], Q = \mem_data).
Adding EN signal on $procdff$2939 ($adff) from module omsp_dbg (D = $0\halt_flag[0:0], Q = \halt_flag).
Adding EN signal on $procdff$2938 ($adff) from module omsp_dbg (D = $0\mem_burst[0:0], Q = \mem_burst).
Adding EN signal on $procdff$2921 ($adff) from module omsp_dbg_i2c (D = $0\i2c_active_seq[0:0], Q = \i2c_active_seq).
Adding EN signal on $procdff$2919 ($adff) from module omsp_dbg_i2c (D = \shift_buf_nxt, Q = \shift_buf).
Adding EN signal on $procdff$2918 ($adff) from module omsp_dbg_i2c (D = $not$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:333$1132_Y, Q = \dbg_i2c_sda_out).
Adding EN signal on $procdff$2916 ($adff) from module omsp_dbg_i2c (D = $0\dbg_bw[0:0], Q = \dbg_bw).
Adding EN signal on $procdff$2915 ($adff) from module omsp_dbg_i2c (D = $0\dbg_addr[5:0], Q = \dbg_addr).
Adding EN signal on $procdff$2914 ($adff) from module omsp_dbg_i2c (D = \shift_buf [7:0], Q = \dbg_din_lo).
Adding EN signal on $procdff$2913 ($adff) from module omsp_dbg_i2c (D = $0\dbg_din_hi[7:0], Q = \dbg_din_hi).
Adding EN signal on $procdff$3011 ($adff) from module omsp_execution_unit (D = $0\mdb_out_nxt[15:0], Q = \mdb_out_nxt).
Adding EN signal on $procdff$3010 ($adff) from module omsp_execution_unit (D = \alu_out_add [0], Q = \mab_lsb).
Adding EN signal on $procdff$3008 ($adff) from module omsp_execution_unit (D = $0\mdb_in_buf_valid[0:0], Q = \mdb_in_buf_valid).
Adding EN signal on $procdff$3007 ($adff) from module omsp_execution_unit (D = \mdb_in_bw, Q = \mdb_in_buf).
Adding EN signal on $procdff$2997 ($adff) from module omsp_frontend (D = 1'0, Q = \inst_irq_rst).
Adding EN signal on $procdff$2993 ($adff) from module omsp_frontend (D = $65\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1539, Q = \irq_num).
Adding EN signal on $procdff$2990 ($adff) from module omsp_frontend (D = $0\inst_sext[15:0], Q = \inst_sext).
Adding EN signal on $procdff$2989 ($adff) from module omsp_frontend (D = $0\inst_dext[15:0], Q = \inst_dext).
Adding EN signal on $procdff$2988 ($adff) from module omsp_frontend (D = \inst_type_nxt, Q = \inst_type).
Adding EN signal on $procdff$2987 ($adff) from module omsp_frontend (D = \inst_so_nxt, Q = \inst_so).
Adding EN signal on $procdff$2986 ($adff) from module omsp_frontend (D = \mdb_in [12:10], Q = \inst_jmp_bin).
Adding EN signal on $procdff$2985 ($adff) from module omsp_frontend (D = \inst_to_1hot [4], Q = \inst_mov).
Adding EN signal on $procdff$2984 ($adff) from module omsp_frontend (D = \mdb_in [3:0], Q = \inst_dest_bin).
Adding EN signal on $procdff$2983 ($adff) from module omsp_frontend (D = \mdb_in [11:8], Q = \inst_src_bin).
Adding EN signal on $procdff$2982 ($adff) from module omsp_frontend (D = { \is_const \inst_as_nxt [6:0] }, Q = \inst_as).
Adding EN signal on $procdff$2981 ($adff) from module omsp_frontend (D = \inst_ad_nxt, Q = \inst_ad).
Adding EN signal on $procdff$2980 ($adff) from module omsp_frontend (D = $and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:807$1635_Y, Q = \inst_bw).
Adding EN signal on $procdff$2979 ($adff) from module omsp_frontend (D = \inst_sz_nxt, Q = \inst_sz).
Adding EN signal on $procdff$2978 ($adff) from module omsp_frontend (D = $0\exec_jmp[0:0], Q = \exec_jmp).
Adding EN signal on $procdff$2977 ($adff) from module omsp_frontend (D = $0\exec_dst_wr[0:0], Q = \exec_dst_wr).
Adding EN signal on $procdff$2976 ($adff) from module omsp_frontend (D = $0\exec_src_wr[0:0], Q = \exec_src_wr).
Adding EN signal on $procdff$2975 ($adff) from module omsp_frontend (D = $0\exec_dext_rdy[0:0], Q = \exec_dext_rdy).
Adding EN signal on $procdff$2973 ($adff) from module omsp_frontend (D = { \exec_no_wr \alu_shift \alu_stat_f \alu_stat_7 \inst_to_1hot [10] \inst_to_1hot [14:13] \alu_and \alu_add \alu_inc_c \alu_inc \alu_src_inv }, Q = \inst_alu).
Adding EN signal on $procdff$3003 ($adff) from module omsp_mem_backbone (D = \pmem_dout, Q = \pmem_dout_bckup).
Adding EN signal on $procdff$3002 ($adff) from module omsp_mem_backbone (D = $0\pmem_dout_bckup_sel[0:0], Q = \pmem_dout_bckup_sel).
Adding EN signal on $procdff$2972 ($adff) from module omsp_multiplier (D = \per_din_msk, Q = \op1).
Adding EN signal on $procdff$2971 ($adff) from module omsp_multiplier (D = \per_din_msk, Q = \op2).
Adding EN signal on $procdff$2970 ($adff) from module omsp_multiplier (D = $0\reslo[15:0], Q = \reslo).
Adding EN signal on $procdff$2969 ($adff) from module omsp_multiplier (D = $0\reshi[15:0], Q = \reshi).
Adding EN signal on $procdff$2968 ($adff) from module omsp_multiplier (D = $0\sumext_s[1:0], Q = \sumext_s).
Adding EN signal on $procdff$2967 ($adff) from module omsp_multiplier (D = $or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:317$452_Y, Q = \sign_sel).
Adding EN signal on $procdff$2966 ($adff) from module omsp_multiplier (D = $or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:328$454_Y, Q = \acc_sel).
Adding EN signal on $procdff$2963 ($adff) from module omsp_register_file (D = $0\r1[15:0], Q = \r1).
Adding EN signal on $procdff$2962 ($adff) from module omsp_register_file (D = $0\r2[15:0] [0], Q = \r2 [0]).
Adding EN signal on $procdff$2962 ($adff) from module omsp_register_file (D = $0\r2[15:0] [1], Q = \r2 [1]).
Adding EN signal on $procdff$2962 ($adff) from module omsp_register_file (D = $0\r2[15:0] [2], Q = \r2 [2]).
Adding EN signal on $procdff$2962 ($adff) from module omsp_register_file (D = $0\r2[15:0] [8], Q = \r2 [8]).
Adding EN signal on $procdff$2962 ($adff) from module omsp_register_file (D = { $0\r2[15:0] [7] $0\r2[15:0] [5] $0\r2[15:0] [3] }, Q = { \r2 [7] \r2 [5] \r2 [3] }).
Adding EN signal on $procdff$2961 ($adff) from module omsp_register_file (D = { \pc_sw [15:9] \reg_dest_val_in [8:0] }, Q = \r3).
Adding EN signal on $procdff$2960 ($adff) from module omsp_register_file (D = $0\r4[15:0], Q = \r4).
Adding EN signal on $procdff$2959 ($adff) from module omsp_register_file (D = $0\r5[15:0], Q = \r5).
Adding EN signal on $procdff$2958 ($adff) from module omsp_register_file (D = $0\r6[15:0], Q = \r6).
Adding EN signal on $procdff$2957 ($adff) from module omsp_register_file (D = $0\r7[15:0], Q = \r7).
Adding EN signal on $procdff$2956 ($adff) from module omsp_register_file (D = $0\r8[15:0], Q = \r8).
Adding EN signal on $procdff$2955 ($adff) from module omsp_register_file (D = $0\r9[15:0], Q = \r9).
Adding EN signal on $procdff$2954 ($adff) from module omsp_register_file (D = $0\r10[15:0], Q = \r10).
Adding EN signal on $procdff$2953 ($adff) from module omsp_register_file (D = $0\r11[15:0], Q = \r11).
Adding EN signal on $procdff$2952 ($adff) from module omsp_register_file (D = $0\r12[15:0], Q = \r12).
Adding EN signal on $procdff$2951 ($adff) from module omsp_register_file (D = $0\r13[15:0], Q = \r13).
Adding EN signal on $procdff$2950 ($adff) from module omsp_register_file (D = $0\r14[15:0], Q = \r14).
Adding EN signal on $procdff$2949 ($adff) from module omsp_register_file (D = $0\r15[15:0], Q = \r15).
Adding EN signal on $procdff$2964 ($adff) from module omsp_sfr (D = \per_din [0], Q = \wdtie).
Adding EN signal on $procdff$2909 ($adff) from module omsp_watchdog (D = { \per_din [7] 2'00 \per_din [4] 1'0 \per_din [2:0] }, Q = \wdtctl).
Adding EN signal on $procdff$2908 ($adff) from module omsp_watchdog (D = $0\wdtcnt[15:0], Q = \wdtcnt).
Adding EN signal on $procdff$2907 ($adff) from module omsp_watchdog (D = $0\wdtifg[0:0], Q = \wdtifg).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3167 ($adffe) from module omsp_watchdog.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3167 ($adffe) from module omsp_watchdog.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3167 ($adffe) from module omsp_watchdog.

26.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 31 unused cells and 31 unused wires.
<suppressed ~41 debug messages>

26.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg.
<suppressed ~3 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~5 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~2 debug messages>
Optimizing module omsp_frontend.
<suppressed ~6 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~1 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~3 debug messages>
Optimizing module omsp_register_file.
<suppressed ~18 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~2 debug messages>
Optimizing module openMSP430.

26.8.9. Rerunning OPT passes. (Maybe there is more to do..)

26.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 1 cells.

26.8.13. Executing OPT_DFF pass (perform DFF optimizations).

26.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

26.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.16. Rerunning OPT passes. (Maybe there is more to do..)

26.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.20. Executing OPT_DFF pass (perform DFF optimizations).

26.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.23. Finished OPT passes. (There is nothing left to do.)

26.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:168$542 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:171$543 ($add).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:172$544 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:172$544 ($and).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:172$544 ($and).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$or$/home/vsduser/vsdsynth/verilog/omsp_alu.v:173$545 ($or).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$or$/home/vsduser/vsdsynth/verilog/omsp_alu.v:173$545 ($or).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$or$/home/vsduser/vsdsynth/verilog/omsp_alu.v:173$545 ($or).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$xor$/home/vsduser/vsdsynth/verilog/omsp_alu.v:174$546 ($xor).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$xor$/home/vsduser/vsdsynth/verilog/omsp_alu.v:174$546 ($xor).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$xor$/home/vsduser/vsdsynth/verilog/omsp_alu.v:174$546 ($xor).
Removed top 16 bits (of 17) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:180$550 ($add).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:212$560 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:213$561 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:214$563 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:215$565 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:216$567 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:217$569 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/home/vsduser/vsdsynth/verilog/omsp_alu.v:218$571 ($and).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$616 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$616 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$617 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$618 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$620 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$628 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$628 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$629 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$630 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$632 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$640 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$640 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$641 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$642 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$644 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$652 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$652 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$653 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$654 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$656 ($add).
Removed top 1 bits (of 17) from wire omsp_alu.alu_and.
Removed top 1 bits (of 17) from wire omsp_alu.alu_or.
Removed top 2 bits (of 17) from wire omsp_alu.alu_shift.
Removed top 1 bits (of 17) from wire omsp_alu.alu_swpb.
Removed top 1 bits (of 17) from wire omsp_alu.alu_sxt.
Removed top 1 bits (of 17) from wire omsp_alu.op_dst_in.
Removed top 1 bits (of 17) from wire omsp_alu.op_src_in.
Removed top 8 bits (of 11) from port B of cell omsp_clock_module.$eq$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:172$935 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_clock_module.$eq$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:178$937 ($eq).
Removed top 8 bits (of 16) from port A of cell omsp_clock_module.$or$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:178$941 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$or$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:178$941 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$or$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:178$941 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:187$947 ($and).
Removed top 8 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:187$947 ($and).
Removed top 1 bits (of 9) from port A of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:187$947 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:187$947 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:188$948 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:188$948 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:188$948 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:189$949 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:189$949 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:189$949 ($and).
Removed top 2 bits (of 8) from port A of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:298$961 ($and).
Removed top 4 bits (of 8) from port A of cell omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:299$963 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$or$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:301$965 ($or).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:946$974 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:952$985 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1134$994 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1144$1007 ($add).
Removed top 8 bits (of 16) from wire omsp_clock_module.$and$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:178$938_Y.
Removed top 2 bits (of 8) from wire omsp_clock_module.bcsctl1.
Removed top 4 bits (of 8) from wire omsp_clock_module.bcsctl2.
Removed top 8 bits (of 16) from wire omsp_clock_module.bcsctl2_rd.
Removed top 1 bits (of 4) from wire omsp_clock_module.reg_addr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_dec.
Removed top 8 bits (of 16) from wire omsp_clock_module.reg_hi_wr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_lo_wr.
Removed top 27 address bits (of 32) from memory init port omsp_dbg.$auto$mem.cc:319:emit$1985 ($auto$proc_rom.cc:150:do_switch$1983).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$procmux$2053_CMP0 ($eq).
Removed top 17 bits (of 25) from port Y of cell omsp_dbg.$and$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:285$793 ($and).
Removed top 17 bits (of 25) from port A of cell omsp_dbg.$and$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:285$793 ($and).
Removed top 17 bits (of 25) from port B of cell omsp_dbg.$and$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:285$793 ($and).
Removed top 8 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:411$812 ($mux).
Removed top 15 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:431$827 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:430$828 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:429$829 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_dbg.$add$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:436$831 ($add).
Removed top 9 bits (of 16) from port A of cell omsp_dbg.$and$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:623$841 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:624$842 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:625$843 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_dbg.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:673$868 ($eq).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:764$909 ($eq).
Removed top 8 bits (of 16) from wire omsp_dbg.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:411$812_Y.
Removed top 14 bits (of 16) from wire omsp_dbg.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:430$828_Y.
Removed top 15 bits (of 16) from wire omsp_dbg.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:431$827_Y.
Removed top 1 bits (of 8) from wire omsp_dbg.cpu_ctl_full.
Removed top 4 bits (of 8) from wire omsp_dbg.cpu_stat_full.
Removed top 14 bits (of 16) from wire omsp_dbg.mem_addr_inc.
Removed top 4 bits (of 8) from wire omsp_dbg.mem_ctl_full.
Removed top 17 bits (of 25) from wire omsp_dbg.reg_wr.
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:243$1058 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:242$1059 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:241$1060 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:252$1066 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:251$1067 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:256$1069 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:255$1070 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:260$1072 ($mux).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:282$1081 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:282$1083 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:289$1096 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:333$1126 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:334$1127 ($eq).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:363$1135 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:362$1136 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:361$1137 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:360$1138 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:369$1143 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:371$1144 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:368$1145 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:367$1146 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:366$1147 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:375$1151 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:374$1152 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:385$1163 ($mux).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:400$1168 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:401$1170 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:458$1184 ($eq).
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:241$1060_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:242$1059_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:243$1058_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:251$1067_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:255$1070_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:256$1069_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:360$1138_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:361$1137_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:362$1136_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:363$1135_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:366$1147_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:367$1146_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:368$1145_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:369$1143_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:371$1144_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:374$1152_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:385$1163_Y.
Removed top 3 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:160$18 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:160$19 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:162$33 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:163$38 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:226$60 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:229$67 ($eq).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:383$227 ($mux).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:382$228 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:266$1301 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:265$1302 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:264$1303 ($mux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$ne$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:268$1307 ($ne).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:281$1311 ($eq).
Removed top 4 bits (of 63) from port B of cell omsp_frontend.$or$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:320$1340 ($or).
Removed top 1 bits (of 64) from port Y of cell omsp_frontend.$and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:347$1541 ($and).
Removed top 1 bits (of 64) from port A of cell omsp_frontend.$and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:347$1541 ($and).
Removed top 1 bits (of 64) from port B of cell omsp_frontend.$and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:347$1541 ($and).
Removed top 14 bits (of 16) from port B of cell omsp_frontend.$add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:409$1542 ($add).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:412$1544 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:453$1560 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:537$1593 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:695$1618 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:702$1619 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:772$1626 ($eq).
Removed top 1 bits (of 2) from port A of cell omsp_frontend.$add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:810$1643 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:810$1643 ($add).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:856$1671 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:857$1673 ($eq).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:872$1682 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:871$1683 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:890$1690 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:893$1691 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:892$1692 ($mux).
Removed top 3 bits (of 4) from mux cell omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:895$1694 ($mux).
Removed top 25 bits (of 32) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1748 ($neg).
Converting cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1748 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1748 ($neg).
Removed top 1 bits (of 64) from port Y of cell omsp_frontend.$shift$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1749 ($shift).
Removed top 28 bits (of 32) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1764 ($neg).
Converting cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1764 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1764 ($neg).
Removed top 28 bits (of 32) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1780 ($neg).
Converting cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1780 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1780 ($neg).
Removed top 27 bits (of 32) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1796 ($neg).
Converting cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1796 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1796 ($neg).
Removed top 27 bits (of 32) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1812 ($neg).
Converting cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1812 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1812 ($neg).
Removed top 27 bits (of 32) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1828 ($neg).
Converting cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1828 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1828 ($neg).
Removed top 27 bits (of 32) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1844 ($neg).
Converting cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1844 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1844 ($neg).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2224_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2223_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2222_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$2226_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell omsp_frontend.$procmux$2290 ($mux).
Removed top 7 bits (of 13) from mux cell omsp_frontend.$procmux$2390 ($pmux).
Removed top 3 bits (of 8) from mux cell omsp_frontend.$procmux$2269 ($mux).
Removed top 9 bits (of 13) from mux cell omsp_frontend.$procmux$2372 ($pmux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$procmux$2373_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell omsp_frontend.$procmux$2256 ($mux).
Removed top 4 bits (of 13) from mux cell omsp_frontend.$procmux$2419 ($pmux).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2227_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell omsp_frontend.$procmux$2859 ($mux).
Removed top 1 bits (of 8) from wire omsp_frontend.$3\inst_ad_nxt[7:0].
Removed top 3 bits (of 8) from wire omsp_frontend.$5\inst_ad_nxt[7:0].
Removed top 4 bits (of 13) from wire omsp_frontend.$5\inst_as_nxt[12:0].
Removed top 6 bits (of 8) from wire omsp_frontend.$6\inst_ad_nxt[7:0].
Removed top 7 bits (of 13) from wire omsp_frontend.$7\inst_as_nxt[12:0].
Removed top 9 bits (of 13) from wire omsp_frontend.$8\inst_as_nxt[12:0].
Removed top 5 bits (of 6) from wire omsp_frontend.$procmux$2859_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:264$1303_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:265$1302_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:266$1301_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:871$1683_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:872$1682_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:890$1690_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:892$1692_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:893$1691_Y.
Removed top 3 bits (of 4) from wire omsp_frontend.$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:895$1694_Y.
Removed top 1 bits (of 64) from wire omsp_frontend.irq_acc_all.
Removed top 9 bits (of 16) from wire omsp_frontend.irq_addr.
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:227$323 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:228$324 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:236$328 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:237$329 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:256$342 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:261$348 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:266$351 ($ge).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:286$366 ($lt).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:293$368 ($lt).
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327_Y.
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357_Y.
Removed top 3 bits (of 16) from wire omsp_mem_backbone.eu_dmem_addr.
Removed top 1 bits (of 2) from wire omsp_mem_backbone.ext_mem_din_sel.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.ext_pmem_addr.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.fe_pmem_addr.
Removed top 6 bits (of 11) from port B of cell omsp_multiplier.$eq$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:124$395 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:131$399 ($eq).
Removed top 15 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$401 ($or).
Removed top 13 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$401 ($or).
Removed top 13 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$401 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:132$402 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$404 ($or).
Removed top 11 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$404 ($or).
Removed top 11 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$404 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:133$405 ($eq).
Removed top 11 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$407 ($or).
Removed top 9 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$407 ($or).
Removed top 9 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$407 ($or).
Removed top 9 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$410 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$410 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$410 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$413 ($or).
Removed top 5 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$413 ($or).
Removed top 5 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$413 ($or).
Removed top 5 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$416 ($or).
Removed top 3 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$416 ($or).
Removed top 3 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$416 ($or).
Removed top 3 bits (of 16) from port A of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$419 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$419 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$419 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:144$425 ($and).
Removed top 3 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:144$425 ($and).
Removed top 2 bits (of 15) from port A of cell omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:144$425 ($and).
Removed top 3 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:144$425 ($and).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:145$426 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:145$426 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:145$426 ($and).
Removed top 2 bits (of 26) from port Y of cell omsp_multiplier.$mul$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:396$462 ($mul).
Removed top 1 bits (of 33) from port A of cell omsp_multiplier.$add$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:402$465 ($add).
Removed top 1 bits (of 33) from port B of cell omsp_multiplier.$add$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:402$465 ($add).
Removed top 15 bits (of 16) from wire omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$398_Y.
Removed top 11 bits (of 16) from wire omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:132$403_Y.
Removed top 9 bits (of 16) from wire omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:133$406_Y.
Removed top 7 bits (of 16) from wire omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:134$409_Y.
Removed top 5 bits (of 16) from wire omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:135$412_Y.
Removed top 3 bits (of 16) from wire omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:136$415_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:137$418_Y.
Removed top 13 bits (of 16) from wire omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$401_Y.
Removed top 11 bits (of 16) from wire omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$404_Y.
Removed top 9 bits (of 16) from wire omsp_multiplier.$or$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:130$407_Y.
Removed top 1 bits (of 9) from wire omsp_multiplier.op2_lo_xp.
Removed top 2 bits (of 26) from wire omsp_multiplier.product.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_dec.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_rd.
Removed top 3 bits (of 16) from wire omsp_multiplier.reg_wr.
Removed top 14 bits (of 16) from mux cell omsp_register_file.$ternary$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:121$659 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_register_file.$add$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:122$660 ($add).
Removed top 7 bits (of 16) from mux cell omsp_register_file.$procmux$2158 ($mux).
Removed top 7 bits (of 9) from FF cell omsp_register_file.$auto$ff.cc:266:slice$3128 ($adff).
Removed top 7 bits (of 16) from port A of cell omsp_register_file.$and$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:583$732 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_register_file.$and$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:600$763 ($and).
Removed top 7 bits (of 16) from wire omsp_register_file.$0\r2[15:0].
Removed top 14 bits (of 16) from wire omsp_register_file.incr_op.
Removed top 7 bits (of 16) from wire omsp_register_file.r2.
Removed top 2 bits (of 3) from port B of cell omsp_sfr.$eq$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:144$472 ($eq).
Removed top 15 bits (of 16) from port A of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$474 ($or).
Removed top 13 bits (of 16) from port B of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$474 ($or).
Removed top 13 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$474 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:145$475 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$477 ($or).
Removed top 11 bits (of 16) from port B of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$477 ($or).
Removed top 11 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$477 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:146$478 ($eq).
Removed top 11 bits (of 16) from port A of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$480 ($or).
Removed top 9 bits (of 16) from port B of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$480 ($or).
Removed top 9 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$480 ($or).
Removed top 9 bits (of 16) from port A of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$483 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$483 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$483 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:156$490 ($and).
Removed top 13 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:156$490 ($and).
Removed top 6 bits (of 9) from port A of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:156$490 ($and).
Removed top 13 bits (of 16) from port B of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:156$490 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:157$491 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:157$491 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:157$491 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:274$496 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:275$498 ($and).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$503 ($or).
Removed top 8 bits (of 16) from port B of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$503 ($or).
Removed top 8 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$503 ($or).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$504 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$504 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$504 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$505 ($or).
Removed top 15 bits (of 16) from wire omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$471_Y.
Removed top 11 bits (of 16) from wire omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:145$476_Y.
Removed top 9 bits (of 16) from wire omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:146$479_Y.
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:147$482_Y.
Removed top 13 bits (of 16) from wire omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$474_Y.
Removed top 11 bits (of 16) from wire omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$477_Y.
Removed top 9 bits (of 16) from wire omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:143$480_Y.
Removed top 8 bits (of 16) from wire omsp_sfr.$or$/home/vsduser/vsdsynth/verilog/omsp_sfr.v:280$503_Y.
Removed top 1 bits (of 16) from wire omsp_sfr.cpu_id_lo_rd.
Removed top 8 bits (of 16) from wire omsp_sfr.ie1_rd.
Removed top 8 bits (of 16) from wire omsp_sfr.ifg1_rd.
Removed top 1 bits (of 4) from wire omsp_sfr.reg_addr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_dec.
Removed top 13 bits (of 16) from wire omsp_sfr.reg_lo_wr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_rd.
Removed top 1 bits (of 2) from port B of cell omsp_watchdog.$procmux$1994_CMP0 ($eq).
Removed top 6 bits (of 13) from port B of cell omsp_watchdog.$eq$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:136$1197 ($eq).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:149$1206 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:149$1206 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:149$1206 ($and).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:150$1207 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:150$1207 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:150$1207 ($and).
Removed top 1 bits (of 8) from port B of cell omsp_watchdog.$ne$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:200$1210 ($ne).
Removed top 1 bits (of 16) from port A of cell omsp_watchdog.$and$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:226$1213 ($and).
Removed top 15 bits (of 16) from port B of cell omsp_watchdog.$add$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:500$1221 ($add).
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_dec.
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_rd.

26.10. Executing PEEPOPT pass (run peephole optimizers).

26.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 106 unused wires.
<suppressed ~10 debug messages>

26.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module omsp_alu:
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$616 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$617 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$628 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$629 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$640 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$641 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$652 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$653 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$620 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$632 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$644 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$656 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:171$543 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:180$550 ($add).
  merging $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$652 into $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$653.
  merging $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$640 into $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$641.
  merging $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$628 into $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$629.
  merging $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$616 into $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$617.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$632.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$620.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$653.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$644.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$641.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$656.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$629.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:171$543.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$617.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:180$550.
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$618 ($lt): new $alu
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$630 ($lt): new $alu
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$642 ($lt): new $alu
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$654 ($lt): new $alu
  creating $alu cell for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$654: $auto$alumacc.cc:485:replace_alu$3281
  creating $alu cell for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$642: $auto$alumacc.cc:485:replace_alu$3292
  creating $alu cell for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$630: $auto$alumacc.cc:485:replace_alu$3303
  creating $alu cell for $lt$/home/vsduser/vsdsynth/verilog/omsp_alu.v:101$618: $auto$alumacc.cc:485:replace_alu$3314
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:180$550: $auto$alumacc.cc:485:replace_alu$3325
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$617: $auto$alumacc.cc:485:replace_alu$3328
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:171$543: $auto$alumacc.cc:485:replace_alu$3331
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$629: $auto$alumacc.cc:485:replace_alu$3334
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$656: $auto$alumacc.cc:485:replace_alu$3337
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$641: $auto$alumacc.cc:485:replace_alu$3340
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$644: $auto$alumacc.cc:485:replace_alu$3343
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:100$653: $auto$alumacc.cc:485:replace_alu$3346
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$620: $auto$alumacc.cc:485:replace_alu$3349
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$632: $auto$alumacc.cc:485:replace_alu$3352
  created 14 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_clock_module:
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1144$1007 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:952$985 ($add).
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:952$985.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1144$1007.
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:1144$1007: $auto$alumacc.cc:485:replace_alu$3355
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_clock_module.v:952$985: $auto$alumacc.cc:485:replace_alu$3358
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg:
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:436$831 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:449$838 ($add).
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:449$838.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:436$831.
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:436$831: $auto$alumacc.cc:485:replace_alu$3361
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:449$838: $auto$alumacc.cc:485:replace_alu$3364
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg_i2c:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_execution_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_frontend:
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:409$1542 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:458$1574 ($add).
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:810$1643 ($add).
  creating $macc model for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1748 ($neg).
  creating $macc model for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1764 ($neg).
  creating $macc model for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1780 ($neg).
  creating $macc model for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1796 ($neg).
  creating $macc model for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1812 ($neg).
  creating $macc model for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1828 ($neg).
  creating $macc model for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1844 ($neg).
  creating $alu model for $macc $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1844.
  creating $alu model for $macc $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1828.
  creating $alu model for $macc $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1812.
  creating $alu model for $macc $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1796.
  creating $alu model for $macc $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1780.
  creating $alu model for $macc $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1764.
  creating $alu model for $macc $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1748.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:810$1643.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:458$1574.
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:409$1542.
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:409$1542: $auto$alumacc.cc:485:replace_alu$3367
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:458$1574: $auto$alumacc.cc:485:replace_alu$3370
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:810$1643: $auto$alumacc.cc:485:replace_alu$3373
  creating $alu cell for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1748: $auto$alumacc.cc:485:replace_alu$3376
  creating $alu cell for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1764: $auto$alumacc.cc:485:replace_alu$3379
  creating $alu cell for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1780: $auto$alumacc.cc:485:replace_alu$3382
  creating $alu cell for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1796: $auto$alumacc.cc:485:replace_alu$3385
  creating $alu cell for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1812: $auto$alumacc.cc:485:replace_alu$3388
  creating $alu cell for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1828: $auto$alumacc.cc:485:replace_alu$3391
  creating $alu cell for $neg$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:0$1844: $auto$alumacc.cc:485:replace_alu$3394
  created 10 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_mem_backbone:
  creating $macc model for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327 ($sub).
  creating $macc model for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334 ($sub).
  creating $macc model for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347 ($sub).
  creating $macc model for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350 ($sub).
  creating $macc model for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357 ($sub).
  creating $alu model for $macc $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357.
  creating $alu model for $macc $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350.
  creating $alu model for $macc $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347.
  creating $alu model for $macc $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334.
  creating $alu model for $macc $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327.
  creating $alu model for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:227$323 ($ge): new $alu
  creating $alu model for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:236$328 ($ge): new $alu
  creating $alu model for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:256$342 ($ge): new $alu
  creating $alu model for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:261$348 ($ge): new $alu
  creating $alu model for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:266$351 ($ge): new $alu
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:228$324 ($lt): merged with $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:256$342.
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:237$329 ($lt): merged with $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:266$351.
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:286$366 ($lt): merged with $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:227$323.
  creating $alu model for $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:293$368 ($lt): merged with $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:236$328.
  creating $alu cell for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:266$351, $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:237$329: $auto$alumacc.cc:485:replace_alu$3402
  creating $alu cell for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:261$348: $auto$alumacc.cc:485:replace_alu$3415
  creating $alu cell for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:256$342, $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:228$324: $auto$alumacc.cc:485:replace_alu$3428
  creating $alu cell for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:236$328, $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:293$368: $auto$alumacc.cc:485:replace_alu$3441
  creating $alu cell for $ge$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:227$323, $lt$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:286$366: $auto$alumacc.cc:485:replace_alu$3454
  creating $alu cell for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:230$327: $auto$alumacc.cc:485:replace_alu$3467
  creating $alu cell for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:239$334: $auto$alumacc.cc:485:replace_alu$3470
  creating $alu cell for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:258$347: $auto$alumacc.cc:485:replace_alu$3473
  creating $alu cell for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:263$350: $auto$alumacc.cc:485:replace_alu$3476
  creating $alu cell for $sub$/home/vsduser/vsdsynth/verilog/omsp_mem_backbone.v:268$357: $auto$alumacc.cc:485:replace_alu$3479
  created 10 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_multiplier:
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:402$465 ($add).
  creating $macc model for $mul$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:396$462 ($mul).
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:402$465.
  creating $macc cell for $mul$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:396$462: $auto$alumacc.cc:365:replace_macc$3482
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:402$465: $auto$alumacc.cc:485:replace_alu$3483
  created 1 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module omsp_register_file:
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:122$660 ($add).
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:122$660.
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:122$660: $auto$alumacc.cc:485:replace_alu$3486
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sfr:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_cell:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_reset:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_watchdog:
  creating $macc model for $add$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:500$1221 ($add).
  creating $alu model for $macc $add$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:500$1221.
  creating $alu cell for $add$/home/vsduser/vsdsynth/verilog/omsp_watchdog.v:500$1221: $auto$alumacc.cc:485:replace_alu$3489
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module openMSP430:
  created 0 $alu and 0 $macc cells.

26.13. Executing SHARE pass (SAT-based resource sharing).

26.14. Executing OPT pass (performing simple optimizations).

26.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~4 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
<suppressed ~5 debug messages>
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.6. Executing OPT_DFF pass (perform DFF optimizations).

26.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 13 unused cells and 36 unused wires.
<suppressed ~20 debug messages>

26.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.9. Rerunning OPT passes. (Maybe there is more to do..)

26.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~168 debug messages>

26.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.16. Finished OPT passes. (There is nothing left to do.)

26.15. Executing MEMORY pass.

26.15.1. Executing OPT_MEM pass (optimize memories).
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 8
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 9
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 10
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 11
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 12
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 13
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 14
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 15
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 16
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 17
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 18
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 19
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 20
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 21
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 22
omsp_dbg.$auto$proc_rom.cc:150:do_switch$1983: removing const-0 lane 23
Performed a total of 1 transformations.

26.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

26.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

26.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

26.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$1983'[0] in module `\omsp_dbg': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$1983'[0] in module `\omsp_dbg': no address FF found.

26.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

26.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

26.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

26.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.17. Executing OPT pass (performing simple optimizations).

26.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~101 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~59 debug messages>
Optimizing module omsp_dbg.
<suppressed ~46 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~14 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~2 debug messages>
Optimizing module omsp_frontend.
<suppressed ~186 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~10 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~67 debug messages>
Optimizing module omsp_register_file.
<suppressed ~43 debug messages>
Optimizing module omsp_sfr.
<suppressed ~99 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~16 debug messages>
Optimizing module openMSP430.

26.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~141 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 47 cells.

26.17.3. Executing OPT_DFF pass (perform DFF optimizations).

26.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 1 unused cells and 442 unused wires.
<suppressed ~12 debug messages>

26.17.5. Finished fast OPT passes.

26.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$1983 in module \omsp_dbg:
  created 32 $dff cells and 0 static cells of width 9.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.

26.19. Executing OPT pass (performing simple optimizations).

26.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~19 debug messages>
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~1 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

26.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $procmux$2169:
      Old ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.Z_[4:0]$651, B={ $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$656_Y [4:1] $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.Z_[4:0]$651 [0] }, Y=\alu_dadd3
      New ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.Z_[4:0]$651 [4:1], B=$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$656_Y [4:1], Y=\alu_dadd3 [4:1]
      New connections: \alu_dadd3 [0] = $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:188$514.Z_[4:0]$651 [0]
    Consolidated identical input bits for $mux cell $procmux$2172:
      Old ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.Z_[4:0]$639, B={ $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$644_Y [4:1] $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.Z_[4:0]$639 [0] }, Y=\alu_dadd2
      New ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.Z_[4:0]$639 [4:1], B=$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$644_Y [4:1], Y=\alu_dadd2 [4:1]
      New connections: \alu_dadd2 [0] = $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:187$513.Z_[4:0]$639 [0]
    Consolidated identical input bits for $mux cell $procmux$2175:
      Old ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.Z_[4:0]$627, B={ $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$632_Y [4:1] $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.Z_[4:0]$627 [0] }, Y=\alu_dadd1
      New ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.Z_[4:0]$627 [4:1], B=$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$632_Y [4:1], Y=\alu_dadd1 [4:1]
      New connections: \alu_dadd1 [0] = $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:186$512.Z_[4:0]$627 [0]
    Consolidated identical input bits for $mux cell $procmux$2178:
      Old ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.Z_[4:0]$615, B={ $add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$620_Y [4:1] $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.Z_[4:0]$615 [0] }, Y=\alu_dadd0
      New ports: A=$0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.Z_[4:0]$615 [4:1], B=$add$/home/vsduser/vsdsynth/verilog/omsp_alu.v:102$620_Y [4:1], Y=\alu_dadd0 [4:1]
      New connections: \alu_dadd0 [0] = $0\bcd_add$func$/home/vsduser/vsdsynth/verilog/omsp_alu.v:185$511.Z_[4:0]$615 [0]
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604:
      Old ports: A={ \V \N \Z \C }, B={ \V_xor \N \Z $not$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$602_Y }, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604_Y
      New ports: A={ \V \C }, B={ \V_xor $not$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$602_Y }, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604_Y [3] $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604_Y [2:1] = { \N \Z }
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:250$608:
      Old ports: A=4'0000, B=4'1111, Y=\alu_stat_wr
      New ports: A=1'0, B=1'1, Y=\alu_stat_wr [0]
      New connections: \alu_stat_wr [3:1] = { \alu_stat_wr [0] \alu_stat_wr [0] \alu_stat_wr [0] }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604_Y, B={ 1'0 \N \Z $not$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$602_Y }, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605_Y
      New ports: A={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604_Y [3] $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:248$604_Y [0] }, B={ 1'0 $not$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$602_Y }, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605_Y [3] $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605_Y [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:246$606:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605_Y, B={ 1'0 \N \Z \op_src_inv [0] }, Y=\alu_stat
      New ports: A={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605_Y [3] $ternary$/home/vsduser/vsdsynth/verilog/omsp_alu.v:247$605_Y [0] }, B={ 1'0 \op_src_inv [0] }, Y={ \alu_stat [3] \alu_stat [0] }
      New connections: \alu_stat [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][4][12]$3875:
      Old ports: A=9'100000000, B=9'000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][6]$a$3834
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][6]$a$3834 [8]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][6]$a$3834 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][4][0]$3839:
      Old ports: A=9'000000001, B=9'000000010, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$a$3816
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$a$3816 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$a$3816 [8:2] = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][4][1]$3842:
      Old ports: A=9'000000100, B=9'000001000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$b$3817
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$b$3817 [3:2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$b$3817 [8:4] $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$b$3817 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][4][3]$3848:
      Old ports: A=9'001000000, B=9'010000000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$b$3820
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$b$3820 [7:6]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$b$3820 [8] $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$b$3820 [5:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][4][2]$3845:
      Old ports: A=9'000010000, B=9'000100000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$a$3819
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$a$3819 [5:4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$a$3819 [8:6] $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$a$3819 [3:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$2093:
      Old ports: A={ $auto$proc_rom.cc:149:do_switch$1982 [24] 16'0000000000000000 $auto$proc_rom.cc:149:do_switch$1982 [7:0] }, B=25'0000000000000000000000000, Y=\reg_dec
      New ports: A={ $auto$proc_rom.cc:149:do_switch$1982 [24] $auto$proc_rom.cc:149:do_switch$1982 [7:0] }, B=9'000000000, Y={ \reg_dec [24] \reg_dec [7:0] }
      New connections: \reg_dec [23:8] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [15:1] = { $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:749$904:
      Old ports: A=2'01, B=2'11, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:749$904_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:749$904_Y [1]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:749$904_Y [0] = 1'1
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][6]$3833:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][6]$a$3834, B=9'000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][3]$a$3813
      New ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][6]$a$3834 [8], B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][3]$a$3813 [8]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][3]$a$3813 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$3818:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$a$3819, B=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$b$3820, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$b$3805
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$a$3819 [5:4] }, B={ $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][1]$b$3820 [7:6] 2'00 }, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$b$3805 [7:4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$b$3805 [8] $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$b$3805 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$3815:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$a$3816, B=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$b$3817, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$a$3804
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$a$3816 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][3][0]$b$3817 [3:2] 2'00 }, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$a$3804 [3:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$a$3804 [8:4] = 5'00000
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:443$836:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y, B=16'0000000000000000, Y=\mem_cnt_dec
      New ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:444$835_Y [0], B=1'0, Y=\mem_cnt_dec [0]
      New connections: \mem_cnt_dec [15:1] = { \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] }
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][3]$3812:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][3]$a$3813, B=9'000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][1]$b$3802
      New ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][3]$a$3813 [8], B=1'0, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][1]$b$3802 [8]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][1]$b$3802 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$3803:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$a$3804, B=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$b$3805, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][0]$a$3798
      New ports: A={ 4'0000 $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$a$3804 [3:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][2][0]$b$3805 [7:4] 4'0000 }, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][0]$a$3798 [7:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][0]$a$3798 [8] = 1'0
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][1]$3800:
      Old ports: A=9'000000000, B=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][1]$b$3802, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][0][0]$b$3796
      New ports: A=1'0, B=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][1]$b$3802 [8], Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][0][0]$b$3796 [8]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][0][0]$b$3796 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][0]$3797:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][0]$a$3798, B=9'000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][0][0]$a$3795
      New ports: A=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][1][0]$a$3798 [7:0], B=8'00000000, Y=$memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][0][0]$a$3795 [7:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$1983$rdmux[0][0][0]$a$3795 [8] = 1'0
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:248$1062:
      Old ports: A=3'010, B=3'100, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:248$1062_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:248$1062_Y [2:1]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:248$1062_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:259$1073:
      Old ports: A={ 2'10 \shift_tx_data_done }, B=3'000, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:259$1073_Y
      New ports: A={ 1'1 \shift_tx_data_done }, B=2'00, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:259$1073_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:259$1073_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:259$1073_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:265$1076:
      Old ports: A=3'100, B=3'000, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:265$1076_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:265$1076_Y [2]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:265$1076_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:301$1115:
      Old ports: A={ \shift_buf [7:0] 1'0 }, B={ \shift_buf [7:0] \sda_in }, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:301$1115_Y
      New ports: A=1'0, B=\sda_in, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:301$1115_Y [0]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:301$1115_Y [8:1] = \shift_buf [7:0]
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:363$1135:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$3207 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$3207 [1]
      New connections: $auto$wreduce.cc:455:run$3207 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:371$1144:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$3212 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$3212 [1]
      New connections: $auto$wreduce.cc:455:run$3212 [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:381$1158:
      Old ports: A=3'100, B=3'000, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:381$1158_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:381$1158_Y [2]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:381$1158_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:385$1163:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:455:run$3214 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$3214 [0]
      New connections: $auto$wreduce.cc:455:run$3214 [1] = $auto$wreduce.cc:455:run$3214 [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077:
      Old ports: A=3'101, B=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:265$1076_Y, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077_Y
      New ports: A=2'11, B={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:265$1076_Y [2] 1'0 }, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:380$1159:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:381$1158_Y, B=3'100, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:380$1159_Y
      New ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:381$1158_Y [2], B=1'1, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:380$1159_Y [2]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:380$1159_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:384$1164:
      Old ports: A=3'100, B={ 1'0 $auto$wreduce.cc:455:run$3214 [1:0] }, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:384$1164_Y
      New ports: A=2'10, B={ 1'0 $auto$wreduce.cc:455:run$3214 [0] }, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:384$1164_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:384$1164_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:384$1164_Y [1] = $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:384$1164_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:263$1078:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077_Y, B=3'000, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:263$1078_Y
      New ports: A={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:264$1077_Y [0] }, B=2'00, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:263$1078_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:263$1078_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:263$1078_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:380$1159_Y, B=3'011, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y
      New ports: A={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:380$1159_Y [2] 1'0 }, B=2'01, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y [1] = $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:378$1161:
      Old ports: A=3'011, B=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:378$1161_Y
      New ports: A=2'01, B={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:379$1160_Y [0] }, Y={ $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:378$1161_Y [2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:378$1161_Y [0] }
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:378$1161_Y [1] = $ternary$/home/vsduser/vsdsynth/verilog/omsp_dbg_i2c.v:378$1161_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1]
      New connections: { $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [15:2] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [0] } = { $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:292$176_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_execution_unit.v:374$224:
      Old ports: A=\mdb_out_nxt, B={ \mdb_out_nxt [7:0] \mdb_out_nxt [7:0] }, Y=\mdb_out
      New ports: A=\mdb_out_nxt [15:8], B=\mdb_out_nxt [7:0], Y=\mdb_out [15:8]
      New connections: \mdb_out [7:0] = \mdb_out_nxt [7:0]
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2269:
      Old ports: A=5'00001, B=5'10000, Y=$5\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $5\inst_ad_nxt[7:0] [4] $5\inst_ad_nxt[7:0] [0] }
      New connections: $5\inst_ad_nxt[7:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2280:
      Old ports: A={ 6'000000 $6\inst_ad_nxt[7:0] }, B={ 3'000 $5\inst_ad_nxt[7:0] }, Y=$4\inst_ad_nxt[7:0]
      New ports: A={ 3'000 $6\inst_ad_nxt[7:0] }, B=$5\inst_ad_nxt[7:0], Y=$4\inst_ad_nxt[7:0] [4:0]
      New connections: $4\inst_ad_nxt[7:0] [7:5] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2290:
      Old ports: A=7'0000001, B=7'1000000, Y=$3\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }
      New connections: $3\inst_ad_nxt[7:0] [5:1] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$2307:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$6\sconst_nxt[15:0]
      New ports: A=1'0, B=1'1, Y=$6\sconst_nxt[15:0] [0]
      New connections: $6\sconst_nxt[15:0] [15:1] = { $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $pmux cell $procmux$2390:
      Old ports: A=6'000001, B=18'100000000100010000, Y=$7\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100000100100, Y={ $7\inst_as_nxt[12:0] [5:4] $7\inst_as_nxt[12:0] [2] $7\inst_as_nxt[12:0] [0] }
      New connections: { $7\inst_as_nxt[12:0] [3] $7\inst_as_nxt[12:0] [1] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2406:
      Old ports: A={ 9'000000000 $8\inst_as_nxt[12:0] }, B={ 7'0000000 $7\inst_as_nxt[12:0] }, Y=$6\inst_as_nxt[12:0]
      New ports: A={ 2'00 $8\inst_as_nxt[12:0] }, B=$7\inst_as_nxt[12:0], Y=$6\inst_as_nxt[12:0] [5:0]
      New connections: $6\inst_as_nxt[12:0] [12:6] = 7'0000000
    Consolidated identical input bits for $pmux cell $procmux$2419:
      Old ports: A=9'000000001, B=27'100000000010000000001000000, Y=$5\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y={ $5\inst_as_nxt[12:0] [8:6] $5\inst_as_nxt[12:0] [0] }
      New connections: $5\inst_as_nxt[12:0] [5:1] = 5'00000
    Consolidated identical input bits for $pmux cell $procmux$2442:
      Old ports: A=13'0001000000000, B=39'100000000000001000000000000010000000000, Y=$3\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y=$3\inst_as_nxt[12:0] [12:9]
      New connections: $3\inst_as_nxt[12:0] [8:0] = 9'000000000
    Consolidated identical input bits for $mux cell $procmux$2853:
      Old ports: A={ 5'11111 $3\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1353 [0] }, B=6'111101, Y=$4\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1356
      New ports: A={ 1'1 $3\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1353 [0] }, B=2'01, Y=$4\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1356 [1:0]
      New connections: $4\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1356 [5:2] = 4'1111
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:258$1290:
      Old ports: A=3'101, B=3'010, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:258$1290_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:258$1290_Y [1:0]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:258$1290_Y [2] = $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:258$1290_Y [0]
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:268$1308:
      Old ports: A=3'010, B=3'100, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:268$1308_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:268$1308_Y [2:1]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:268$1308_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:453$1573:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=\ext_incr
      New ports: A=1'0, B=1'1, Y=\ext_incr [1]
      New connections: { \ext_incr [15:2] \ext_incr [0] } = { \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:872$1682:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$3226 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$3226 [1]
      New connections: $auto$wreduce.cc:455:run$3226 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:893$1691:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$3229 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$3229 [1]
      New connections: $auto$wreduce.cc:455:run$3229 [0] = 1'1
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1357: $4\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1356 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2280:
      Old ports: A={ 3'000 $6\inst_ad_nxt[7:0] }, B=$5\inst_ad_nxt[7:0], Y=$4\inst_ad_nxt[7:0] [4:0]
      New ports: A={ 1'0 $6\inst_ad_nxt[7:0] }, B={ $5\inst_ad_nxt[7:0] [4] 1'0 $5\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New connections: $4\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2298:
      Old ports: A=$4\inst_ad_nxt[7:0], B={ 1'0 $3\inst_ad_nxt[7:0] }, Y=$2\inst_ad_nxt[7:0]
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New connections: { $2\inst_ad_nxt[7:0] [7] $2\inst_ad_nxt[7:0] [5] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2325:
      Old ports: A=$6\sconst_nxt[15:0], B=16'0000000000000010, Y=$5\sconst_nxt[15:0]
      New ports: A={ $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }, B=2'10, Y=$5\sconst_nxt[15:0] [1:0]
      New connections: $5\sconst_nxt[15:0] [15:2] = { $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$2432:
      Old ports: A=$6\inst_as_nxt[12:0], B={ 4'0000 $5\inst_as_nxt[12:0] }, Y=$4\inst_as_nxt[12:0]
      New ports: A={ 3'000 $6\inst_as_nxt[12:0] [5:0] }, B={ $5\inst_as_nxt[12:0] [8:6] 5'00000 $5\inst_as_nxt[12:0] [0] }, Y=$4\inst_as_nxt[12:0] [8:0]
      New connections: $4\inst_as_nxt[12:0] [12:9] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2847:
      Old ports: A=$4\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1356, B=6'111100, Y=$5\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1359
      New ports: A=$4\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1356 [1:0], B=2'00, Y=$5\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1359 [1:0]
      New connections: $5\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1359 [5:2] = 4'1111
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:257$1291:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:258$1290_Y, B=3'000, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:257$1291_Y
      New ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:258$1290_Y [1:0], B=2'00, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:257$1291_Y [1:0]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:257$1291_Y [2] = $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:257$1291_Y [0]
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:267$1309:
      Old ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:268$1308_Y, B=3'010, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:267$1309_Y
      New ports: A=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:268$1308_Y [2:1], B=2'01, Y=$ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:267$1309_Y [2:1]
      New connections: $ternary$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:267$1309_Y [0] = 1'0
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1360: $5\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1359 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2298:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New connections: $2\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2304:
      Old ports: A=8'00000000, B=$2\inst_ad_nxt[7:0], Y=\inst_ad_nxt
      New ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New connections: { \inst_ad_nxt [7] \inst_ad_nxt [5] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2340:
      Old ports: A=$5\sconst_nxt[15:0], B=16'0000000000000001, Y=$4\sconst_nxt[15:0]
      New ports: A={ $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [1:0] }, B=3'001, Y=$4\sconst_nxt[15:0] [2:0]
      New connections: $4\sconst_nxt[15:0] [15:3] = { $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2841:
      Old ports: A=$5\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1359, B=6'111011, Y=$6\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1362
      New ports: A={ 1'1 $5\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1359 [1:0] }, B=3'011, Y=$6\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1362 [2:0]
      New connections: $6\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1362 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1363: $6\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1362 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2304:
      Old ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New ports: A=4'0000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4] \inst_ad_nxt [1:0] }
      New connections: \inst_ad_nxt [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2352:
      Old ports: A=$4\sconst_nxt[15:0], B=16'0000000000000000, Y=$3\sconst_nxt[15:0]
      New ports: A=$4\sconst_nxt[15:0] [2:0], B=3'000, Y=$3\sconst_nxt[15:0] [2:0]
      New connections: $3\sconst_nxt[15:0] [15:3] = { $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2835:
      Old ports: A=$6\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1362, B=6'111010, Y=$7\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1365
      New ports: A=$6\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1362 [2:0], B=3'010, Y=$7\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1365 [2:0]
      New connections: $7\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1365 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1366: $7\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1365 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2361:
      Old ports: A=$3\sconst_nxt[15:0], B=16'0000000000001000, Y=$2\sconst_nxt[15:0]
      New ports: A={ $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2:0] }, B=4'1000, Y=$2\sconst_nxt[15:0] [3:0]
      New connections: $2\sconst_nxt[15:0] [15:4] = { $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2829:
      Old ports: A=$7\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1365, B=6'111001, Y=$8\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1368
      New ports: A=$7\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1365 [2:0], B=3'001, Y=$8\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1368 [2:0]
      New connections: $8\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1368 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1369: $8\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1368 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2367:
      Old ports: A=$2\sconst_nxt[15:0], B=16'0000000000000100, Y=\sconst_nxt
      New ports: A={ $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [3:0] }, B=5'00100, Y=\sconst_nxt [4:0]
      New connections: \sconst_nxt [15:5] = { \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] }
    Consolidated identical input bits for $mux cell $procmux$2823:
      Old ports: A=$8\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1368, B=6'111000, Y=$9\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1371
      New ports: A=$8\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1368 [2:0], B=3'000, Y=$9\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1371 [2:0]
      New connections: $9\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1371 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1372: $9\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1371 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2817:
      Old ports: A=$9\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1371, B=6'110111, Y=$10\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1374
      New ports: A={ 1'1 $9\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1371 [2:0] }, B=4'0111, Y=$10\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1374 [3:0]
      New connections: $10\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1374 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1375: $10\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1374 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2811:
      Old ports: A=$10\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1374, B=6'110110, Y=$11\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1377
      New ports: A=$10\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1374 [3:0], B=4'0110, Y=$11\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1377 [3:0]
      New connections: $11\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1377 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1378: $11\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1377 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2805:
      Old ports: A=$11\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1377, B=6'110101, Y=$12\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1380
      New ports: A=$11\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1377 [3:0], B=4'0101, Y=$12\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1380 [3:0]
      New connections: $12\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1380 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1381: $12\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1380 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2799:
      Old ports: A=$12\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1380, B=6'110100, Y=$13\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1383
      New ports: A=$12\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1380 [3:0], B=4'0100, Y=$13\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1383 [3:0]
      New connections: $13\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1383 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1384: $13\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1383 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2793:
      Old ports: A=$13\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1383, B=6'110011, Y=$14\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1386
      New ports: A=$13\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1383 [3:0], B=4'0011, Y=$14\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1386 [3:0]
      New connections: $14\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1386 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1387: $14\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1386 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2787:
      Old ports: A=$14\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1386, B=6'110010, Y=$15\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1389
      New ports: A=$14\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1386 [3:0], B=4'0010, Y=$15\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1389 [3:0]
      New connections: $15\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1389 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1390: $15\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1389 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2781:
      Old ports: A=$15\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1389, B=6'110001, Y=$16\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1392
      New ports: A=$15\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1389 [3:0], B=4'0001, Y=$16\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1392 [3:0]
      New connections: $16\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1392 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:194$1393: $16\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1392 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2775:
      Old ports: A=$16\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1392, B=6'110000, Y=$17\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1395
      New ports: A=$16\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1392 [3:0], B=4'0000, Y=$17\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1395 [3:0]
      New connections: $17\get_irq_num$func$/home/vsduser/vsdsynth/verilog/omsp_frontend.v:341$1241.$result[5:0]$1395 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_multiplier.v:279$438:
      Old ports: A={ \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s }, B={ \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt }, Y=\sumext_rd
      New ports: A=\sumext_s, B=\sumext_s_nxt, Y=\sumext_rd [1:0]
      New connections: \sumext_rd [15:2] = { \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] }
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
    Consolidated identical input bits for $mux cell $procmux$2158:
      Old ports: A={ \r2_v \r2_nxt [4] 1'0 \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=9'000000000, Y=$0\r2[15:0]
      New ports: A={ \r2_v \r2_nxt [4] \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=8'00000000, Y={ $0\r2[15:0] [8:7] $0\r2[15:0] [5:0] }
      New connections: $0\r2[15:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2163:
      Old ports: A={ \reg_incr_val [15:1] 1'0 }, B={ \reg_sp_val [15:1] 1'0 }, Y=$procmux$2163_Y
      New ports: A=\reg_incr_val [15:1], B=\reg_sp_val [15:1], Y=$procmux$2163_Y [15:1]
      New connections: $procmux$2163_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/vsduser/vsdsynth/verilog/omsp_register_file.v:124$661:
      Old ports: A=\reg_dest_val, B={ 8'00000000 \reg_dest_val [7:0] }, Y={ \pc_sw [15:9] \reg_dest_val_in [8:0] }
      New ports: A=\reg_dest_val [15:8], B=8'00000000, Y={ \pc_sw [15:9] \reg_dest_val_in [8] }
      New connections: \reg_dest_val_in [7:0] = \reg_dest_val [7:0]
  Optimizing cells in module \omsp_register_file.
    Consolidated identical input bits for $mux cell $procmux$2166:
      Old ports: A=$procmux$2163_Y, B={ \pc_sw [15:9] \reg_dest_val_in [8:1] 1'0 }, Y=$0\r1[15:0]
      New ports: A=$procmux$2163_Y [15:1], B={ \pc_sw [15:9] \reg_dest_val_in [8] \reg_dest_val [7:1] }, Y=$0\r1[15:0] [15:1]
      New connections: $0\r1[15:0] [0] = 1'0
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 98 changes.

26.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 9 cells.

26.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$2088 in front of them:
        $or$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:356$806
        $or$/home/vsduser/vsdsynth/verilog/omsp_dbg.v:357$807

26.19.7. Executing OPT_DFF pass (perform DFF optimizations).

26.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 61 unused wires.
<suppressed ~3 debug messages>

26.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~1 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~6 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~5 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~4 debug messages>
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.10. Rerunning OPT passes. (Maybe there is more to do..)

26.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

26.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2280:
      Old ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 $3\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }
      New connections: $4\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2298:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1] }
      New connections: $2\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 2 changes.

26.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 2 cells.

26.19.14. Executing OPT_SHARE pass.

26.19.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$3063 ($adffe) from module omsp_frontend.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$3063 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3077 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3077 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3077 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3077 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3110 ($adffe) from module omsp_register_file.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3128 ($adff) from module omsp_register_file.

26.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 11 unused wires.
<suppressed ~6 debug messages>

26.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
<suppressed ~56 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
<suppressed ~52 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.18. Rerunning OPT passes. (Maybe there is more to do..)

26.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

26.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~5 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 1 cells.

26.19.22. Executing OPT_SHARE pass.

26.19.23. Executing OPT_DFF pass (perform DFF optimizations).

26.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 1 unused cells and 69 unused wires.
<suppressed ~3 debug messages>

26.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.26. Rerunning OPT passes. (Maybe there is more to do..)

26.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

26.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.19.30. Executing OPT_SHARE pass.

26.19.31. Executing OPT_DFF pass (perform DFF optimizations).

26.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.34. Finished OPT passes. (There is nothing left to do.)

26.20. Executing TECHMAP pass (map to technology primitives).

26.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

26.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod$cc01eb4b12ca3a903e6a730e12703045df75a1af\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { \op1_xp [16] \op1 } * \op2_xp (17x9 bits, signed)
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$fc69e1e055122f161e82f14586c9accf99d83cb8\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$117a422dd91271f31dcbd629d7b52dc0eb1e49ab\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$constmap:493a9ce95a8a8cf1eb12385d0e2ef9ac7fbb20fa$paramod$959cbf117d34ffb2c1a24378ae8c9d0ffda6b91c\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:53f81d327ce76cbf6a8a98434119a90a4847620f$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx for cells of type $shift.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_90_alu for cells of type $alu.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$d66a711d7e97d14a7c7a9fd9e900c39b1fc36cfa\_90_alu for cells of type $alu.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~6618 debug messages>

26.21. Executing OPT pass (performing simple optimizations).

26.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~350 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~59 debug messages>
Optimizing module omsp_dbg.
<suppressed ~141 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~87 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~54 debug messages>
Optimizing module omsp_frontend.
<suppressed ~4555 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~184 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~430 debug messages>
Optimizing module omsp_register_file.
<suppressed ~85 debug messages>
Optimizing module omsp_sfr.
<suppressed ~12 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~114 debug messages>
Optimizing module openMSP430.

26.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~225 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~30 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~117 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~105 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~81 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~1212 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~231 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~291 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
<suppressed ~9 debug messages>
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 768 cells.

26.21.3. Executing OPT_DFF pass (perform DFF optimizations).

26.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 449 unused cells and 3244 unused wires.
<suppressed ~460 debug messages>

26.21.5. Finished fast OPT passes.

26.22. Executing ABC pass (technology mapping using ABC).

26.22.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..
Extracted 725 gates and 787 wires to a netlist network with 61 inputs and 37 outputs.

26.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       28
ABC RESULTS:              NAND cells:       11
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:               NOR cells:       59
ABC RESULTS:               XOR cells:       85
ABC RESULTS:               MUX cells:       60
ABC RESULTS:                OR cells:      165
ABC RESULTS:            ANDNOT cells:      205
ABC RESULTS:               AND cells:       47
ABC RESULTS:               NOT cells:       63
ABC RESULTS:        internal signals:      689
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

26.22.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..
Extracted 85 gates and 127 wires to a netlist network with 40 inputs and 22 outputs.

26.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:                OR cells:       17
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       22
Removing temp directory.

26.22.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..
Extracted 647 gates and 841 wires to a netlist network with 192 inputs and 106 outputs.

26.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.3.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               XOR cells:       28
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:               MUX cells:      101
ABC RESULTS:               AND cells:       16
ABC RESULTS:              NAND cells:       25
ABC RESULTS:               NOR cells:       24
ABC RESULTS:                OR cells:      191
ABC RESULTS:               NOT cells:       15
ABC RESULTS:            ANDNOT cells:      201
ABC RESULTS:        internal signals:      543
ABC RESULTS:           input signals:      192
ABC RESULTS:          output signals:      106
Removing temp directory.

26.22.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..
Extracted 283 gates and 341 wires to a netlist network with 56 inputs and 47 outputs.

26.22.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.4.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:               NOR cells:       10
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:       23
ABC RESULTS:               MUX cells:       24
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:       56
ABC RESULTS:            ANDNOT cells:       83
ABC RESULTS:        internal signals:      238
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       47
Removing temp directory.

26.22.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..
Extracted 357 gates and 551 wires to a netlist network with 192 inputs and 78 outputs.

26.22.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.5.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               MUX cells:      184
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:       56
ABC RESULTS:            ANDNOT cells:       60
ABC RESULTS:        internal signals:      281
ABC RESULTS:           input signals:      192
ABC RESULTS:          output signals:       78
Removing temp directory.

26.22.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..
Extracted 1448 gates and 1565 wires to a netlist network with 115 inputs and 168 outputs.

26.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.6.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               MUX cells:      107
ABC RESULTS:               NOT cells:       28
ABC RESULTS:               AND cells:       18
ABC RESULTS:               XOR cells:       57
ABC RESULTS:               NOR cells:       86
ABC RESULTS:              NAND cells:       34
ABC RESULTS:                OR cells:      434
ABC RESULTS:             ORNOT cells:      125
ABC RESULTS:            ANDNOT cells:      292
ABC RESULTS:        internal signals:     1282
ABC RESULTS:           input signals:      115
ABC RESULTS:          output signals:      168
Removing temp directory.

26.22.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..
Extracted 328 gates and 484 wires to a netlist network with 155 inputs and 137 outputs.

26.22.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.7.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               MUX cells:      170
ABC RESULTS:            ANDNOT cells:       25
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:       30
ABC RESULTS:        internal signals:      192
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:      137
Removing temp directory.

26.22.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..
Extracted 1523 gates and 1627 wires to a netlist network with 103 inputs and 65 outputs.

26.22.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.8.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       30
ABC RESULTS:               XOR cells:      264
ABC RESULTS:              XNOR cells:      103
ABC RESULTS:              NAND cells:       76
ABC RESULTS:               NOR cells:       61
ABC RESULTS:               AND cells:       18
ABC RESULTS:               NOT cells:       91
ABC RESULTS:               MUX cells:       99
ABC RESULTS:            ANDNOT cells:      595
ABC RESULTS:                OR cells:      245
ABC RESULTS:        internal signals:     1459
ABC RESULTS:           input signals:      103
ABC RESULTS:          output signals:       65
Removing temp directory.

26.22.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..
Extracted 1319 gates and 1647 wires to a netlist network with 325 inputs and 276 outputs.

26.22.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.9.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:       19
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:       10
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               MUX cells:      227
ABC RESULTS:            ANDNOT cells:      341
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               AND cells:      264
ABC RESULTS:                OR cells:      440
ABC RESULTS:        internal signals:     1046
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      276
Removing temp directory.

26.22.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..
Extracted 69 gates and 105 wires to a netlist network with 36 inputs and 19 outputs.

26.22.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.10.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:       28
ABC RESULTS:            ANDNOT cells:       21
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       19
Removing temp directory.

26.22.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

26.22.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

26.22.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 129 gates and 185 wires to a netlist network with 55 inputs and 28 outputs.

26.22.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.13.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        6
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       11
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:               AND cells:        9
ABC RESULTS:              NAND cells:       12
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:                OR cells:       25
ABC RESULTS:        internal signals:      102
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       28
Removing temp directory.

26.22.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.

26.22.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.14.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       64
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.

26.23. Executing OPT pass (performing simple optimizations).

26.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~19 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~24 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~1 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~8 debug messages>
Optimizing module omsp_frontend.
<suppressed ~88 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~34 debug messages>
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 3 cells.

26.23.3. Executing OPT_DFF pass (perform DFF optimizations).

26.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 9 unused cells and 4302 unused wires.
<suppressed ~203 debug messages>

26.23.5. Finished fast OPT passes.

26.24. Executing HIERARCHY pass (managing design hierarchy).

26.24.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog

26.24.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog
Removed 0 unused modules.

26.25. Printing statistics.

=== omsp_alu ===

   Number of wires:                743
   Number of wire bits:           1016
   Number of public wires:          47
   Number of public wire bits:     320
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                733
     $_ANDNOT_                     205
     $_AND_                         47
     $_MUX_                         60
     $_NAND_                        11
     $_NOR_                         59
     $_NOT_                         61
     $_ORNOT_                       12
     $_OR_                         165
     $_XNOR_                        28
     $_XOR_                         85

=== omsp_clock_module ===

   Number of wires:                144
   Number of wire bits:            347
   Number of public wires:          90
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $_ANDNOT_                      19
     $_AND_                          3
     $_DFFE_PN0P_                   11
     $_DFF_PN0_                      2
     $_DFF_PP0_                      1
     $_DFF_PP1_                      1
     $_MUX_                          4
     $_NAND_                         6
     $_NOR_                          4
     $_NOT_                          5
     $_ORNOT_                        5
     $_OR_                          17
     $_XNOR_                         1
     $_XOR_                          3
     omsp_sync_cell                  2
     omsp_sync_reset                 1

=== omsp_dbg ===

   Number of wires:                630
   Number of wire bits:           1164
   Number of public wires:          93
   Number of public wire bits:     580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                699
     $_ANDNOT_                     201
     $_AND_                         16
     $_DFFE_PP0P_                   24
     $_DFFE_PP1P_                    1
     $_DFF_PP0_                     42
     $_MUX_                        101
     $_NAND_                        25
     $_NOR_                         23
     $_NOT_                         14
     $_ORNOT_                       12
     $_OR_                         191
     $_XNOR_                        20
     $_XOR_                         28
     omsp_dbg_i2c                    1

=== omsp_dbg_i2c ===

   Number of wires:                249
   Number of wire bits:            355
   Number of public wires:          43
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                292
     $_ANDNOT_                      83
     $_AND_                         23
     $_DFFE_PP0P_                   32
     $_DFFE_PP1N_                    1
     $_DFFE_PP1P_                    1
     $_DFF_PP0_                     10
     $_DFF_PP1_                      6
     $_MUX_                         24
     $_NAND_                         7
     $_NOR_                         10
     $_NOT_                         10
     $_ORNOT_                       20
     $_OR_                          56
     $_XNOR_                         1
     $_XOR_                          6
     omsp_sync_cell                  2

=== omsp_execution_unit ===

   Number of wires:                327
   Number of wire bits:            711
   Number of public wires:          66
   Number of public wire bits:     435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                371
     $_ANDNOT_                      60
     $_AND_                          7
     $_DFFE_PP0P_                   34
     $_DFF_PP0_                      1
     $_MUX_                        184
     $_NAND_                         5
     $_NOR_                          8
     $_NOT_                          8
     $_ORNOT_                        6
     $_OR_                          56
     omsp_alu                        1
     omsp_register_file              1

=== omsp_frontend ===

   Number of wires:               1139
   Number of wire bits:           1686
   Number of public wires:         110
   Number of public wire bits:     637
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1296
     $_ANDNOT_                     291
     $_AND_                         18
     $_DFFE_PP0N_                   48
     $_DFFE_PP0P_                   36
     $_DFFE_PP1N_                    4
     $_DFFE_PP1P_                    1
     $_DFF_PP0_                     24
     $_DFF_PP1_                      1
     $_MUX_                        107
     $_NAND_                        34
     $_NOR_                         86
     $_NOT_                         25
     $_ORNOT_                      124
     $_OR_                         434
     $_XNOR_                         6
     $_XOR_                         57

=== omsp_mem_backbone ===

   Number of wires:                184
   Number of wire bits:            679
   Number of public wires:          73
   Number of public wire bits:     568
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                284
     $_ANDNOT_                      25
     $_AND_                          2
     $_DFFE_PP0P_                   17
     $_DFF_PP0_                     21
     $_MUX_                        170
     $_NAND_                         5
     $_NOR_                          4
     $_NOT_                          6
     $_ORNOT_                        4
     $_OR_                          30

=== omsp_multiplier ===

   Number of wires:               1566
   Number of wire bits:           1914
   Number of public wires:          42
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1651
     $_ANDNOT_                     595
     $_AND_                         18
     $_DFFE_PP0P_                   68
     $_DFF_PP0_                      2
     $_MUX_                         99
     $_NAND_                        76
     $_NOR_                         61
     $_NOT_                         90
     $_ORNOT_                       30
     $_OR_                         245
     $_XNOR_                       103
     $_XOR_                        264

=== omsp_register_file ===

   Number of wires:               1148
   Number of wire bits:           1803
   Number of public wires:          67
   Number of public wire bits:     519
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1556
     $_ANDNOT_                     341
     $_AND_                        264
     $_DFFE_PP0P_                  230
     $_DFF_PP0_                      1
     $_MUX_                        227
     $_NAND_                         8
     $_NOR_                          1
     $_NOT_                          8
     $_ORNOT_                       19
     $_OR_                         440
     $_XNOR_                         7
     $_XOR_                         10

=== omsp_sfr ===

   Number of wires:                 89
   Number of wire bits:            331
   Number of public wires:          49
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     $_ANDNOT_                      21
     $_DFFE_PP0P_                    1
     $_NAND_                         2
     $_NOR_                          4
     $_NOT_                          1
     $_ORNOT_                        3
     $_OR_                          28

=== omsp_sync_cell ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_PP0_                      2

=== omsp_sync_reset ===

   Number of wires:                  4
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_DFF_PP1_                      2

=== omsp_watchdog ===

   Number of wires:                126
   Number of wire bits:            241
   Number of public wires:          39
   Number of public wire bits:     139
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                134
     $_ANDNOT_                      31
     $_AND_                          9
     $_DFFE_PP0P_                   22
     $_DFF_PP0_                      1
     $_MUX_                          2
     $_NAND_                        12
     $_NOR_                          6
     $_NOT_                          1
     $_ORNOT_                       10
     $_OR_                          25
     $_XNOR_                         4
     $_XOR_                         11

=== openMSP430 ===

   Number of wires:                178
   Number of wire bits:            798
   Number of public wires:         130
   Number of public wire bits:     750
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $_OR_                          64
     omsp_clock_module               1
     omsp_dbg                        1
     omsp_execution_unit             1
     omsp_frontend                   1
     omsp_mem_backbone               1
     omsp_multiplier                 1
     omsp_sfr                        1
     omsp_watchdog                   1

=== design hierarchy ===

   openMSP430                        1
     omsp_clock_module               1
       omsp_sync_cell                2
       omsp_sync_reset               1
     omsp_dbg                        1
       omsp_dbg_i2c                  1
         omsp_sync_cell              2
     omsp_execution_unit             1
       omsp_alu                      1
       omsp_register_file            1
     omsp_frontend                   1
     omsp_mem_backbone               1
     omsp_multiplier                 1
     omsp_sfr                        1
     omsp_watchdog                   1

   Number of wires:               6547
   Number of wire bits:          11074
   Number of public wires:         873
   Number of public wire bits:    5049
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7227
     $_ANDNOT_                    1872
     $_AND_                        407
     $_DFFE_PN0P_                   11
     $_DFFE_PP0N_                   48
     $_DFFE_PP0P_                  464
     $_DFFE_PP1N_                    5
     $_DFFE_PP1P_                    3
     $_DFF_PN0_                      2
     $_DFF_PP0_                    111
     $_DFF_PP1_                     10
     $_MUX_                        978
     $_NAND_                       191
     $_NOR_                        266
     $_NOT_                        229
     $_ORNOT_                      245
     $_OR_                        1751
     $_XNOR_                       170
     $_XOR_                        464

26.26. Executing CHECK pass (checking for obvious problems).
Checking module omsp_alu...
Checking module omsp_clock_module...
Checking module omsp_dbg...
Checking module omsp_dbg_i2c...
Checking module omsp_execution_unit...
Checking module omsp_frontend...
Checking module omsp_mem_backbone...
Checking module omsp_multiplier...
Checking module omsp_register_file...
Checking module omsp_sfr...
Checking module omsp_sync_cell...
Checking module omsp_sync_reset...
Checking module omsp_watchdog...
Checking module openMSP430...
Found and reported 0 problems.

27. Executing SPLITNETS pass (splitting up multi-bit signals).

28. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=176.00) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    \DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    unmapped dff cell: $_DFF_PN0_
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

28.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\omsp_alu':
Mapping DFF cells in module `\omsp_clock_module':
  mapped 15 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg':
  mapped 67 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg_i2c':
  mapped 50 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_execution_unit':
  mapped 35 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_frontend':
  mapped 114 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_mem_backbone':
  mapped 38 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_multiplier':
  mapped 70 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_register_file':
  mapped 231 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sfr':
  mapped 1 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_cell':
  mapped 2 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_reset':
  mapped 2 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_watchdog':
  mapped 23 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\openMSP430':

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~198 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~147 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~102 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~339 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~111 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~207 debug messages>
Finding identical cells in module `\omsp_register_file'.
<suppressed ~690 debug messages>
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_sync_reset'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~63 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 622 cells.

29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

29.6. Executing OPT_DFF pass (perform DFF optimizations).

29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 823 unused wires.
<suppressed ~201 debug messages>

29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29.9. Rerunning OPT passes. (Maybe there is more to do..)

29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

29.13. Executing OPT_DFF pass (perform DFF optimizations).

29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 115 unused wires.
<suppressed ~115 debug messages>

29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29.16. Rerunning OPT passes. (Maybe there is more to do..)

29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

29.20. Executing OPT_DFF pass (perform DFF optimizations).

29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29.23. Finished OPT passes. (There is nothing left to do.)

30. Executing ABC pass (technology mapping using ABC).

30.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..
Extracted 733 gates and 794 wires to a netlist network with 61 inputs and 37 outputs.

30.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.1.2. Re-integrating ABC results.
ABC RESULTS:            XOR2X1 cells:       24
ABC RESULTS:           XNOR2X1 cells:       37
ABC RESULTS:             OR2X1 cells:       14
ABC RESULTS:           NAND3X1 cells:       23
ABC RESULTS:            NOR3X1 cells:       11
ABC RESULTS:             INVX1 cells:       45
ABC RESULTS:           NAND2X1 cells:       70
ABC RESULTS:           AOI22X1 cells:       33
ABC RESULTS:            MUX2X1 cells:        5
ABC RESULTS:           OAI22X1 cells:        9
ABC RESULTS:            NOR2X1 cells:       74
ABC RESULTS:           OAI21X1 cells:      119
ABC RESULTS:           AOI21X1 cells:       81
ABC RESULTS:            AND2X1 cells:       29
ABC RESULTS:        internal signals:      696
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

30.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..
Extracted 79 gates and 124 wires to a netlist network with 45 inputs and 24 outputs.

30.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        6
ABC RESULTS:           NAND2X1 cells:        7
ABC RESULTS:           AOI21X1 cells:        5
ABC RESULTS:             OR2X1 cells:        3
ABC RESULTS:            NOR3X1 cells:        3
ABC RESULTS:           OAI21X1 cells:        5
ABC RESULTS:            NOR2X1 cells:       13
ABC RESULTS:           XNOR2X1 cells:        5
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:           NAND3X1 cells:       10
ABC RESULTS:            MUX2X1 cells:        5
ABC RESULTS:             INVX1 cells:       21
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       24
Removing temp directory.

30.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..
Extracted 657 gates and 850 wires to a netlist network with 193 inputs and 109 outputs.

30.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.3.2. Re-integrating ABC results.
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:            XOR2X1 cells:       10
ABC RESULTS:           XNOR2X1 cells:       18
ABC RESULTS:             OR2X1 cells:       13
ABC RESULTS:           OAI22X1 cells:       10
ABC RESULTS:           AOI21X1 cells:       31
ABC RESULTS:           NAND3X1 cells:       33
ABC RESULTS:            AND2X1 cells:       20
ABC RESULTS:            NOR2X1 cells:       60
ABC RESULTS:           AOI22X1 cells:       45
ABC RESULTS:           NAND2X1 cells:       85
ABC RESULTS:           OAI21X1 cells:      106
ABC RESULTS:            MUX2X1 cells:       22
ABC RESULTS:             INVX1 cells:       75
ABC RESULTS:        internal signals:      548
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      109
Removing temp directory.

30.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..
Extracted 275 gates and 355 wires to a netlist network with 80 inputs and 50 outputs.

30.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.4.2. Re-integrating ABC results.
ABC RESULTS:            XOR2X1 cells:        2
ABC RESULTS:           XNOR2X1 cells:        2
ABC RESULTS:           AOI21X1 cells:        8
ABC RESULTS:           OAI22X1 cells:        3
ABC RESULTS:           AOI22X1 cells:       10
ABC RESULTS:             INVX1 cells:       48
ABC RESULTS:             OR2X1 cells:       11
ABC RESULTS:            AND2X1 cells:       10
ABC RESULTS:           NAND3X1 cells:       17
ABC RESULTS:            NOR2X1 cells:       30
ABC RESULTS:            MUX2X1 cells:       27
ABC RESULTS:           NAND2X1 cells:       37
ABC RESULTS:            NOR3X1 cells:        9
ABC RESULTS:           OAI21X1 cells:       32
ABC RESULTS:        internal signals:      225
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       50
Removing temp directory.

30.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..
Extracted 369 gates and 562 wires to a netlist network with 193 inputs and 86 outputs.

30.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.5.2. Re-integrating ABC results.
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           NAND3X1 cells:        7
ABC RESULTS:           AOI22X1 cells:       32
ABC RESULTS:            AND2X1 cells:        6
ABC RESULTS:           OAI22X1 cells:        1
ABC RESULTS:             OR2X1 cells:       10
ABC RESULTS:            MUX2X1 cells:       71
ABC RESULTS:            NOR2X1 cells:       45
ABC RESULTS:           AOI21X1 cells:       24
ABC RESULTS:           NAND2X1 cells:       59
ABC RESULTS:             INVX1 cells:       41
ABC RESULTS:           OAI21X1 cells:      123
ABC RESULTS:        internal signals:      283
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:       86
Removing temp directory.

30.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..
Extracted 1272 gates and 1445 wires to a netlist network with 172 inputs and 172 outputs.

30.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.6.2. Re-integrating ABC results.
ABC RESULTS:            NOR3X1 cells:       15
ABC RESULTS:            XOR2X1 cells:        4
ABC RESULTS:           XNOR2X1 cells:       11
ABC RESULTS:            MUX2X1 cells:       12
ABC RESULTS:           AOI21X1 cells:       53
ABC RESULTS:            AND2X1 cells:       24
ABC RESULTS:             OR2X1 cells:       49
ABC RESULTS:            NOR2X1 cells:      136
ABC RESULTS:           AOI22X1 cells:       27
ABC RESULTS:             INVX1 cells:      136
ABC RESULTS:           NAND3X1 cells:       59
ABC RESULTS:           OAI22X1 cells:       37
ABC RESULTS:           NAND2X1 cells:      142
ABC RESULTS:           OAI21X1 cells:      190
ABC RESULTS:        internal signals:     1101
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      172
Removing temp directory.

30.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..
Extracted 264 gates and 420 wires to a netlist network with 156 inputs and 153 outputs.

30.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.7.2. Re-integrating ABC results.
ABC RESULTS:             OR2X1 cells:        1
ABC RESULTS:            AND2X1 cells:        1
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            MUX2X1 cells:      138
ABC RESULTS:             INVX1 cells:      101
ABC RESULTS:            NOR2X1 cells:        8
ABC RESULTS:           NAND2X1 cells:       57
ABC RESULTS:           OAI21X1 cells:       51
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      156
ABC RESULTS:          output signals:      153
Removing temp directory.

30.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..
Extracted 1650 gates and 1754 wires to a netlist network with 104 inputs and 86 outputs.

30.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.8.2. Re-integrating ABC results.
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:            XOR2X1 cells:       97
ABC RESULTS:           XNOR2X1 cells:      218
ABC RESULTS:           AOI22X1 cells:       18
ABC RESULTS:            AND2X1 cells:       42
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:             OR2X1 cells:       44
ABC RESULTS:           NAND2X1 cells:      279
ABC RESULTS:           AOI21X1 cells:       94
ABC RESULTS:            NOR2X1 cells:      118
ABC RESULTS:           OAI22X1 cells:       27
ABC RESULTS:            MUX2X1 cells:       30
ABC RESULTS:             INVX1 cells:      160
ABC RESULTS:           OAI21X1 cells:      307
ABC RESULTS:        internal signals:     1564
ABC RESULTS:           input signals:      104
ABC RESULTS:          output signals:       86
Removing temp directory.

30.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..
Extracted 1556 gates and 1882 wires to a netlist network with 326 inputs and 274 outputs.

30.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.9.2. Re-integrating ABC results.
ABC RESULTS:            MUX2X1 cells:        3
ABC RESULTS:            NOR3X1 cells:        8
ABC RESULTS:           XNOR2X1 cells:        8
ABC RESULTS:             OR2X1 cells:       18
ABC RESULTS:             INVX1 cells:       63
ABC RESULTS:           OAI22X1 cells:        9
ABC RESULTS:           NAND3X1 cells:       66
ABC RESULTS:           NAND2X1 cells:      179
ABC RESULTS:            AND2X1 cells:       50
ABC RESULTS:            NOR2X1 cells:       58
ABC RESULTS:           AOI21X1 cells:       74
ABC RESULTS:           AOI22X1 cells:      401
ABC RESULTS:           OAI21X1 cells:      256
ABC RESULTS:        internal signals:     1282
ABC RESULTS:           input signals:      326
ABC RESULTS:          output signals:      274
Removing temp directory.

30.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..
Extracted 61 gates and 98 wires to a netlist network with 37 inputs and 20 outputs.

30.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.10.2. Re-integrating ABC results.
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           NAND2X1 cells:        5
ABC RESULTS:             INVX1 cells:       21
ABC RESULTS:           OAI21X1 cells:        4
ABC RESULTS:            AND2X1 cells:        2
ABC RESULTS:           AOI22X1 cells:        2
ABC RESULTS:           AOI21X1 cells:        1
ABC RESULTS:            NOR2X1 cells:       22
ABC RESULTS:           NAND3X1 cells:        7
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       20
Removing temp directory.

30.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

30.11.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.11.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

30.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

30.12.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.12.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

30.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..
Extracted 135 gates and 197 wires to a netlist network with 62 inputs and 32 outputs.

30.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.13.2. Re-integrating ABC results.
ABC RESULTS:           AOI22X1 cells:        1
ABC RESULTS:            MUX2X1 cells:        6
ABC RESULTS:             INVX1 cells:       26
ABC RESULTS:           NAND3X1 cells:       17
ABC RESULTS:            XOR2X1 cells:        5
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:            AND2X1 cells:        7
ABC RESULTS:           OAI21X1 cells:        7
ABC RESULTS:           NAND2X1 cells:       12
ABC RESULTS:           AOI21X1 cells:        9
ABC RESULTS:             OR2X1 cells:        8
ABC RESULTS:           XNOR2X1 cells:        7
ABC RESULTS:            NOR2X1 cells:       36
ABC RESULTS:        internal signals:      103
ABC RESULTS:           input signals:       62
ABC RESULTS:          output signals:       32
Removing temp directory.

30.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.

30.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vsduser/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/home/vsduser/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

30.14.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       16
ABC RESULTS:            NOR2X1 cells:       32
ABC RESULTS:           NAND3X1 cells:       16
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.

31. Executing FLATTEN pass (flatten design).
Deleting now unused module omsp_alu.
Deleting now unused module omsp_clock_module.
Deleting now unused module omsp_dbg.
Deleting now unused module omsp_dbg_i2c.
Deleting now unused module omsp_execution_unit.
Deleting now unused module omsp_frontend.
Deleting now unused module omsp_mem_backbone.
Deleting now unused module omsp_multiplier.
Deleting now unused module omsp_register_file.
Deleting now unused module omsp_sfr.
Deleting now unused module omsp_sync_cell.
Deleting now unused module omsp_sync_reset.
Deleting now unused module omsp_watchdog.
<suppressed ~16 debug messages>
Removed 5 unused cells and 12019 unused wires.

32. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port openMSP430.aclk using BUFX2.
Mapping port openMSP430.aclk_en using BUFX2.
Don't map input port openMSP430.cpu_en: Missing option -inpad.
Don't map input port openMSP430.dbg_en: Missing option -inpad.
Mapping port openMSP430.dbg_freeze using BUFX2.
Don't map input port openMSP430.dbg_i2c_addr_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_scl: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_sda_in: Missing option -inpad.
Mapping port openMSP430.dbg_i2c_sda_out using BUFX2.
Don't map input port openMSP430.dbg_uart_rxd: Missing option -inpad.
Mapping port openMSP430.dbg_uart_txd using BUFX2.
Don't map input port openMSP430.dco_clk: Missing option -inpad.
Mapping port openMSP430.dco_enable using BUFX2.
Mapping port openMSP430.dco_wkup using BUFX2.
Don't map input port openMSP430.dma_addr_10_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_11_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_12_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_13_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_14_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_15_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_7_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_8_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_9_: Missing option -inpad.
Don't map input port openMSP430.dma_din_0_: Missing option -inpad.
Don't map input port openMSP430.dma_din_10_: Missing option -inpad.
Don't map input port openMSP430.dma_din_11_: Missing option -inpad.
Don't map input port openMSP430.dma_din_12_: Missing option -inpad.
Don't map input port openMSP430.dma_din_13_: Missing option -inpad.
Don't map input port openMSP430.dma_din_14_: Missing option -inpad.
Don't map input port openMSP430.dma_din_15_: Missing option -inpad.
Don't map input port openMSP430.dma_din_1_: Missing option -inpad.
Don't map input port openMSP430.dma_din_2_: Missing option -inpad.
Don't map input port openMSP430.dma_din_3_: Missing option -inpad.
Don't map input port openMSP430.dma_din_4_: Missing option -inpad.
Don't map input port openMSP430.dma_din_5_: Missing option -inpad.
Don't map input port openMSP430.dma_din_6_: Missing option -inpad.
Don't map input port openMSP430.dma_din_7_: Missing option -inpad.
Don't map input port openMSP430.dma_din_8_: Missing option -inpad.
Don't map input port openMSP430.dma_din_9_: Missing option -inpad.
Mapping port openMSP430.dma_dout_0_ using BUFX2.
Mapping port openMSP430.dma_dout_10_ using BUFX2.
Mapping port openMSP430.dma_dout_11_ using BUFX2.
Mapping port openMSP430.dma_dout_12_ using BUFX2.
Mapping port openMSP430.dma_dout_13_ using BUFX2.
Mapping port openMSP430.dma_dout_14_ using BUFX2.
Mapping port openMSP430.dma_dout_15_ using BUFX2.
Mapping port openMSP430.dma_dout_1_ using BUFX2.
Mapping port openMSP430.dma_dout_2_ using BUFX2.
Mapping port openMSP430.dma_dout_3_ using BUFX2.
Mapping port openMSP430.dma_dout_4_ using BUFX2.
Mapping port openMSP430.dma_dout_5_ using BUFX2.
Mapping port openMSP430.dma_dout_6_ using BUFX2.
Mapping port openMSP430.dma_dout_7_ using BUFX2.
Mapping port openMSP430.dma_dout_8_ using BUFX2.
Mapping port openMSP430.dma_dout_9_ using BUFX2.
Don't map input port openMSP430.dma_en: Missing option -inpad.
Don't map input port openMSP430.dma_priority: Missing option -inpad.
Mapping port openMSP430.dma_ready using BUFX2.
Mapping port openMSP430.dma_resp using BUFX2.
Don't map input port openMSP430.dma_we_0_: Missing option -inpad.
Don't map input port openMSP430.dma_we_1_: Missing option -inpad.
Don't map input port openMSP430.dma_wkup: Missing option -inpad.
Mapping port openMSP430.dmem_addr_0_ using BUFX2.
Mapping port openMSP430.dmem_addr_10_ using BUFX2.
Mapping port openMSP430.dmem_addr_11_ using BUFX2.
Mapping port openMSP430.dmem_addr_12_ using BUFX2.
Mapping port openMSP430.dmem_addr_1_ using BUFX2.
Mapping port openMSP430.dmem_addr_2_ using BUFX2.
Mapping port openMSP430.dmem_addr_3_ using BUFX2.
Mapping port openMSP430.dmem_addr_4_ using BUFX2.
Mapping port openMSP430.dmem_addr_5_ using BUFX2.
Mapping port openMSP430.dmem_addr_6_ using BUFX2.
Mapping port openMSP430.dmem_addr_7_ using BUFX2.
Mapping port openMSP430.dmem_addr_8_ using BUFX2.
Mapping port openMSP430.dmem_addr_9_ using BUFX2.
Mapping port openMSP430.dmem_cen using BUFX2.
Mapping port openMSP430.dmem_din_0_ using BUFX2.
Mapping port openMSP430.dmem_din_10_ using BUFX2.
Mapping port openMSP430.dmem_din_11_ using BUFX2.
Mapping port openMSP430.dmem_din_12_ using BUFX2.
Mapping port openMSP430.dmem_din_13_ using BUFX2.
Mapping port openMSP430.dmem_din_14_ using BUFX2.
Mapping port openMSP430.dmem_din_15_ using BUFX2.
Mapping port openMSP430.dmem_din_1_ using BUFX2.
Mapping port openMSP430.dmem_din_2_ using BUFX2.
Mapping port openMSP430.dmem_din_3_ using BUFX2.
Mapping port openMSP430.dmem_din_4_ using BUFX2.
Mapping port openMSP430.dmem_din_5_ using BUFX2.
Mapping port openMSP430.dmem_din_6_ using BUFX2.
Mapping port openMSP430.dmem_din_7_ using BUFX2.
Mapping port openMSP430.dmem_din_8_ using BUFX2.
Mapping port openMSP430.dmem_din_9_ using BUFX2.
Don't map input port openMSP430.dmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.dmem_wen_0_ using BUFX2.
Mapping port openMSP430.dmem_wen_1_ using BUFX2.
Don't map input port openMSP430.irq_0_: Missing option -inpad.
Don't map input port openMSP430.irq_10_: Missing option -inpad.
Don't map input port openMSP430.irq_11_: Missing option -inpad.
Don't map input port openMSP430.irq_12_: Missing option -inpad.
Don't map input port openMSP430.irq_13_: Missing option -inpad.
Don't map input port openMSP430.irq_1_: Missing option -inpad.
Don't map input port openMSP430.irq_2_: Missing option -inpad.
Don't map input port openMSP430.irq_3_: Missing option -inpad.
Don't map input port openMSP430.irq_4_: Missing option -inpad.
Don't map input port openMSP430.irq_5_: Missing option -inpad.
Don't map input port openMSP430.irq_6_: Missing option -inpad.
Don't map input port openMSP430.irq_7_: Missing option -inpad.
Don't map input port openMSP430.irq_8_: Missing option -inpad.
Don't map input port openMSP430.irq_9_: Missing option -inpad.
Mapping port openMSP430.irq_acc_0_ using BUFX2.
Mapping port openMSP430.irq_acc_10_ using BUFX2.
Mapping port openMSP430.irq_acc_11_ using BUFX2.
Mapping port openMSP430.irq_acc_12_ using BUFX2.
Mapping port openMSP430.irq_acc_13_ using BUFX2.
Mapping port openMSP430.irq_acc_1_ using BUFX2.
Mapping port openMSP430.irq_acc_2_ using BUFX2.
Mapping port openMSP430.irq_acc_3_ using BUFX2.
Mapping port openMSP430.irq_acc_4_ using BUFX2.
Mapping port openMSP430.irq_acc_5_ using BUFX2.
Mapping port openMSP430.irq_acc_6_ using BUFX2.
Mapping port openMSP430.irq_acc_7_ using BUFX2.
Mapping port openMSP430.irq_acc_8_ using BUFX2.
Mapping port openMSP430.irq_acc_9_ using BUFX2.
Don't map input port openMSP430.lfxt_clk: Missing option -inpad.
Mapping port openMSP430.lfxt_enable using BUFX2.
Mapping port openMSP430.lfxt_wkup using BUFX2.
Mapping port openMSP430.mclk using BUFX2.
Don't map input port openMSP430.nmi: Missing option -inpad.
Mapping port openMSP430.per_addr_0_ using BUFX2.
Mapping port openMSP430.per_addr_10_ using BUFX2.
Mapping port openMSP430.per_addr_11_ using BUFX2.
Mapping port openMSP430.per_addr_12_ using BUFX2.
Mapping port openMSP430.per_addr_13_ using BUFX2.
Mapping port openMSP430.per_addr_1_ using BUFX2.
Mapping port openMSP430.per_addr_2_ using BUFX2.
Mapping port openMSP430.per_addr_3_ using BUFX2.
Mapping port openMSP430.per_addr_4_ using BUFX2.
Mapping port openMSP430.per_addr_5_ using BUFX2.
Mapping port openMSP430.per_addr_6_ using BUFX2.
Mapping port openMSP430.per_addr_7_ using BUFX2.
Mapping port openMSP430.per_addr_8_ using BUFX2.
Mapping port openMSP430.per_addr_9_ using BUFX2.
Mapping port openMSP430.per_din_0_ using BUFX2.
Mapping port openMSP430.per_din_10_ using BUFX2.
Mapping port openMSP430.per_din_11_ using BUFX2.
Mapping port openMSP430.per_din_12_ using BUFX2.
Mapping port openMSP430.per_din_13_ using BUFX2.
Mapping port openMSP430.per_din_14_ using BUFX2.
Mapping port openMSP430.per_din_15_ using BUFX2.
Mapping port openMSP430.per_din_1_ using BUFX2.
Mapping port openMSP430.per_din_2_ using BUFX2.
Mapping port openMSP430.per_din_3_ using BUFX2.
Mapping port openMSP430.per_din_4_ using BUFX2.
Mapping port openMSP430.per_din_5_ using BUFX2.
Mapping port openMSP430.per_din_6_ using BUFX2.
Mapping port openMSP430.per_din_7_ using BUFX2.
Mapping port openMSP430.per_din_8_ using BUFX2.
Mapping port openMSP430.per_din_9_ using BUFX2.
Don't map input port openMSP430.per_dout_0_: Missing option -inpad.
Don't map input port openMSP430.per_dout_10_: Missing option -inpad.
Don't map input port openMSP430.per_dout_11_: Missing option -inpad.
Don't map input port openMSP430.per_dout_12_: Missing option -inpad.
Don't map input port openMSP430.per_dout_13_: Missing option -inpad.
Don't map input port openMSP430.per_dout_14_: Missing option -inpad.
Don't map input port openMSP430.per_dout_15_: Missing option -inpad.
Don't map input port openMSP430.per_dout_1_: Missing option -inpad.
Don't map input port openMSP430.per_dout_2_: Missing option -inpad.
Don't map input port openMSP430.per_dout_3_: Missing option -inpad.
Don't map input port openMSP430.per_dout_4_: Missing option -inpad.
Don't map input port openMSP430.per_dout_5_: Missing option -inpad.
Don't map input port openMSP430.per_dout_6_: Missing option -inpad.
Don't map input port openMSP430.per_dout_7_: Missing option -inpad.
Don't map input port openMSP430.per_dout_8_: Missing option -inpad.
Don't map input port openMSP430.per_dout_9_: Missing option -inpad.
Mapping port openMSP430.per_en using BUFX2.
Mapping port openMSP430.per_we_0_ using BUFX2.
Mapping port openMSP430.per_we_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_0_ using BUFX2.
Mapping port openMSP430.pmem_addr_10_ using BUFX2.
Mapping port openMSP430.pmem_addr_11_ using BUFX2.
Mapping port openMSP430.pmem_addr_12_ using BUFX2.
Mapping port openMSP430.pmem_addr_13_ using BUFX2.
Mapping port openMSP430.pmem_addr_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_2_ using BUFX2.
Mapping port openMSP430.pmem_addr_3_ using BUFX2.
Mapping port openMSP430.pmem_addr_4_ using BUFX2.
Mapping port openMSP430.pmem_addr_5_ using BUFX2.
Mapping port openMSP430.pmem_addr_6_ using BUFX2.
Mapping port openMSP430.pmem_addr_7_ using BUFX2.
Mapping port openMSP430.pmem_addr_8_ using BUFX2.
Mapping port openMSP430.pmem_addr_9_ using BUFX2.
Mapping port openMSP430.pmem_cen using BUFX2.
Mapping port openMSP430.pmem_din_0_ using BUFX2.
Mapping port openMSP430.pmem_din_10_ using BUFX2.
Mapping port openMSP430.pmem_din_11_ using BUFX2.
Mapping port openMSP430.pmem_din_12_ using BUFX2.
Mapping port openMSP430.pmem_din_13_ using BUFX2.
Mapping port openMSP430.pmem_din_14_ using BUFX2.
Mapping port openMSP430.pmem_din_15_ using BUFX2.
Mapping port openMSP430.pmem_din_1_ using BUFX2.
Mapping port openMSP430.pmem_din_2_ using BUFX2.
Mapping port openMSP430.pmem_din_3_ using BUFX2.
Mapping port openMSP430.pmem_din_4_ using BUFX2.
Mapping port openMSP430.pmem_din_5_ using BUFX2.
Mapping port openMSP430.pmem_din_6_ using BUFX2.
Mapping port openMSP430.pmem_din_7_ using BUFX2.
Mapping port openMSP430.pmem_din_8_ using BUFX2.
Mapping port openMSP430.pmem_din_9_ using BUFX2.
Don't map input port openMSP430.pmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.pmem_wen_0_ using BUFX2.
Mapping port openMSP430.pmem_wen_1_ using BUFX2.
Mapping port openMSP430.puc_rst using BUFX2.
Don't map input port openMSP430.reset_n: Missing option -inpad.
Don't map input port openMSP430.scan_enable: Missing option -inpad.
Don't map input port openMSP430.scan_mode: Missing option -inpad.
Mapping port openMSP430.smclk using BUFX2.
Mapping port openMSP430.smclk_en using BUFX2.
Don't map input port openMSP430.wkup: Missing option -inpad.

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \openMSP430..

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

33.16. Finished OPT passes. (There is nothing left to do.)

34. Executing Verilog backend.

34.1. Executing BMUXMAP pass.

34.2. Executing DEMUXMAP pass.
Dumping module `\openMSP430'.

End of script. Logfile hash: 79b1f064d0, CPU: user 4.06s system 1.09s, MEM: 70.55 MB peak
Yosys 0.29+44 (git sha1 88c849d11, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 30% 2x abc (2 sec), 17% 55x opt_expr (1 sec), ...
