
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_sh1_9a99afb3_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	447b4b01 	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   4:	47706818 			; <UNDEFINED> instruction: 0x47706818
   8:	00000002 	andeq	r0, r0, r2
   c:	47702002 	ldrbmi	r2, [r0, -r2]!
  10:	4a034b02 	bmi	0xd2c20
  14:	589b447b 	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
  18:	47706818 			; <UNDEFINED> instruction: 0x47706818
  1c:	00000004 	andeq	r0, r0, r4
  20:	00000000 	andeq	r0, r0, r0
  24:	4a034b02 	bmi	0xd2c34
  28:	589b447b 	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
  2c:	47706818 			; <UNDEFINED> instruction: 0x47706818
  30:	00000004 	andeq	r0, r0, r4
  34:	00000000 	andeq	r0, r0, r0
  38:	4a034b02 	bmi	0xd2c48
  3c:	589b447b 	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
  40:	47706818 			; <UNDEFINED> instruction: 0x47706818
  44:	00000004 	andeq	r0, r0, r4
  48:	00000000 	andeq	r0, r0, r0
  4c:	bffef7ff 	svclt	0x00fef7ff
  50:	bffef7ff 	svclt	0x00fef7ff
  54:	bffef7ff 	svclt	0x00fef7ff
  58:	447b4b03 	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
  5c:	fab01a18 	blx	0xfec068c4
  60:	0940f080 	stmdbeq	r0, {r7, ip, sp, lr, pc}^
  64:	bf004770 	svclt	0x00004770
  68:	0000000a 	andeq	r0, r0, sl
  6c:	4a054b04 	bmi	0x152c84
  70:	589b447b 	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
  74:	fab01a18 	blx	0xfec068dc
  78:	0940f080 	stmdbeq	r0, {r7, ip, sp, lr, pc}^
  7c:	bf004770 	svclt	0x00004770
  80:	0000000c 	andeq	r0, r0, ip
  84:	00000000 	andeq	r0, r0, r0
  88:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  8c:	bf004770 	svclt	0x00004770
  90:	00000002 	andeq	r0, r0, r2
  94:	4a034b02 	bmi	0xd2ca4
  98:	5898447b 	ldmpl	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
  9c:	bf004770 	svclt	0x00004770
  a0:	00000004 	andeq	r0, r0, r4
  a4:	00000000 	andeq	r0, r0, r0
  a8:	447b4b07 	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
  ac:	2f01f813 	svccs	0x0001f813
  b0:	d1fb2a00 	mvnsle	r2, r0, lsl #20
  b4:	447b4b05 	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
  b8:	f1a06818 			; <UNDEFINED> instruction: 0xf1a06818
  bc:	fab00003 	blx	0xfec000d0
  c0:	0940f080 	stmdbeq	r0, {r7, ip, sp, lr, pc}^
  c4:	bf004770 	svclt	0x00004770
  c8:	0000001a 	andeq	r0, r0, sl, lsl r0
  cc:	00000012 	andeq	r0, r0, r2, lsl r0
  d0:	47702001 	ldrbmi	r2, [r0, -r1]!
  d4:	47702001 	ldrbmi	r2, [r0, -r1]!
  d8:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  dc:	bf004770 	svclt	0x00004770
  e0:	00000002 	andeq	r0, r0, r2
  e4:	447b4b04 	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
  e8:	f1a06858 			; <UNDEFINED> instruction: 0xf1a06858
  ec:	fab00002 	blx	0xfec000fc
  f0:	0940f080 	stmdbeq	r0, {r7, ip, sp, lr, pc}^
  f4:	bf004770 	svclt	0x00004770
  f8:	0000000e 	andeq	r0, r0, lr
  fc:	447b4b04 	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
 100:	f1a06858 			; <UNDEFINED> instruction: 0xf1a06858
 104:	fab00002 	blx	0xfec00114
 108:	0940f080 	stmdbeq	r0, {r7, ip, sp, lr, pc}^
 10c:	bf004770 	svclt	0x00004770
 110:	0000000e 	andeq	r0, r0, lr
 114:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
 118:	47703004 	ldrbmi	r3, [r0, -r4]!
 11c:	00000002 	andeq	r0, r0, r2
 120:	447b4b01 	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
 124:	47706858 			; <UNDEFINED> instruction: 0x47706858
 128:	00000002 	andeq	r0, r0, r2
 12c:	47702001 	ldrbmi	r2, [r0, -r1]!
 130:	47702001 	ldrbmi	r2, [r0, -r1]!
