# compile vhdl design source files
vhdl xil_defaultlib  "../../../Division.srcs/sources_1/new/Division.vhd"
vhdl xil_defaultlib  "../../../Division.srcs/sources_1/new/Division_tb.vhd"

# Do not sort compile order
nosort
