Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar 18 09:19:07 2023
| Host         : Angel running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -file j1soc-timing_synth.rpt
| Design       : j1soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ledout2t_reg_i_11/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.992      -46.169                     87                 1150        0.073        0.000                      0                 1150        3.750        0.000                       0                   405  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.992      -46.169                     87                 1150        0.073        0.000                      0                 1150        3.750        0.000                       0                   405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           87  Failing Endpoints,  Worst Slack       -0.992ns,  Total Violation      -46.169ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.992ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_out_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.826ns (53.748%)  route 2.432ns (46.252%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=404, unplaced)       0.584     2.965    cpu0/ram0/sys_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.419 f  cpu0/ram0/ram_reg_3/DOBDO[1]
                         net (fo=82, unplaced)        0.803     6.222    cpu0/ram0/dat_b[13]
                         LUT3 (Prop_lut3_I2_O)        0.124     6.346 f  cpu0/ram0/A[15]_i_2/O
                         net (fo=22, unplaced)        0.481     6.827    cpu0/ram0/ram_reg_3_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  cpu0/ram0/d_out[15]_i_4/O
                         net (fo=8, unplaced)         0.487     7.438    cpu0/ram0/ram_reg_2_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.562 r  cpu0/ram0/d_out[15]_i_1/O
                         net (fo=15, unplaced)        0.661     8.223    per_d/d_out_reg[1]_1
                         FDRE                                         r  per_d/d_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     7.174    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     7.265 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=404, unplaced)       0.439     7.704    per_d/sys_clk_i_IBUF_BUFG
                         FDRE                                         r  per_d/d_out_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.116     7.820    
                         clock uncertainty           -0.035     7.784    
                         FDRE (Setup_fdre_C_R)       -0.554     7.230    per_d/d_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 -0.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu0/st0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.147ns (47.143%)  route 0.165ns (52.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=404, unplaced)       0.114     0.728    cpu0/sys_clk_i_IBUF_BUFG
                         FDRE                                         r  cpu0/st0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cpu0/st0_reg[6]/Q
                         net (fo=18, unplaced)        0.165     1.040    cpu0/dstack_reg_0_31_6_11/DIA0
                         RAMD32                                       r  cpu0/dstack_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    sys_clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=404, unplaced)       0.259     1.082    cpu0/dstack_reg_0_31_6_11/WCLK
                         RAMD32                                       r  cpu0/dstack_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.209     0.873    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.967    cpu0/dstack_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                cpu0/ram0/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                cpu0/rstack_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                cpu0/rstack_reg_0_31_0_5/RAMA_D1/CLK



