Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 10 19:31:48 2019
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            2 |
|      4 |            3 |
|      5 |            1 |
|      6 |            3 |
|      8 |            1 |
|      9 |            1 |
|     11 |            1 |
|     14 |            1 |
|     15 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |             125 |           58 |
| No           | Yes                   | No                     |              14 |            6 |
| Yes          | No                    | No                     |              20 |            5 |
| Yes          | No                    | Yes                    |              58 |           21 |
| Yes          | Yes                   | No                     |             127 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                             Enable Signal                            |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  design_1_i/initializer_0/inst/clk_o |                                                                      |                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out3  |                                                                      |                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out3  |                                                                      | design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/SR[0]                 |                2 |              3 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_bsp/data_len0                        | design_1_i/initializer_0/inst/rst_i                                  |                1 |              4 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_btl/E[0]                             | design_1_i/initializer_0/inst/rst_i                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2  |                                                                      |                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out3  | design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_2_n_0 | design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0 |                2 |              5 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_bsp/tx_pointer[5]_i_1_n_0            | design_1_i/initializer_0/inst/rst_i                                  |                2 |              6 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_bsp/bit_cnt[5]_i_1_n_0               | design_1_i/initializer_0/inst/rst_i                                  |                3 |              6 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_btl/clk_en_q                         | design_1_i/initializer_0/inst/rst_i                                  |                2 |              6 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_bsp/rx_err_cnt[7]_i_1_n_0            | design_1_i/initializer_0/inst/rst_i                                  |                5 |              8 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_bsp/tx_err_cnt[8]_i_1_n_0            | design_1_i/initializer_0/inst/rst_i                                  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out3  |                                                                      | design_1_i/MODULE_CONTROLLER_0/inst/state_detector/RESET_0[0]        |                4 |             11 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_bsp/i_can_crc_rx/enable0             | design_1_i/can_top_0/inst/i_can_bsp/i_can_crc_rx/go_crc_enable       |                4 |             14 |
|  design_1_i/initializer_0/inst/clk_o | design_1_i/can_top_0/inst/i_can_bsp/i_can_acf/rx_crc_reg[0]          | design_1_i/initializer_0/inst/rst_i                                  |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out2  | design_1_i/initializer_0/inst/clk_i_counter                          |                                                                      |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out3  | design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/E[0]              | design_1_i/MODULE_CONTROLLER_0/inst/state_detector/RESET_0[0]        |               19 |            108 |
|  design_1_i/initializer_0/inst/clk_o |                                                                      | design_1_i/initializer_0/inst/rst_i                                  |               58 |            125 |
+--------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


