$date
	Sun Oct 23 00:31:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#874127
b11000 !
1"
#874130
b11000 &
b11000 %
1$
#874131
0"
#874134
b1100 &
b1100 %
#874138
b110 &
b110 %
#874142
b11 &
b11 %
#874146
b1010 &
b1010 %
#874150
b101 &
b101 %
#874154
b10000 &
b10000 %
#874158
b1000 &
b1000 %
#874162
b100 &
b100 %
#874166
b10 &
b10 %
#874170
b1 &
b1 %
1#
#874174
b0 &
0#
b0 %
0$
#1858629
b10110 !
1"
#1858630
b10110 &
b10110 %
1$
#1858631
0"
#1858634
b1011 &
b1011 %
#1858638
b100010 &
b100010 %
#1858642
b10001 &
b10001 %
#1858646
b110100 &
b110100 %
#1858650
b11010 &
b11010 %
#1858654
b1101 &
b1101 %
#1858658
b101000 &
b101000 %
#1858662
b10100 &
b10100 %
#1858666
b1010 &
b1010 %
#1858670
b101 &
b101 %
#1858674
b10000 &
b10000 %
#1858678
b1000 &
b1000 %
#1858682
b100 &
b100 %
#1858686
b10 &
b10 %
#1858690
b1 &
b1 %
1#
#1858694
b0 &
0#
b0 %
0$
#2892681
b1 !
1"
#2892682
b1 &
b1 %
1$
#2892683
0"
#2892686
1#
#2892690
b0 &
b0 %
0#
0$
#4500012
