
*** Running vivado
    with args -log thirtytwo_bit_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thirtytwo_bit_adder.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source thirtytwo_bit_adder.tcl -notrace
Command: synth_design -top thirtytwo_bit_adder -part xa7a12tcpg238-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24844 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 363.121 ; gain = 100.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'thirtytwo_bit_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA0' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA1' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:49]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA2' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:50]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA3' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:51]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA4' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:52]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA5' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:53]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA6' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:54]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA7' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:55]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA8' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA9' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:57]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA10' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:58]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA11' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA12' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:60]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA13' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA14' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA15' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA16' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:64]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA17' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:65]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA18' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:66]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA19' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA20' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA21' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:69]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA22' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:70]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA23' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:71]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA24' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:72]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA25' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:73]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA26' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:74]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA27' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA28' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:76]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA29' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:77]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA30' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:78]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'FA31' of component 'full_adder' [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'thirtytwo_bit_adder' (2#1) [C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.srcs/sources_1/new/thirtytwo_bit_adder.vhd:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 419.648 ; gain = 156.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.648 ; gain = 156.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.648 ; gain = 156.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.648 ; gain = 156.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    16|
|2     |LUT5 |    32|
|3     |IBUF |    65|
|4     |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   146|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 532.684 ; gain = 269.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 630.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 630.719 ; gain = 376.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 630.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/olivi/OneDrive/Documents/Undergrad/Senior/Spring 2019/COEN 4710 - Computer Hardware/Full Adder/Full Adder.runs/synth_1/thirtytwo_bit_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thirtytwo_bit_adder_utilization_synth.rpt -pb thirtytwo_bit_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 18:09:03 2019...
