Oh no...

Cycle: 20
MARS instruction number: 21	Instruction: srlv $9,$9,$10
Expected:	Register Write to Reg: 0x09 Val: 0x00000000
Got     :	Register Write to Reg: 0x09 Val: 0x20202020
Incorrect write

Cycle: 21
MARS instruction number: 22	Instruction: srlv $11,$11,$10
Expected:	Register Write to Reg: 0x0B Val: 0x00000000
Got     :	Register Write to Reg: 0x0B Val: 0x00002222
Incorrect write

Cycle: 22
MARS instruction number: 23	Instruction: srlv $12,$12,$10
Expected:	Register Write to Reg: 0x0C Val: 0x00000000
Got     :	Register Write to Reg: 0x0C Val: 0x22222222
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


