module wideexpr_00072(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (6'sb011010)+(3'sb101);
  assign y1 = (({({(s0)-(u3),(ctrl[3]?4'sb1011:s0),u6})|($unsigned({4{6'sb000101}})),(3'sb101)|(+((3'sb000)>>(6'sb011101))),-(((4'sb0001)+(3'sb000))<<($signed(1'sb0)))})!=(u1))&(((ctrl[6]?(ctrl[7]?+(3'sb001):s7):$signed({2{{2{3'sb010}}}})))==((s1)>>(((ctrl[5]?{s7,s3,2'sb00,s5}:2'b00))<({(ctrl[5]?s5:3'sb010),1'sb0,3'sb100,(s3)|(s2)}))));
  assign y2 = -((s5)>(+(5'sb10111)));
  assign y3 = s1;
  assign y4 = {2{$unsigned(($signed(s4))==((ctrl[1]?(ctrl[6]?s1:6'sb100000):(ctrl[2]?2'sb00:3'sb001))))}};
  assign y5 = (s7)!=((($signed(((ctrl[0]?s2:s4))+(5'sb11110)))&((ctrl[1]?$signed((ctrl[2]?u5:6'b010101)):s1)))^(3'sb011));
  assign y6 = $signed(6'sb101011);
  assign y7 = {1{(-($signed(1'sb0)))&((ctrl[1]?6'sb101001:{4{|((ctrl[5]?(ctrl[1]?s3:3'sb100):s0))}}))}};
endmodule
