// Seed: 2168185051
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input uwire id_5
);
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input wor id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    output tri0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output supply0 id_16
);
  assign id_16 = 1;
  and (id_16, id_7, id_6, id_2, id_11, id_10, id_15, id_8);
  module_0(
      id_0, id_11, id_3, id_16, id_15, id_5
  );
endmodule
