
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401400 <ferror@plt+0x60>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x19a8
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x48a8
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x4928
  4013f8:	bl	401200 <__libc_start_main@plt>
  4013fc:	bl	401240 <abort@plt>
  401400:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401404:	ldr	x0, [x0, #4064]
  401408:	cbz	x0, 401410 <ferror@plt+0x70>
  40140c:	b	401230 <__gmon_start__@plt>
  401410:	ret
  401414:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401418:	add	x0, x0, #0x168
  40141c:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401420:	add	x1, x1, #0x168
  401424:	cmp	x0, x1
  401428:	b.eq	40145c <ferror@plt+0xbc>  // b.none
  40142c:	stp	x29, x30, [sp, #-32]!
  401430:	mov	x29, sp
  401434:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401438:	ldr	x0, [x0, #2392]
  40143c:	str	x0, [sp, #24]
  401440:	mov	x1, x0
  401444:	cbz	x1, 401454 <ferror@plt+0xb4>
  401448:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40144c:	add	x0, x0, #0x168
  401450:	blr	x1
  401454:	ldp	x29, x30, [sp], #32
  401458:	ret
  40145c:	ret
  401460:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401464:	add	x0, x0, #0x168
  401468:	adrp	x1, 416000 <ferror@plt+0x14c60>
  40146c:	add	x1, x1, #0x168
  401470:	sub	x0, x0, x1
  401474:	lsr	x1, x0, #63
  401478:	add	x0, x1, x0, asr #3
  40147c:	cmp	xzr, x0, asr #1
  401480:	b.eq	4014b8 <ferror@plt+0x118>  // b.none
  401484:	stp	x29, x30, [sp, #-32]!
  401488:	mov	x29, sp
  40148c:	asr	x1, x0, #1
  401490:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401494:	ldr	x0, [x0, #2400]
  401498:	str	x0, [sp, #24]
  40149c:	mov	x2, x0
  4014a0:	cbz	x2, 4014b0 <ferror@plt+0x110>
  4014a4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4014a8:	add	x0, x0, #0x168
  4014ac:	blr	x2
  4014b0:	ldp	x29, x30, [sp], #32
  4014b4:	ret
  4014b8:	ret
  4014bc:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4014c0:	ldrb	w0, [x0, #408]
  4014c4:	cbnz	w0, 4014e8 <ferror@plt+0x148>
  4014c8:	stp	x29, x30, [sp, #-16]!
  4014cc:	mov	x29, sp
  4014d0:	bl	401414 <ferror@plt+0x74>
  4014d4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4014d8:	mov	w1, #0x1                   	// #1
  4014dc:	strb	w1, [x0, #408]
  4014e0:	ldp	x29, x30, [sp], #16
  4014e4:	ret
  4014e8:	ret
  4014ec:	stp	x29, x30, [sp, #-16]!
  4014f0:	mov	x29, sp
  4014f4:	bl	401460 <ferror@plt+0xc0>
  4014f8:	ldp	x29, x30, [sp], #16
  4014fc:	ret
  401500:	cbz	x0, 4015c8 <ferror@plt+0x228>
  401504:	ldr	x1, [x0, #136]
  401508:	cbz	x1, 4015c8 <ferror@plt+0x228>
  40150c:	stp	x29, x30, [sp, #-240]!
  401510:	mov	x29, sp
  401514:	stp	x19, x20, [sp, #16]
  401518:	stp	x21, x22, [sp, #32]
  40151c:	mov	x2, x0
  401520:	ldr	x1, [x1, #136]
  401524:	cbz	x1, 401534 <ferror@plt+0x194>
  401528:	ldr	x2, [x2, #136]
  40152c:	ldr	x1, [x1, #136]
  401530:	cbnz	x1, 401520 <ferror@plt+0x180>
  401534:	ldr	x20, [x2, #136]
  401538:	str	xzr, [x2, #136]
  40153c:	bl	401500 <ferror@plt+0x160>
  401540:	mov	x19, x0
  401544:	mov	x0, x20
  401548:	bl	401500 <ferror@plt+0x160>
  40154c:	mov	x20, x0
  401550:	cmp	x19, #0x0
  401554:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  401558:	b.eq	4015a4 <ferror@plt+0x204>  // b.none
  40155c:	add	x21, sp, #0x38
  401560:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401564:	b	401580 <ferror@plt+0x1e0>
  401568:	str	x20, [x21, #136]
  40156c:	mov	x21, x20
  401570:	ldr	x20, [x20, #136]
  401574:	cmp	x19, #0x0
  401578:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40157c:	b.eq	4015a8 <ferror@plt+0x208>  // b.none
  401580:	ldr	x2, [x22, #416]
  401584:	mov	x1, x20
  401588:	mov	x0, x19
  40158c:	blr	x2
  401590:	cbz	w0, 401568 <ferror@plt+0x1c8>
  401594:	str	x19, [x21, #136]
  401598:	mov	x21, x19
  40159c:	ldr	x19, [x19, #136]
  4015a0:	b	401574 <ferror@plt+0x1d4>
  4015a4:	add	x21, sp, #0x38
  4015a8:	cmp	x19, #0x0
  4015ac:	csel	x19, x19, x20, ne  // ne = any
  4015b0:	str	x19, [x21, #136]
  4015b4:	ldr	x0, [sp, #192]
  4015b8:	ldp	x19, x20, [sp, #16]
  4015bc:	ldp	x21, x22, [sp, #32]
  4015c0:	ldp	x29, x30, [sp], #240
  4015c4:	ret
  4015c8:	ret
  4015cc:	ldr	w2, [x0, #152]
  4015d0:	ldr	w0, [x1, #152]
  4015d4:	cmp	w2, w0
  4015d8:	cset	w0, hi  // hi = pmore
  4015dc:	ret
  4015e0:	ldr	w2, [x0, #156]
  4015e4:	ldr	w0, [x1, #156]
  4015e8:	cmp	w2, w0
  4015ec:	cset	w0, hi  // hi = pmore
  4015f0:	ret
  4015f4:	ldr	w2, [x0, #160]
  4015f8:	ldr	w0, [x1, #160]
  4015fc:	cmp	w2, w0
  401600:	cset	w0, hi  // hi = pmore
  401604:	ret
  401608:	ldr	w2, [x0, #164]
  40160c:	ldr	w0, [x1, #164]
  401610:	cmp	w2, w0
  401614:	cset	w0, hi  // hi = pmore
  401618:	ret
  40161c:	ldr	w2, [x0, #168]
  401620:	ldr	w0, [x1, #168]
  401624:	cmp	w2, w0
  401628:	cset	w0, hi  // hi = pmore
  40162c:	ret
  401630:	ldr	w2, [x0, #172]
  401634:	ldr	w0, [x1, #172]
  401638:	cmp	w2, w0
  40163c:	cset	w0, hi  // hi = pmore
  401640:	ret
  401644:	ldr	w2, [x0, #176]
  401648:	ldr	w0, [x1, #176]
  40164c:	cmp	w2, w0
  401650:	cset	w0, hi  // hi = pmore
  401654:	ret
  401658:	ldr	w2, [x0, #180]
  40165c:	ldr	w0, [x1, #180]
  401660:	cmp	w2, w0
  401664:	cset	w0, hi  // hi = pmore
  401668:	ret
  40166c:	ldr	x2, [x0, #144]
  401670:	ldr	x0, [x1, #144]
  401674:	cmp	x2, x0
  401678:	cset	w0, hi  // hi = pmore
  40167c:	ret
  401680:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401684:	str	xzr, [x0, #352]
  401688:	ret
  40168c:	stp	x29, x30, [sp, #-16]!
  401690:	mov	x29, sp
  401694:	bl	401280 <strcmp@plt>
  401698:	lsr	w0, w0, #31
  40169c:	ldp	x29, x30, [sp], #16
  4016a0:	ret
  4016a4:	stp	x29, x30, [sp, #-32]!
  4016a8:	mov	x29, sp
  4016ac:	str	x19, [sp, #16]
  4016b0:	mov	x19, x0
  4016b4:	mov	w2, #0x5                   	// #5
  4016b8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4016bc:	add	x1, x1, #0x968
  4016c0:	mov	x0, #0x0                   	// #0
  4016c4:	bl	401320 <dcgettext@plt>
  4016c8:	mov	x1, x19
  4016cc:	bl	401120 <fputs@plt>
  4016d0:	mov	w2, #0x5                   	// #5
  4016d4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4016d8:	add	x1, x1, #0x978
  4016dc:	mov	x0, #0x0                   	// #0
  4016e0:	bl	401320 <dcgettext@plt>
  4016e4:	adrp	x1, 416000 <ferror@plt+0x14c60>
  4016e8:	ldr	x2, [x1, #400]
  4016ec:	mov	x1, x0
  4016f0:	mov	x0, x19
  4016f4:	bl	401360 <fprintf@plt>
  4016f8:	mov	w2, #0x5                   	// #5
  4016fc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401700:	add	x1, x1, #0x988
  401704:	mov	x0, #0x0                   	// #0
  401708:	bl	401320 <dcgettext@plt>
  40170c:	mov	x1, x19
  401710:	bl	401120 <fputs@plt>
  401714:	mov	w2, #0x5                   	// #5
  401718:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40171c:	add	x1, x1, #0x998
  401720:	mov	x0, #0x0                   	// #0
  401724:	bl	401320 <dcgettext@plt>
  401728:	mov	x1, x19
  40172c:	bl	401120 <fputs@plt>
  401730:	mov	w2, #0x5                   	// #5
  401734:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401738:	add	x1, x1, #0x9c0
  40173c:	mov	x0, #0x0                   	// #0
  401740:	bl	401320 <dcgettext@plt>
  401744:	mov	x1, x19
  401748:	bl	401120 <fputs@plt>
  40174c:	mov	w2, #0x5                   	// #5
  401750:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401754:	add	x1, x1, #0x9f8
  401758:	mov	x0, #0x0                   	// #0
  40175c:	bl	401320 <dcgettext@plt>
  401760:	mov	x1, x19
  401764:	bl	401120 <fputs@plt>
  401768:	mov	w2, #0x5                   	// #5
  40176c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401770:	add	x1, x1, #0xe30
  401774:	mov	x0, #0x0                   	// #0
  401778:	bl	401320 <dcgettext@plt>
  40177c:	mov	x1, x19
  401780:	bl	401120 <fputs@plt>
  401784:	mov	w2, #0x5                   	// #5
  401788:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40178c:	add	x1, x1, #0xa40
  401790:	mov	x0, #0x0                   	// #0
  401794:	bl	401320 <dcgettext@plt>
  401798:	mov	x1, x19
  40179c:	bl	401120 <fputs@plt>
  4017a0:	mov	w2, #0x5                   	// #5
  4017a4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4017a8:	add	x1, x1, #0xa70
  4017ac:	mov	x0, #0x0                   	// #0
  4017b0:	bl	401320 <dcgettext@plt>
  4017b4:	mov	x1, x19
  4017b8:	bl	401120 <fputs@plt>
  4017bc:	mov	w2, #0x5                   	// #5
  4017c0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4017c4:	add	x1, x1, #0xaa8
  4017c8:	mov	x0, #0x0                   	// #0
  4017cc:	bl	401320 <dcgettext@plt>
  4017d0:	mov	x1, x19
  4017d4:	bl	401120 <fputs@plt>
  4017d8:	mov	w2, #0x5                   	// #5
  4017dc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4017e0:	add	x1, x1, #0xad8
  4017e4:	mov	x0, #0x0                   	// #0
  4017e8:	bl	401320 <dcgettext@plt>
  4017ec:	mov	x1, x19
  4017f0:	bl	401120 <fputs@plt>
  4017f4:	mov	w2, #0x5                   	// #5
  4017f8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4017fc:	add	x1, x1, #0xb00
  401800:	mov	x0, #0x0                   	// #0
  401804:	bl	401320 <dcgettext@plt>
  401808:	mov	x1, x19
  40180c:	bl	401120 <fputs@plt>
  401810:	mov	w2, #0x5                   	// #5
  401814:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401818:	add	x1, x1, #0xb20
  40181c:	mov	x0, #0x0                   	// #0
  401820:	bl	401320 <dcgettext@plt>
  401824:	mov	x1, x19
  401828:	bl	401120 <fputs@plt>
  40182c:	mov	w2, #0x5                   	// #5
  401830:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401834:	add	x1, x1, #0xb38
  401838:	mov	x0, #0x0                   	// #0
  40183c:	bl	401320 <dcgettext@plt>
  401840:	mov	x1, x19
  401844:	bl	401120 <fputs@plt>
  401848:	mov	w2, #0x5                   	// #5
  40184c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401850:	add	x1, x1, #0xb58
  401854:	mov	x0, #0x0                   	// #0
  401858:	bl	401320 <dcgettext@plt>
  40185c:	mov	x1, x19
  401860:	bl	401120 <fputs@plt>
  401864:	mov	w2, #0x5                   	// #5
  401868:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40186c:	add	x1, x1, #0xb80
  401870:	mov	x0, #0x0                   	// #0
  401874:	bl	401320 <dcgettext@plt>
  401878:	mov	x1, x19
  40187c:	bl	401120 <fputs@plt>
  401880:	mov	w2, #0x5                   	// #5
  401884:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401888:	add	x1, x1, #0xb98
  40188c:	mov	x0, #0x0                   	// #0
  401890:	bl	401320 <dcgettext@plt>
  401894:	mov	x1, x19
  401898:	bl	401120 <fputs@plt>
  40189c:	mov	w2, #0x5                   	// #5
  4018a0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4018a4:	add	x1, x1, #0xbc8
  4018a8:	mov	x0, #0x0                   	// #0
  4018ac:	bl	401320 <dcgettext@plt>
  4018b0:	mov	x1, x19
  4018b4:	bl	401120 <fputs@plt>
  4018b8:	mov	w2, #0x5                   	// #5
  4018bc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4018c0:	add	x1, x1, #0xbe8
  4018c4:	mov	x0, #0x0                   	// #0
  4018c8:	bl	401320 <dcgettext@plt>
  4018cc:	mov	x1, x19
  4018d0:	bl	401120 <fputs@plt>
  4018d4:	mov	w2, #0x5                   	// #5
  4018d8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4018dc:	add	x1, x1, #0xc08
  4018e0:	mov	x0, #0x0                   	// #0
  4018e4:	bl	401320 <dcgettext@plt>
  4018e8:	mov	x1, x19
  4018ec:	bl	401120 <fputs@plt>
  4018f0:	mov	w2, #0x5                   	// #5
  4018f4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4018f8:	add	x1, x1, #0xc28
  4018fc:	mov	x0, #0x0                   	// #0
  401900:	bl	401320 <dcgettext@plt>
  401904:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401908:	add	x2, x2, #0xc48
  40190c:	mov	x1, x0
  401910:	mov	x0, x19
  401914:	bl	401360 <fprintf@plt>
  401918:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40191c:	ldr	x0, [x0, #368]
  401920:	cmp	x0, x19
  401924:	cset	w0, eq  // eq = none
  401928:	bl	401130 <exit@plt>
  40192c:	stp	x29, x30, [sp, #-32]!
  401930:	mov	x29, sp
  401934:	add	x2, sp, #0x18
  401938:	mov	x1, #0x5413                	// #21523
  40193c:	mov	w0, #0x1                   	// #1
  401940:	bl	401380 <ioctl@plt>
  401944:	cmn	w0, #0x1
  401948:	b.eq	401970 <ferror@plt+0x5d0>  // b.none
  40194c:	ldrh	w1, [sp, #24]
  401950:	cmp	w1, #0xa
  401954:	b.ls	401970 <ferror@plt+0x5d0>  // b.plast
  401958:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40195c:	add	x0, x0, #0x1a0
  401960:	ldrh	w2, [sp, #26]
  401964:	strh	w2, [x0, #8]
  401968:	strh	w1, [x0, #10]
  40196c:	b	401988 <ferror@plt+0x5e8>
  401970:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401974:	add	x0, x0, #0x1a0
  401978:	mov	w1, #0x50                  	// #80
  40197c:	strh	w1, [x0, #8]
  401980:	mov	w1, #0x18                  	// #24
  401984:	strh	w1, [x0, #10]
  401988:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40198c:	ldr	w0, [x0, #428]
  401990:	cbz	w0, 4019a0 <ferror@plt+0x600>
  401994:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401998:	mov	w1, #0xffffffff            	// #-1
  40199c:	strh	w1, [x0, #426]
  4019a0:	ldp	x29, x30, [sp], #32
  4019a4:	ret
  4019a8:	sub	sp, sp, #0x1b0
  4019ac:	stp	x29, x30, [sp, #48]
  4019b0:	add	x29, sp, #0x30
  4019b4:	stp	x19, x20, [sp, #64]
  4019b8:	stp	x21, x22, [sp, #80]
  4019bc:	stp	x23, x24, [sp, #96]
  4019c0:	stp	x25, x26, [sp, #112]
  4019c4:	mov	w22, w0
  4019c8:	mov	x21, x1
  4019cc:	str	xzr, [sp, #424]
  4019d0:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4019d4:	ldr	x1, [x0, #400]
  4019d8:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4019dc:	str	x1, [x0, #360]
  4019e0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4019e4:	add	x1, x1, #0xad0
  4019e8:	mov	w0, #0x6                   	// #6
  4019ec:	bl	401390 <setlocale@plt>
  4019f0:	adrp	x19, 404000 <ferror@plt+0x2c60>
  4019f4:	add	x19, x19, #0xc70
  4019f8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4019fc:	add	x1, x1, #0xc58
  401a00:	mov	x0, x19
  401a04:	bl	4011f0 <bindtextdomain@plt>
  401a08:	mov	x0, x19
  401a0c:	bl	401260 <textdomain@plt>
  401a10:	adrp	x0, 402000 <ferror@plt+0xc60>
  401a14:	add	x0, x0, #0x7b0
  401a18:	bl	404930 <ferror@plt+0x3590>
  401a1c:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401a20:	adrp	x0, 401000 <_exit@plt-0x110>
  401a24:	add	x0, x0, #0x5cc
  401a28:	str	x0, [x1, #416]
  401a2c:	adrp	x20, 404000 <ferror@plt+0x2c60>
  401a30:	add	x20, x20, #0xee0
  401a34:	adrp	x19, 404000 <ferror@plt+0x2c60>
  401a38:	add	x19, x19, #0xcd8
  401a3c:	add	x23, x1, #0x1a0
  401a40:	mov	w24, #0x1                   	// #1
  401a44:	mov	x4, #0x0                   	// #0
  401a48:	mov	x3, x20
  401a4c:	mov	x2, x19
  401a50:	mov	x1, x21
  401a54:	mov	w0, w22
  401a58:	bl	401270 <getopt_long@plt>
  401a5c:	cmn	w0, #0x1
  401a60:	b.eq	401c84 <ferror@plt+0x8e4>  // b.none
  401a64:	cmp	w0, #0x68
  401a68:	b.eq	401c54 <ferror@plt+0x8b4>  // b.none
  401a6c:	b.gt	401af0 <ferror@plt+0x750>
  401a70:	cmp	w0, #0x56
  401a74:	b.eq	401c08 <ferror@plt+0x868>  // b.none
  401a78:	cmp	w0, #0x64
  401a7c:	b.ne	401c6c <ferror@plt+0x8cc>  // b.any
  401a80:	bl	401350 <__errno_location@plt>
  401a84:	str	wzr, [x0]
  401a88:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401a8c:	ldr	x25, [x0, #376]
  401a90:	mov	w2, #0x5                   	// #5
  401a94:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401a98:	add	x1, x1, #0xc80
  401a9c:	mov	x0, #0x0                   	// #0
  401aa0:	bl	401320 <dcgettext@plt>
  401aa4:	mov	x1, x0
  401aa8:	mov	x0, x25
  401aac:	bl	4023ac <ferror@plt+0x100c>
  401ab0:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401ab4:	str	x0, [x1, #352]
  401ab8:	cmp	x0, #0x0
  401abc:	b.gt	401a44 <ferror@plt+0x6a4>
  401ac0:	stp	x27, x28, [sp, #128]
  401ac4:	stp	d8, d9, [sp, #144]
  401ac8:	str	d10, [sp, #160]
  401acc:	mov	w2, #0x5                   	// #5
  401ad0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401ad4:	add	x1, x1, #0xc90
  401ad8:	mov	x0, #0x0                   	// #0
  401adc:	bl	401320 <dcgettext@plt>
  401ae0:	mov	x2, x0
  401ae4:	mov	w1, #0x0                   	// #0
  401ae8:	mov	w0, #0x1                   	// #1
  401aec:	bl	401140 <error@plt>
  401af0:	cmp	w0, #0x6f
  401af4:	b.eq	401bf8 <ferror@plt+0x858>  // b.none
  401af8:	cmp	w0, #0x73
  401afc:	b.ne	401c6c <ferror@plt+0x8cc>  // b.any
  401b00:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401b04:	ldr	x0, [x0, #376]
  401b08:	ldrb	w0, [x0]
  401b0c:	cmp	w0, #0x6e
  401b10:	b.eq	401ba4 <ferror@plt+0x804>  // b.none
  401b14:	b.hi	401b60 <ferror@plt+0x7c0>  // b.pmore
  401b18:	cmp	w0, #0x63
  401b1c:	b.eq	401bb0 <ferror@plt+0x810>  // b.none
  401b20:	b.ls	401b40 <ferror@plt+0x7a0>  // b.plast
  401b24:	adrp	x2, 401000 <_exit@plt-0x110>
  401b28:	add	x1, x2, #0x630
  401b2c:	adrp	x2, 401000 <_exit@plt-0x110>
  401b30:	add	x2, x2, #0x5cc
  401b34:	cmp	w0, #0x6c
  401b38:	csel	x2, x2, x1, ne  // ne = any
  401b3c:	b	401b58 <ferror@plt+0x7b8>
  401b40:	cmp	w0, #0x61
  401b44:	b.eq	401bbc <ferror@plt+0x81c>  // b.none
  401b48:	cmp	w0, #0x62
  401b4c:	b.ne	401bc8 <ferror@plt+0x828>  // b.any
  401b50:	adrp	x2, 401000 <_exit@plt-0x110>
  401b54:	add	x2, x2, #0x608
  401b58:	str	x2, [x23]
  401b5c:	b	401a44 <ferror@plt+0x6a4>
  401b60:	cmp	w0, #0x75
  401b64:	b.eq	401bd4 <ferror@plt+0x834>  // b.none
  401b68:	b.ls	401b88 <ferror@plt+0x7e8>  // b.plast
  401b6c:	adrp	x2, 401000 <_exit@plt-0x110>
  401b70:	add	x1, x2, #0x644
  401b74:	adrp	x2, 401000 <_exit@plt-0x110>
  401b78:	add	x2, x2, #0x5cc
  401b7c:	cmp	w0, #0x76
  401b80:	csel	x2, x2, x1, ne  // ne = any
  401b84:	b	401b58 <ferror@plt+0x7b8>
  401b88:	cmp	w0, #0x70
  401b8c:	b.eq	401be0 <ferror@plt+0x840>  // b.none
  401b90:	cmp	w0, #0x73
  401b94:	b.ne	401bec <ferror@plt+0x84c>  // b.any
  401b98:	adrp	x2, 401000 <_exit@plt-0x110>
  401b9c:	add	x2, x2, #0x5f4
  401ba0:	b	401b58 <ferror@plt+0x7b8>
  401ba4:	adrp	x2, 401000 <_exit@plt-0x110>
  401ba8:	add	x2, x2, #0x68c
  401bac:	b	401b58 <ferror@plt+0x7b8>
  401bb0:	adrp	x2, 401000 <_exit@plt-0x110>
  401bb4:	add	x2, x2, #0x66c
  401bb8:	b	401b58 <ferror@plt+0x7b8>
  401bbc:	adrp	x2, 401000 <_exit@plt-0x110>
  401bc0:	add	x2, x2, #0x5e0
  401bc4:	b	401b58 <ferror@plt+0x7b8>
  401bc8:	adrp	x2, 401000 <_exit@plt-0x110>
  401bcc:	add	x2, x2, #0x5cc
  401bd0:	b	401b58 <ferror@plt+0x7b8>
  401bd4:	adrp	x2, 401000 <_exit@plt-0x110>
  401bd8:	add	x2, x2, #0x658
  401bdc:	b	401b58 <ferror@plt+0x7b8>
  401be0:	adrp	x2, 401000 <_exit@plt-0x110>
  401be4:	add	x2, x2, #0x61c
  401be8:	b	401b58 <ferror@plt+0x7b8>
  401bec:	adrp	x2, 401000 <_exit@plt-0x110>
  401bf0:	add	x2, x2, #0x5cc
  401bf4:	b	401b58 <ferror@plt+0x7b8>
  401bf8:	str	w24, [x23, #12]
  401bfc:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401c00:	str	xzr, [x0, #352]
  401c04:	b	401a44 <ferror@plt+0x6a4>
  401c08:	mov	w2, #0x5                   	// #5
  401c0c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401c10:	add	x1, x1, #0xcb0
  401c14:	mov	x0, #0x0                   	// #0
  401c18:	bl	401320 <dcgettext@plt>
  401c1c:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401c20:	add	x2, x2, #0xcc0
  401c24:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401c28:	ldr	x1, [x1, #400]
  401c2c:	bl	401340 <printf@plt>
  401c30:	mov	w20, #0x0                   	// #0
  401c34:	mov	w0, w20
  401c38:	ldp	x19, x20, [sp, #64]
  401c3c:	ldp	x21, x22, [sp, #80]
  401c40:	ldp	x23, x24, [sp, #96]
  401c44:	ldp	x25, x26, [sp, #112]
  401c48:	ldp	x29, x30, [sp, #48]
  401c4c:	add	sp, sp, #0x1b0
  401c50:	ret
  401c54:	stp	x27, x28, [sp, #128]
  401c58:	stp	d8, d9, [sp, #144]
  401c5c:	str	d10, [sp, #160]
  401c60:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401c64:	ldr	x0, [x0, #384]
  401c68:	bl	4016a4 <ferror@plt+0x304>
  401c6c:	stp	x27, x28, [sp, #128]
  401c70:	stp	d8, d9, [sp, #144]
  401c74:	str	d10, [sp, #160]
  401c78:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401c7c:	ldr	x0, [x0, #368]
  401c80:	bl	4016a4 <ferror@plt+0x304>
  401c84:	stp	x27, x28, [sp, #128]
  401c88:	stp	d8, d9, [sp, #144]
  401c8c:	str	d10, [sp, #160]
  401c90:	mov	w0, #0x0                   	// #0
  401c94:	bl	401300 <isatty@plt>
  401c98:	str	w0, [sp, #204]
  401c9c:	cbnz	w0, 401ce0 <ferror@plt+0x940>
  401ca0:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401ca4:	add	x19, x19, #0x1a0
  401ca8:	ldrh	w28, [x19, #10]
  401cac:	mov	w0, #0x0                   	// #0
  401cb0:	bl	40192c <ferror@plt+0x58c>
  401cb4:	ldr	w0, [x19, #12]
  401cb8:	cbz	w0, 401d2c <ferror@plt+0x98c>
  401cbc:	adrp	x1, 401000 <_exit@plt-0x110>
  401cc0:	add	x1, x1, #0x680
  401cc4:	mov	w0, #0x2                   	// #2
  401cc8:	bl	4011b0 <signal@plt>
  401ccc:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401cd0:	add	x19, x19, #0x1a0
  401cd4:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401cd8:	ldr	d8, [x0, #3792]
  401cdc:	b	401fb8 <ferror@plt+0xc18>
  401ce0:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401ce4:	add	x1, x1, #0x1a0
  401ce8:	add	x1, x1, #0x10
  401cec:	mov	w0, #0x0                   	// #0
  401cf0:	bl	4011a0 <tcgetattr@plt>
  401cf4:	cmn	w0, #0x1
  401cf8:	b.ne	401ca0 <ferror@plt+0x900>  // b.any
  401cfc:	bl	401350 <__errno_location@plt>
  401d00:	ldr	w19, [x0]
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401d0c:	add	x1, x1, #0xce0
  401d10:	mov	x0, #0x0                   	// #0
  401d14:	bl	401320 <dcgettext@plt>
  401d18:	mov	x2, x0
  401d1c:	mov	w1, w19
  401d20:	mov	w0, #0x0                   	// #0
  401d24:	bl	401140 <error@plt>
  401d28:	b	401ca0 <ferror@plt+0x900>
  401d2c:	bl	4011e0 <initscr@plt>
  401d30:	ldrh	w1, [x19, #8]
  401d34:	ldrh	w0, [x19, #10]
  401d38:	bl	401370 <resizeterm@plt>
  401d3c:	adrp	x1, 401000 <_exit@plt-0x110>
  401d40:	add	x1, x1, #0x92c
  401d44:	mov	w0, #0x1c                  	// #28
  401d48:	bl	4011b0 <signal@plt>
  401d4c:	b	401cbc <ferror@plt+0x91c>
  401d50:	str	xzr, [sp, #424]
  401d54:	mov	w21, #0x1                   	// #1
  401d58:	mov	w20, w21
  401d5c:	ldr	w0, [sp, #204]
  401d60:	cbnz	w0, 40237c <ferror@plt+0xfdc>
  401d64:	ldr	x0, [sp, #424]
  401d68:	cbz	x0, 401d70 <ferror@plt+0x9d0>
  401d6c:	bl	4012c0 <free_slabinfo@plt>
  401d70:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401d74:	ldr	w0, [x0, #428]
  401d78:	cbz	w0, 402398 <ferror@plt+0xff8>
  401d7c:	ldp	x27, x28, [sp, #128]
  401d80:	ldp	d8, d9, [sp, #144]
  401d84:	ldr	d10, [sp, #160]
  401d88:	b	401c34 <ferror@plt+0x894>
  401d8c:	ldrh	w1, [x19, #8]
  401d90:	bl	401370 <resizeterm@plt>
  401d94:	ldrh	w28, [x19, #10]
  401d98:	b	401ff0 <ferror@plt+0xc50>
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401da4:	add	x1, x1, #0xd00
  401da8:	mov	x0, #0x0                   	// #0
  401dac:	bl	401320 <dcgettext@plt>
  401db0:	str	x0, [sp, #176]
  401db4:	ldr	w22, [sp, #260]
  401db8:	ldr	w23, [sp, #256]
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401dc4:	add	x1, x1, #0xd20
  401dc8:	mov	x0, #0x0                   	// #0
  401dcc:	bl	401320 <dcgettext@plt>
  401dd0:	str	x0, [sp, #184]
  401dd4:	ldr	w24, [sp, #272]
  401dd8:	ldr	w25, [sp, #268]
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401de4:	add	x1, x1, #0xd40
  401de8:	mov	x0, #0x0                   	// #0
  401dec:	bl	401320 <dcgettext@plt>
  401df0:	str	x0, [sp, #192]
  401df4:	ldr	w26, [sp, #280]
  401df8:	ldr	w27, [sp, #276]
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401e04:	add	x1, x1, #0xd60
  401e08:	mov	x0, #0x0                   	// #0
  401e0c:	bl	401320 <dcgettext@plt>
  401e10:	mov	x21, x0
  401e14:	ldr	d9, [sp, #248]
  401e18:	ucvtf	d9, d9
  401e1c:	ldr	d10, [sp, #240]
  401e20:	ucvtf	d10, d10
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401e2c:	add	x1, x1, #0xd80
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	bl	401320 <dcgettext@plt>
  401e38:	ldr	w1, [sp, #284]
  401e3c:	ucvtf	d7, w1
  401e40:	ldr	w1, [sp, #288]
  401e44:	ucvtf	d6, w1
  401e48:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401e4c:	ldr	d0, [x2, #3800]
  401e50:	fmul	d5, d9, d0
  401e54:	ucvtf	d2, w26
  401e58:	fmul	d2, d2, d0
  401e5c:	ucvtf	d18, w27
  401e60:	ucvtf	d1, w24
  401e64:	fmul	d1, d1, d0
  401e68:	ucvtf	d17, w25
  401e6c:	ucvtf	d3, w22
  401e70:	fmul	d0, d3, d0
  401e74:	ucvtf	d16, w23
  401e78:	ldr	w1, [sp, #292]
  401e7c:	ucvtf	d3, w1
  401e80:	fmul	d3, d3, d8
  401e84:	str	d3, [sp, #32]
  401e88:	str	x0, [sp, #24]
  401e8c:	str	x21, [sp, #16]
  401e90:	str	w27, [sp, #8]
  401e94:	str	w26, [sp]
  401e98:	fmul	d7, d7, d8
  401e9c:	fmul	d6, d6, d8
  401ea0:	fdiv	d5, d5, d10
  401ea4:	fmul	d4, d10, d8
  401ea8:	fmul	d3, d9, d8
  401eac:	fdiv	d2, d2, d18
  401eb0:	ldr	x7, [sp, #192]
  401eb4:	fdiv	d1, d1, d17
  401eb8:	mov	w6, w25
  401ebc:	mov	w5, w24
  401ec0:	ldr	x4, [sp, #184]
  401ec4:	fdiv	d0, d0, d16
  401ec8:	mov	w3, w23
  401ecc:	mov	w2, w22
  401ed0:	ldr	x1, [sp, #176]
  401ed4:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401ed8:	add	x0, x0, #0xda8
  401edc:	bl	401250 <printw@plt>
  401ee0:	b	402150 <ferror@plt+0xdb0>
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401eec:	add	x1, x1, #0xe38
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	bl	401320 <dcgettext@plt>
  401ef8:	mov	x1, x0
  401efc:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401f00:	add	x0, x0, #0xe78
  401f04:	bl	401250 <printw@plt>
  401f08:	b	40219c <ferror@plt+0xdfc>
  401f0c:	ldr	x6, [x21, #144]
  401f10:	ldr	w0, [x21, #160]
  401f14:	ucvtf	d0, w0
  401f18:	mov	x7, x21
  401f1c:	ubfx	x6, x6, #10, #32
  401f20:	ldr	w5, [x21, #164]
  401f24:	ldr	w4, [x21, #172]
  401f28:	fmul	d0, d0, d8
  401f2c:	ldr	w3, [x21, #180]
  401f30:	ldr	w2, [x21, #156]
  401f34:	ldr	w1, [x21, #152]
  401f38:	mov	x0, x23
  401f3c:	bl	401250 <printw@plt>
  401f40:	ldr	x21, [x21, #136]
  401f44:	add	w22, w22, #0x1
  401f48:	ldrh	w0, [x19, #10]
  401f4c:	sub	w0, w0, #0x8
  401f50:	cmp	x21, #0x0
  401f54:	ccmp	w0, w22, #0x4, ne  // ne = any
  401f58:	b.le	401f9c <ferror@plt+0xbfc>
  401f5c:	ldr	w0, [x19, #12]
  401f60:	cbz	w0, 401f0c <ferror@plt+0xb6c>
  401f64:	ldr	x6, [x21, #144]
  401f68:	ldr	w0, [x21, #160]
  401f6c:	ucvtf	d0, w0
  401f70:	mov	x7, x21
  401f74:	ubfx	x6, x6, #10, #32
  401f78:	ldr	w5, [x21, #164]
  401f7c:	ldr	w4, [x21, #172]
  401f80:	fmul	d0, d0, d8
  401f84:	ldr	w3, [x21, #180]
  401f88:	ldr	w2, [x21, #156]
  401f8c:	ldr	w1, [x21, #152]
  401f90:	mov	x0, x23
  401f94:	bl	401340 <printf@plt>
  401f98:	b	401f40 <ferror@plt+0xba0>
  401f9c:	ldr	x0, [sp, #424]
  401fa0:	bl	401190 <put_slabinfo@plt>
  401fa4:	ldr	w21, [x19, #12]
  401fa8:	cbz	w21, 4021d4 <ferror@plt+0xe34>
  401fac:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401fb0:	ldr	x0, [x0, #352]
  401fb4:	cbz	x0, 401d5c <ferror@plt+0x9bc>
  401fb8:	stp	xzr, xzr, [sp, #240]
  401fbc:	stp	xzr, xzr, [sp, #256]
  401fc0:	stp	xzr, xzr, [sp, #272]
  401fc4:	str	xzr, [sp, #288]
  401fc8:	add	x1, sp, #0xf0
  401fcc:	add	x0, sp, #0x1a8
  401fd0:	bl	4012b0 <get_slabinfo@plt>
  401fd4:	mov	w20, w0
  401fd8:	cbnz	w0, 401d50 <ferror@plt+0x9b0>
  401fdc:	ldr	w0, [x19, #12]
  401fe0:	cbnz	w0, 401ff0 <ferror@plt+0xc50>
  401fe4:	ldrh	w0, [x19, #10]
  401fe8:	cmp	w0, w28
  401fec:	b.ne	401d8c <ferror@plt+0x9ec>  // b.any
  401ff0:	mov	w2, #0x0                   	// #0
  401ff4:	mov	w1, #0x0                   	// #0
  401ff8:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401ffc:	ldr	x0, [x0, #392]
  402000:	bl	401330 <wmove@plt>
  402004:	ldr	w0, [x19, #12]
  402008:	cbz	w0, 401d9c <ferror@plt+0x9fc>
  40200c:	mov	w2, #0x5                   	// #5
  402010:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402014:	add	x1, x1, #0xd00
  402018:	mov	x0, #0x0                   	// #0
  40201c:	bl	401320 <dcgettext@plt>
  402020:	str	x0, [sp, #176]
  402024:	ldr	w22, [sp, #260]
  402028:	ldr	w23, [sp, #256]
  40202c:	mov	w2, #0x5                   	// #5
  402030:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402034:	add	x1, x1, #0xd20
  402038:	mov	x0, #0x0                   	// #0
  40203c:	bl	401320 <dcgettext@plt>
  402040:	str	x0, [sp, #184]
  402044:	ldr	w24, [sp, #272]
  402048:	ldr	w25, [sp, #268]
  40204c:	mov	w2, #0x5                   	// #5
  402050:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402054:	add	x1, x1, #0xd40
  402058:	mov	x0, #0x0                   	// #0
  40205c:	bl	401320 <dcgettext@plt>
  402060:	str	x0, [sp, #192]
  402064:	ldr	w26, [sp, #280]
  402068:	ldr	w27, [sp, #276]
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402074:	add	x1, x1, #0xd60
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401320 <dcgettext@plt>
  402080:	mov	x21, x0
  402084:	ldr	d9, [sp, #248]
  402088:	ucvtf	d9, d9
  40208c:	ldr	d10, [sp, #240]
  402090:	ucvtf	d10, d10
  402094:	mov	w2, #0x5                   	// #5
  402098:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40209c:	add	x1, x1, #0xd80
  4020a0:	mov	x0, #0x0                   	// #0
  4020a4:	bl	401320 <dcgettext@plt>
  4020a8:	ldr	w1, [sp, #284]
  4020ac:	ucvtf	d7, w1
  4020b0:	ldr	w1, [sp, #288]
  4020b4:	ucvtf	d6, w1
  4020b8:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4020bc:	ldr	d0, [x2, #3800]
  4020c0:	fmul	d5, d9, d0
  4020c4:	ucvtf	d2, w26
  4020c8:	fmul	d2, d2, d0
  4020cc:	ucvtf	d18, w27
  4020d0:	ucvtf	d1, w24
  4020d4:	fmul	d1, d1, d0
  4020d8:	ucvtf	d17, w25
  4020dc:	ucvtf	d3, w22
  4020e0:	fmul	d0, d3, d0
  4020e4:	ucvtf	d16, w23
  4020e8:	ldr	w1, [sp, #292]
  4020ec:	ucvtf	d3, w1
  4020f0:	fmul	d3, d3, d8
  4020f4:	str	d3, [sp, #32]
  4020f8:	str	x0, [sp, #24]
  4020fc:	str	x21, [sp, #16]
  402100:	str	w27, [sp, #8]
  402104:	str	w26, [sp]
  402108:	fmul	d7, d7, d8
  40210c:	fmul	d6, d6, d8
  402110:	fdiv	d5, d5, d10
  402114:	fmul	d4, d10, d8
  402118:	fmul	d3, d9, d8
  40211c:	fdiv	d2, d2, d18
  402120:	ldr	x7, [sp, #192]
  402124:	fdiv	d1, d1, d17
  402128:	mov	w6, w25
  40212c:	mov	w5, w24
  402130:	ldr	x4, [sp, #184]
  402134:	fdiv	d0, d0, d16
  402138:	mov	w3, w23
  40213c:	mov	w2, w22
  402140:	ldr	x1, [sp, #176]
  402144:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402148:	add	x0, x0, #0xda8
  40214c:	bl	401340 <printf@plt>
  402150:	ldr	x0, [sp, #424]
  402154:	bl	401500 <ferror@plt+0x160>
  402158:	str	x0, [sp, #424]
  40215c:	mov	x2, #0x0                   	// #0
  402160:	mov	w1, #0x40000               	// #262144
  402164:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402168:	ldr	x0, [x0, #392]
  40216c:	bl	401160 <wattr_on@plt>
  402170:	ldr	w0, [x19, #12]
  402174:	cbz	w0, 401ee4 <ferror@plt+0xb44>
  402178:	mov	w2, #0x5                   	// #5
  40217c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402180:	add	x1, x1, #0xe38
  402184:	mov	x0, #0x0                   	// #0
  402188:	bl	401320 <dcgettext@plt>
  40218c:	mov	x1, x0
  402190:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402194:	add	x0, x0, #0xe78
  402198:	bl	401340 <printf@plt>
  40219c:	mov	x2, #0x0                   	// #0
  4021a0:	mov	w1, #0x40000               	// #262144
  4021a4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4021a8:	ldr	x0, [x0, #392]
  4021ac:	bl	401210 <wattr_off@plt>
  4021b0:	ldr	x21, [sp, #424]
  4021b4:	ldrh	w0, [x19, #10]
  4021b8:	cmp	x21, #0x0
  4021bc:	ccmp	w0, #0x8, #0x0, ne  // ne = any
  4021c0:	b.ls	401f9c <ferror@plt+0xbfc>  // b.plast
  4021c4:	mov	w22, w20
  4021c8:	adrp	x23, 404000 <ferror@plt+0x2c60>
  4021cc:	add	x23, x23, #0xe80
  4021d0:	b	401f5c <ferror@plt+0xbbc>
  4021d4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4021d8:	ldr	x0, [x0, #392]
  4021dc:	bl	4011d0 <wrefresh@plt>
  4021e0:	add	x0, sp, #0x128
  4021e4:	add	x1, x0, #0x80
  4021e8:	str	xzr, [x0], #8
  4021ec:	cmp	x1, x0
  4021f0:	b.ne	4021e8 <ferror@plt+0xe48>  // b.any
  4021f4:	ldr	x0, [sp, #296]
  4021f8:	orr	x0, x0, #0x1
  4021fc:	str	x0, [sp, #296]
  402200:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402204:	ldr	x0, [x0, #352]
  402208:	str	x0, [sp, #224]
  40220c:	str	xzr, [sp, #232]
  402210:	add	x4, sp, #0xe0
  402214:	mov	x3, #0x0                   	// #0
  402218:	mov	x2, #0x0                   	// #0
  40221c:	add	x1, sp, #0x128
  402220:	mov	w0, #0x1                   	// #1
  402224:	bl	401310 <select@plt>
  402228:	cmp	w0, #0x0
  40222c:	b.le	401fac <ferror@plt+0xc0c>
  402230:	mov	x2, #0x1                   	// #1
  402234:	add	x1, sp, #0xdf
  402238:	mov	w0, #0x0                   	// #0
  40223c:	bl	4012e0 <read@plt>
  402240:	cmp	x0, #0x1
  402244:	b.ne	401d58 <ferror@plt+0x9b8>  // b.any
  402248:	ldrb	w21, [sp, #223]
  40224c:	bl	401220 <__ctype_toupper_loc@plt>
  402250:	and	x21, x21, #0xff
  402254:	ldr	x0, [x0]
  402258:	ldr	w0, [x0, x21, lsl #2]
  40225c:	and	w0, w0, #0xff
  402260:	cmp	w0, #0x4f
  402264:	b.eq	40233c <ferror@plt+0xf9c>  // b.none
  402268:	cmp	w0, #0x4f
  40226c:	b.gt	4022c0 <ferror@plt+0xf20>
  402270:	cmp	w0, #0x43
  402274:	b.eq	40231c <ferror@plt+0xf7c>  // b.none
  402278:	cmp	w0, #0x43
  40227c:	b.le	4022a0 <ferror@plt+0xf00>
  402280:	cmp	w0, #0x4c
  402284:	b.eq	40232c <ferror@plt+0xf8c>  // b.none
  402288:	cmp	w0, #0x4e
  40228c:	b.ne	401fac <ferror@plt+0xc0c>  // b.any
  402290:	adrp	x0, 401000 <_exit@plt-0x110>
  402294:	add	x0, x0, #0x68c
  402298:	str	x0, [x19]
  40229c:	b	401fac <ferror@plt+0xc0c>
  4022a0:	cmp	w0, #0x41
  4022a4:	b.eq	40230c <ferror@plt+0xf6c>  // b.none
  4022a8:	cmp	w0, #0x42
  4022ac:	b.ne	401fac <ferror@plt+0xc0c>  // b.any
  4022b0:	adrp	x0, 401000 <_exit@plt-0x110>
  4022b4:	add	x0, x0, #0x608
  4022b8:	str	x0, [x19]
  4022bc:	b	401fac <ferror@plt+0xc0c>
  4022c0:	cmp	w0, #0x53
  4022c4:	b.eq	40235c <ferror@plt+0xfbc>  // b.none
  4022c8:	cmp	w0, #0x53
  4022cc:	b.le	4022f0 <ferror@plt+0xf50>
  4022d0:	cmp	w0, #0x55
  4022d4:	b.eq	40236c <ferror@plt+0xfcc>  // b.none
  4022d8:	cmp	w0, #0x56
  4022dc:	b.ne	401fac <ferror@plt+0xc0c>  // b.any
  4022e0:	adrp	x0, 401000 <_exit@plt-0x110>
  4022e4:	add	x0, x0, #0x644
  4022e8:	str	x0, [x19]
  4022ec:	b	401fac <ferror@plt+0xc0c>
  4022f0:	cmp	w0, #0x50
  4022f4:	b.eq	40234c <ferror@plt+0xfac>  // b.none
  4022f8:	cmp	w0, #0x51
  4022fc:	b.ne	401fac <ferror@plt+0xc0c>  // b.any
  402300:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402304:	str	xzr, [x0, #352]
  402308:	b	401fac <ferror@plt+0xc0c>
  40230c:	adrp	x0, 401000 <_exit@plt-0x110>
  402310:	add	x0, x0, #0x5e0
  402314:	str	x0, [x19]
  402318:	b	401fac <ferror@plt+0xc0c>
  40231c:	adrp	x0, 401000 <_exit@plt-0x110>
  402320:	add	x0, x0, #0x66c
  402324:	str	x0, [x19]
  402328:	b	401fac <ferror@plt+0xc0c>
  40232c:	adrp	x0, 401000 <_exit@plt-0x110>
  402330:	add	x0, x0, #0x630
  402334:	str	x0, [x19]
  402338:	b	401fac <ferror@plt+0xc0c>
  40233c:	adrp	x0, 401000 <_exit@plt-0x110>
  402340:	add	x0, x0, #0x5cc
  402344:	str	x0, [x19]
  402348:	b	401fac <ferror@plt+0xc0c>
  40234c:	adrp	x0, 401000 <_exit@plt-0x110>
  402350:	add	x0, x0, #0x61c
  402354:	str	x0, [x19]
  402358:	b	401fac <ferror@plt+0xc0c>
  40235c:	adrp	x0, 401000 <_exit@plt-0x110>
  402360:	add	x0, x0, #0x5f4
  402364:	str	x0, [x19]
  402368:	b	401fac <ferror@plt+0xc0c>
  40236c:	adrp	x0, 401000 <_exit@plt-0x110>
  402370:	add	x0, x0, #0x658
  402374:	str	x0, [x19]
  402378:	b	401fac <ferror@plt+0xc0c>
  40237c:	adrp	x2, 416000 <ferror@plt+0x14c60>
  402380:	add	x2, x2, #0x1a0
  402384:	add	x2, x2, #0x10
  402388:	mov	w1, #0x2                   	// #2
  40238c:	mov	w0, #0x0                   	// #0
  402390:	bl	4012f0 <tcsetattr@plt>
  402394:	b	401d64 <ferror@plt+0x9c4>
  402398:	bl	4012d0 <endwin@plt>
  40239c:	ldp	x27, x28, [sp, #128]
  4023a0:	ldp	d8, d9, [sp, #144]
  4023a4:	ldr	d10, [sp, #160]
  4023a8:	b	401c34 <ferror@plt+0x894>
  4023ac:	stp	x29, x30, [sp, #-64]!
  4023b0:	mov	x29, sp
  4023b4:	stp	x19, x20, [sp, #16]
  4023b8:	str	x21, [sp, #32]
  4023bc:	mov	x19, x0
  4023c0:	mov	x21, x1
  4023c4:	str	xzr, [sp, #56]
  4023c8:	cbz	x0, 402420 <ferror@plt+0x1080>
  4023cc:	ldrb	w0, [x0]
  4023d0:	cbz	w0, 402420 <ferror@plt+0x1080>
  4023d4:	bl	401350 <__errno_location@plt>
  4023d8:	mov	x20, x0
  4023dc:	str	wzr, [x0]
  4023e0:	mov	w2, #0xa                   	// #10
  4023e4:	add	x1, sp, #0x38
  4023e8:	mov	x0, x19
  4023ec:	bl	4012a0 <strtol@plt>
  4023f0:	ldr	w1, [x20]
  4023f4:	cbnz	w1, 402420 <ferror@plt+0x1080>
  4023f8:	ldr	x2, [sp, #56]
  4023fc:	cmp	x2, #0x0
  402400:	ccmp	x2, x19, #0x4, ne  // ne = any
  402404:	b.eq	402420 <ferror@plt+0x1080>  // b.none
  402408:	ldrb	w1, [x2]
  40240c:	cbnz	w1, 402420 <ferror@plt+0x1080>
  402410:	ldp	x19, x20, [sp, #16]
  402414:	ldr	x21, [sp, #32]
  402418:	ldp	x29, x30, [sp], #64
  40241c:	ret
  402420:	bl	401350 <__errno_location@plt>
  402424:	mov	x4, x19
  402428:	mov	x3, x21
  40242c:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402430:	add	x2, x2, #0xfa0
  402434:	ldr	w1, [x0]
  402438:	mov	w0, #0x1                   	// #1
  40243c:	bl	401140 <error@plt>
  402440:	stp	x29, x30, [sp, #-64]!
  402444:	mov	x29, sp
  402448:	stp	x19, x20, [sp, #16]
  40244c:	str	x21, [sp, #32]
  402450:	mov	x19, x0
  402454:	mov	x21, x1
  402458:	str	xzr, [sp, #56]
  40245c:	cbz	x0, 4024b0 <ferror@plt+0x1110>
  402460:	ldrb	w0, [x0]
  402464:	cbz	w0, 4024b0 <ferror@plt+0x1110>
  402468:	bl	401350 <__errno_location@plt>
  40246c:	mov	x20, x0
  402470:	str	wzr, [x0]
  402474:	add	x1, sp, #0x38
  402478:	mov	x0, x19
  40247c:	bl	401150 <strtod@plt>
  402480:	ldr	w0, [x20]
  402484:	cbnz	w0, 4024b0 <ferror@plt+0x1110>
  402488:	ldr	x0, [sp, #56]
  40248c:	cmp	x0, #0x0
  402490:	ccmp	x0, x19, #0x4, ne  // ne = any
  402494:	b.eq	4024b0 <ferror@plt+0x1110>  // b.none
  402498:	ldrb	w0, [x0]
  40249c:	cbnz	w0, 4024b0 <ferror@plt+0x1110>
  4024a0:	ldp	x19, x20, [sp, #16]
  4024a4:	ldr	x21, [sp, #32]
  4024a8:	ldp	x29, x30, [sp], #64
  4024ac:	ret
  4024b0:	bl	401350 <__errno_location@plt>
  4024b4:	mov	x4, x19
  4024b8:	mov	x3, x21
  4024bc:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4024c0:	add	x2, x2, #0xfa0
  4024c4:	ldr	w1, [x0]
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	bl	401140 <error@plt>
  4024d0:	stp	x29, x30, [sp, #-112]!
  4024d4:	mov	x29, sp
  4024d8:	stp	x19, x20, [sp, #16]
  4024dc:	stp	x21, x22, [sp, #32]
  4024e0:	stp	x23, x24, [sp, #48]
  4024e4:	stp	x25, x26, [sp, #64]
  4024e8:	mov	x24, x0
  4024ec:	mov	x25, x1
  4024f0:	cbz	x0, 402700 <ferror@plt+0x1360>
  4024f4:	ldrb	w0, [x0]
  4024f8:	cbz	w0, 402700 <ferror@plt+0x1360>
  4024fc:	bl	401290 <__ctype_b_loc@plt>
  402500:	ldr	x22, [x0]
  402504:	mov	x21, x24
  402508:	b	402510 <ferror@plt+0x1170>
  40250c:	add	x21, x21, #0x1
  402510:	ldrb	w0, [x21]
  402514:	and	x1, x0, #0xff
  402518:	ldrh	w1, [x22, x1, lsl #1]
  40251c:	tbnz	w1, #13, 40250c <ferror@plt+0x116c>
  402520:	cmp	w0, #0x2d
  402524:	b.eq	4026a4 <ferror@plt+0x1304>  // b.none
  402528:	mov	w26, #0x0                   	// #0
  40252c:	cmp	w0, #0x2b
  402530:	b.eq	4026b0 <ferror@plt+0x1310>  // b.none
  402534:	ldrb	w23, [x21]
  402538:	and	x0, x23, #0xff
  40253c:	ldrh	w0, [x22, x0, lsl #1]
  402540:	tbz	w0, #11, 4026b8 <ferror@plt+0x1318>
  402544:	mov	x19, x21
  402548:	adrp	x0, 404000 <ferror@plt+0x2c60>
  40254c:	add	x0, x0, #0xfb0
  402550:	ldr	q0, [x0]
  402554:	str	q0, [sp, #80]
  402558:	adrp	x0, 404000 <ferror@plt+0x2c60>
  40255c:	add	x0, x0, #0xfc0
  402560:	ldr	q1, [x0]
  402564:	ldr	q0, [sp, #80]
  402568:	bl	403da0 <ferror@plt+0x2a00>
  40256c:	str	q0, [sp, #80]
  402570:	ldrb	w0, [x19, #1]!
  402574:	ldrh	w0, [x22, x0, lsl #1]
  402578:	tbnz	w0, #11, 402558 <ferror@plt+0x11b8>
  40257c:	mov	x20, #0x0                   	// #0
  402580:	mov	x19, #0x0                   	// #0
  402584:	sub	w0, w23, #0x30
  402588:	bl	4044f4 <ferror@plt+0x3154>
  40258c:	ldr	q1, [sp, #80]
  402590:	bl	403da0 <ferror@plt+0x2a00>
  402594:	mov	v1.16b, v0.16b
  402598:	str	x20, [sp, #96]
  40259c:	str	x19, [sp, #104]
  4025a0:	ldr	q0, [sp, #96]
  4025a4:	bl	40283c <ferror@plt+0x149c>
  4025a8:	str	q0, [sp, #96]
  4025ac:	ldr	x20, [sp, #96]
  4025b0:	ldr	x19, [sp, #104]
  4025b4:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4025b8:	add	x0, x0, #0xfc0
  4025bc:	ldr	q1, [x0]
  4025c0:	ldr	q0, [sp, #80]
  4025c4:	bl	4034ec <ferror@plt+0x214c>
  4025c8:	str	q0, [sp, #80]
  4025cc:	ldrb	w23, [x21, #1]!
  4025d0:	and	x0, x23, #0xff
  4025d4:	ldrh	w0, [x22, x0, lsl #1]
  4025d8:	tbnz	w0, #11, 402584 <ferror@plt+0x11e4>
  4025dc:	cbz	w23, 4026c4 <ferror@plt+0x1324>
  4025e0:	and	w23, w23, #0xfffffffd
  4025e4:	and	w23, w23, #0xff
  4025e8:	cmp	w23, #0x2c
  4025ec:	b.ne	4026e4 <ferror@plt+0x1344>  // b.any
  4025f0:	add	x23, x21, #0x1
  4025f4:	ldrb	w0, [x21, #1]
  4025f8:	and	x1, x0, #0xff
  4025fc:	ldrh	w1, [x22, x1, lsl #1]
  402600:	tbz	w1, #11, 40266c <ferror@plt+0x12cc>
  402604:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402608:	add	x1, x1, #0xfb0
  40260c:	ldr	q0, [x1]
  402610:	str	q0, [sp, #96]
  402614:	sub	w0, w0, #0x30
  402618:	bl	4044f4 <ferror@plt+0x3154>
  40261c:	ldr	q1, [sp, #96]
  402620:	bl	403da0 <ferror@plt+0x2a00>
  402624:	mov	v1.16b, v0.16b
  402628:	str	x20, [sp, #80]
  40262c:	str	x19, [sp, #88]
  402630:	ldr	q0, [sp, #80]
  402634:	bl	40283c <ferror@plt+0x149c>
  402638:	str	q0, [sp, #80]
  40263c:	ldr	x20, [sp, #80]
  402640:	ldr	x19, [sp, #88]
  402644:	adrp	x0, 404000 <ferror@plt+0x2c60>
  402648:	add	x0, x0, #0xfc0
  40264c:	ldr	q1, [x0]
  402650:	ldr	q0, [sp, #96]
  402654:	bl	4034ec <ferror@plt+0x214c>
  402658:	str	q0, [sp, #96]
  40265c:	ldrb	w0, [x23, #1]!
  402660:	and	x1, x0, #0xff
  402664:	ldrh	w1, [x22, x1, lsl #1]
  402668:	tbnz	w1, #11, 402614 <ferror@plt+0x1274>
  40266c:	cbnz	w0, 402700 <ferror@plt+0x1360>
  402670:	eor	x0, x19, #0x8000000000000000
  402674:	cmp	w26, #0x0
  402678:	str	x20, [sp, #80]
  40267c:	csel	x0, x0, x19, ne  // ne = any
  402680:	str	x0, [sp, #88]
  402684:	ldr	q0, [sp, #80]
  402688:	bl	404550 <ferror@plt+0x31b0>
  40268c:	ldp	x19, x20, [sp, #16]
  402690:	ldp	x21, x22, [sp, #32]
  402694:	ldp	x23, x24, [sp, #48]
  402698:	ldp	x25, x26, [sp, #64]
  40269c:	ldp	x29, x30, [sp], #112
  4026a0:	ret
  4026a4:	add	x21, x21, #0x1
  4026a8:	mov	w26, #0x1                   	// #1
  4026ac:	b	402534 <ferror@plt+0x1194>
  4026b0:	add	x21, x21, #0x1
  4026b4:	b	402534 <ferror@plt+0x1194>
  4026b8:	mov	x20, #0x0                   	// #0
  4026bc:	mov	x19, #0x0                   	// #0
  4026c0:	b	4025dc <ferror@plt+0x123c>
  4026c4:	eor	x0, x19, #0x8000000000000000
  4026c8:	cmp	w26, #0x0
  4026cc:	str	x20, [sp, #80]
  4026d0:	csel	x0, x0, x19, ne  // ne = any
  4026d4:	str	x0, [sp, #88]
  4026d8:	ldr	q0, [sp, #80]
  4026dc:	bl	404550 <ferror@plt+0x31b0>
  4026e0:	b	40268c <ferror@plt+0x12ec>
  4026e4:	mov	x4, x24
  4026e8:	mov	x3, x25
  4026ec:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4026f0:	add	x2, x2, #0xfa0
  4026f4:	mov	w1, #0x16                  	// #22
  4026f8:	mov	w0, #0x1                   	// #1
  4026fc:	bl	401140 <error@plt>
  402700:	bl	401350 <__errno_location@plt>
  402704:	mov	x4, x24
  402708:	mov	x3, x25
  40270c:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402710:	add	x2, x2, #0xfa0
  402714:	ldr	w1, [x0]
  402718:	mov	w0, #0x1                   	// #1
  40271c:	bl	401140 <error@plt>
  402720:	stp	x29, x30, [sp, #-48]!
  402724:	mov	x29, sp
  402728:	stp	x19, x20, [sp, #16]
  40272c:	str	x21, [sp, #32]
  402730:	mov	x19, x0
  402734:	bl	401180 <__fpending@plt>
  402738:	mov	x21, x0
  40273c:	mov	x0, x19
  402740:	bl	4013a0 <ferror@plt>
  402744:	mov	w20, w0
  402748:	mov	x0, x19
  40274c:	bl	4011c0 <fclose@plt>
  402750:	cbnz	w20, 40277c <ferror@plt+0x13dc>
  402754:	cbz	w0, 40276c <ferror@plt+0x13cc>
  402758:	cbnz	x21, 4027a0 <ferror@plt+0x1400>
  40275c:	bl	401350 <__errno_location@plt>
  402760:	ldr	w0, [x0]
  402764:	cmp	w0, #0x9
  402768:	csetm	w0, ne  // ne = any
  40276c:	ldp	x19, x20, [sp, #16]
  402770:	ldr	x21, [sp, #32]
  402774:	ldp	x29, x30, [sp], #48
  402778:	ret
  40277c:	cbnz	w0, 4027a8 <ferror@plt+0x1408>
  402780:	bl	401350 <__errno_location@plt>
  402784:	mov	x1, x0
  402788:	ldr	w2, [x0]
  40278c:	mov	w0, #0xffffffff            	// #-1
  402790:	cmp	w2, #0x20
  402794:	b.eq	40276c <ferror@plt+0x13cc>  // b.none
  402798:	str	wzr, [x1]
  40279c:	b	40276c <ferror@plt+0x13cc>
  4027a0:	mov	w0, #0xffffffff            	// #-1
  4027a4:	b	40276c <ferror@plt+0x13cc>
  4027a8:	mov	w0, #0xffffffff            	// #-1
  4027ac:	b	40276c <ferror@plt+0x13cc>
  4027b0:	stp	x29, x30, [sp, #-32]!
  4027b4:	mov	x29, sp
  4027b8:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4027bc:	ldr	x0, [x0, #384]
  4027c0:	bl	402720 <ferror@plt+0x1380>
  4027c4:	cbz	w0, 4027e4 <ferror@plt+0x1444>
  4027c8:	str	x19, [sp, #16]
  4027cc:	bl	401350 <__errno_location@plt>
  4027d0:	mov	x19, x0
  4027d4:	ldr	w0, [x0]
  4027d8:	cmp	w0, #0x20
  4027dc:	b.ne	4027fc <ferror@plt+0x145c>  // b.any
  4027e0:	ldr	x19, [sp, #16]
  4027e4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4027e8:	ldr	x0, [x0, #368]
  4027ec:	bl	402720 <ferror@plt+0x1380>
  4027f0:	cbnz	w0, 402830 <ferror@plt+0x1490>
  4027f4:	ldp	x29, x30, [sp], #32
  4027f8:	ret
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402804:	add	x1, x1, #0xfd0
  402808:	mov	x0, #0x0                   	// #0
  40280c:	bl	401320 <dcgettext@plt>
  402810:	mov	x3, x0
  402814:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402818:	add	x2, x2, #0xfe0
  40281c:	ldr	w1, [x19]
  402820:	mov	w0, #0x0                   	// #0
  402824:	bl	401140 <error@plt>
  402828:	mov	w0, #0x1                   	// #1
  40282c:	bl	401110 <_exit@plt>
  402830:	str	x19, [sp, #16]
  402834:	mov	w0, #0x1                   	// #1
  402838:	bl	401110 <_exit@plt>
  40283c:	stp	x29, x30, [sp, #-32]!
  402840:	mov	x29, sp
  402844:	str	q0, [sp, #16]
  402848:	ldr	x6, [sp, #16]
  40284c:	ldr	x4, [sp, #24]
  402850:	str	q1, [sp, #16]
  402854:	ldr	x7, [sp, #16]
  402858:	ldr	x0, [sp, #24]
  40285c:	mrs	x11, fpcr
  402860:	ubfx	x5, x4, #48, #15
  402864:	mov	x9, x5
  402868:	lsr	x10, x4, #63
  40286c:	ubfiz	x1, x4, #3, #48
  402870:	orr	x1, x1, x6, lsr #61
  402874:	lsl	x3, x6, #3
  402878:	ubfx	x8, x0, #48, #15
  40287c:	mov	x13, x8
  402880:	lsr	x14, x0, #63
  402884:	ubfiz	x0, x0, #3, #48
  402888:	orr	x2, x0, x7, lsr #61
  40288c:	lsl	x12, x7, #3
  402890:	cmp	x14, x4, lsr #63
  402894:	b.eq	4028dc <ferror@plt+0x153c>  // b.none
  402898:	sub	w0, w5, w8
  40289c:	cmp	w0, #0x0
  4028a0:	b.le	402e44 <ferror@plt+0x1aa4>
  4028a4:	cbnz	x8, 402d34 <ferror@plt+0x1994>
  4028a8:	orr	x4, x2, x12
  4028ac:	cbz	x4, 402cfc <ferror@plt+0x195c>
  4028b0:	subs	w0, w0, #0x1
  4028b4:	b.eq	402d24 <ferror@plt+0x1984>  // b.none
  4028b8:	mov	x4, #0x7fff                	// #32767
  4028bc:	cmp	x5, x4
  4028c0:	b.ne	402d44 <ferror@plt+0x19a4>  // b.any
  4028c4:	orr	x0, x1, x3
  4028c8:	cbz	x0, 403444 <ferror@plt+0x20a4>
  4028cc:	lsr	x0, x1, #50
  4028d0:	eor	x0, x0, #0x1
  4028d4:	and	w0, w0, #0x1
  4028d8:	b	4032f0 <ferror@plt+0x1f50>
  4028dc:	sub	w0, w5, w8
  4028e0:	cmp	w0, #0x0
  4028e4:	b.le	402a20 <ferror@plt+0x1680>
  4028e8:	cbnz	x8, 402954 <ferror@plt+0x15b4>
  4028ec:	orr	x4, x2, x12
  4028f0:	cbz	x4, 402920 <ferror@plt+0x1580>
  4028f4:	subs	w0, w0, #0x1
  4028f8:	b.eq	402948 <ferror@plt+0x15a8>  // b.none
  4028fc:	mov	x4, #0x7fff                	// #32767
  402900:	cmp	x5, x4
  402904:	b.ne	402964 <ferror@plt+0x15c4>  // b.any
  402908:	orr	x0, x1, x3
  40290c:	cbz	x0, 403390 <ferror@plt+0x1ff0>
  402910:	lsr	x0, x1, #50
  402914:	eor	x0, x0, #0x1
  402918:	and	w0, w0, #0x1
  40291c:	b	4032f0 <ferror@plt+0x1f50>
  402920:	mov	x4, x3
  402924:	mov	x0, #0x7fff                	// #32767
  402928:	cmp	x5, x0
  40292c:	b.ne	4031b4 <ferror@plt+0x1e14>  // b.any
  402930:	orr	x0, x1, x3
  402934:	cbz	x0, 403380 <ferror@plt+0x1fe0>
  402938:	lsr	x0, x1, #50
  40293c:	eor	x0, x0, #0x1
  402940:	and	w0, w0, #0x1
  402944:	b	4032f0 <ferror@plt+0x1f50>
  402948:	adds	x4, x3, x12
  40294c:	adc	x1, x2, x1
  402950:	b	4029a4 <ferror@plt+0x1604>
  402954:	orr	x2, x2, #0x8000000000000
  402958:	mov	x4, #0x7fff                	// #32767
  40295c:	cmp	x5, x4
  402960:	b.eq	4029d4 <ferror@plt+0x1634>  // b.none
  402964:	cmp	w0, #0x74
  402968:	b.gt	40333c <ferror@plt+0x1f9c>
  40296c:	cmp	w0, #0x3f
  402970:	b.gt	4029ec <ferror@plt+0x164c>
  402974:	mov	w5, #0x40                  	// #64
  402978:	sub	w5, w5, w0
  40297c:	lsl	x4, x2, x5
  402980:	lsr	x6, x12, x0
  402984:	orr	x4, x4, x6
  402988:	lsl	x5, x12, x5
  40298c:	cmp	x5, #0x0
  402990:	cset	x5, ne  // ne = any
  402994:	orr	x4, x4, x5
  402998:	lsr	x0, x2, x0
  40299c:	adds	x4, x4, x3
  4029a0:	adc	x1, x0, x1
  4029a4:	tbz	x1, #51, 4031b4 <ferror@plt+0x1e14>
  4029a8:	add	x9, x9, #0x1
  4029ac:	mov	x0, #0x7fff                	// #32767
  4029b0:	cmp	x9, x0
  4029b4:	b.eq	402cc4 <ferror@plt+0x1924>  // b.none
  4029b8:	and	x0, x1, #0xfff7ffffffffffff
  4029bc:	and	x3, x4, #0x1
  4029c0:	orr	x3, x3, x4, lsr #1
  4029c4:	orr	x3, x3, x1, lsl #63
  4029c8:	lsr	x1, x0, #1
  4029cc:	mov	w0, #0x0                   	// #0
  4029d0:	b	4032f0 <ferror@plt+0x1f50>
  4029d4:	orr	x0, x1, x3
  4029d8:	cbz	x0, 4033a0 <ferror@plt+0x2000>
  4029dc:	lsr	x0, x1, #50
  4029e0:	eor	x0, x0, #0x1
  4029e4:	and	w0, w0, #0x1
  4029e8:	b	4032f0 <ferror@plt+0x1f50>
  4029ec:	sub	w4, w0, #0x40
  4029f0:	lsr	x4, x2, x4
  4029f4:	mov	w5, #0x80                  	// #128
  4029f8:	sub	w5, w5, w0
  4029fc:	lsl	x2, x2, x5
  402a00:	cmp	w0, #0x40
  402a04:	csel	x0, x2, xzr, ne  // ne = any
  402a08:	orr	x12, x0, x12
  402a0c:	cmp	x12, #0x0
  402a10:	cset	x0, ne  // ne = any
  402a14:	orr	x4, x4, x0
  402a18:	mov	x0, #0x0                   	// #0
  402a1c:	b	40299c <ferror@plt+0x15fc>
  402a20:	tbnz	w0, #31, 402a64 <ferror@plt+0x16c4>
  402a24:	add	x0, x5, #0x1
  402a28:	tst	x0, #0x7ffe
  402a2c:	b.ne	402c64 <ferror@plt+0x18c4>  // b.any
  402a30:	cbnz	x5, 402bb0 <ferror@plt+0x1810>
  402a34:	orr	x0, x1, x3
  402a38:	cbz	x0, 403330 <ferror@plt+0x1f90>
  402a3c:	orr	x0, x2, x12
  402a40:	cbz	x0, 4034a4 <ferror@plt+0x2104>
  402a44:	adds	x4, x3, x12
  402a48:	adc	x1, x2, x1
  402a4c:	tbz	x1, #51, 4031b8 <ferror@plt+0x1e18>
  402a50:	and	x1, x1, #0xfff7ffffffffffff
  402a54:	mov	x3, x4
  402a58:	mov	x9, #0x1                   	// #1
  402a5c:	mov	w0, #0x0                   	// #0
  402a60:	b	4032f0 <ferror@plt+0x1f50>
  402a64:	cbnz	x5, 402afc <ferror@plt+0x175c>
  402a68:	orr	x4, x1, x3
  402a6c:	cbz	x4, 402aac <ferror@plt+0x170c>
  402a70:	cmn	w0, #0x1
  402a74:	b.eq	402aec <ferror@plt+0x174c>  // b.none
  402a78:	mvn	w0, w0
  402a7c:	mov	x4, #0x7fff                	// #32767
  402a80:	cmp	x8, x4
  402a84:	b.ne	402b10 <ferror@plt+0x1770>  // b.any
  402a88:	orr	x3, x2, x12
  402a8c:	cbz	x3, 4033bc <ferror@plt+0x201c>
  402a90:	lsr	x0, x2, #50
  402a94:	eor	x0, x0, #0x1
  402a98:	and	w0, w0, #0x1
  402a9c:	mov	x1, x2
  402aa0:	mov	x3, x12
  402aa4:	mov	x9, x8
  402aa8:	b	4032f0 <ferror@plt+0x1f50>
  402aac:	mov	x0, #0x7fff                	// #32767
  402ab0:	cmp	x8, x0
  402ab4:	b.eq	402ac8 <ferror@plt+0x1728>  // b.none
  402ab8:	mov	x1, x2
  402abc:	mov	x4, x12
  402ac0:	mov	x9, x8
  402ac4:	b	4031b4 <ferror@plt+0x1e14>
  402ac8:	orr	x3, x2, x12
  402acc:	cbz	x3, 4033b0 <ferror@plt+0x2010>
  402ad0:	lsr	x0, x2, #50
  402ad4:	eor	x0, x0, #0x1
  402ad8:	and	w0, w0, #0x1
  402adc:	mov	x1, x2
  402ae0:	mov	x3, x12
  402ae4:	mov	x9, x8
  402ae8:	b	4032f0 <ferror@plt+0x1f50>
  402aec:	adds	x4, x3, x12
  402af0:	adc	x1, x2, x1
  402af4:	mov	x9, x8
  402af8:	b	4029a4 <ferror@plt+0x1604>
  402afc:	neg	w0, w0
  402b00:	orr	x1, x1, #0x8000000000000
  402b04:	mov	x4, #0x7fff                	// #32767
  402b08:	cmp	x8, x4
  402b0c:	b.eq	402b58 <ferror@plt+0x17b8>  // b.none
  402b10:	cmp	w0, #0x74
  402b14:	b.gt	403348 <ferror@plt+0x1fa8>
  402b18:	cmp	w0, #0x3f
  402b1c:	b.gt	402b7c <ferror@plt+0x17dc>
  402b20:	mov	w5, #0x40                  	// #64
  402b24:	sub	w5, w5, w0
  402b28:	lsl	x4, x1, x5
  402b2c:	lsr	x6, x3, x0
  402b30:	orr	x4, x4, x6
  402b34:	lsl	x3, x3, x5
  402b38:	cmp	x3, #0x0
  402b3c:	cset	x3, ne  // ne = any
  402b40:	orr	x4, x4, x3
  402b44:	lsr	x1, x1, x0
  402b48:	adds	x4, x4, x12
  402b4c:	adc	x1, x1, x2
  402b50:	mov	x9, x13
  402b54:	b	4029a4 <ferror@plt+0x1604>
  402b58:	orr	x3, x2, x12
  402b5c:	cbz	x3, 4033c8 <ferror@plt+0x2028>
  402b60:	lsr	x0, x2, #50
  402b64:	eor	x0, x0, #0x1
  402b68:	and	w0, w0, #0x1
  402b6c:	mov	x1, x2
  402b70:	mov	x3, x12
  402b74:	mov	x9, x8
  402b78:	b	4032f0 <ferror@plt+0x1f50>
  402b7c:	sub	w4, w0, #0x40
  402b80:	lsr	x4, x1, x4
  402b84:	mov	w5, #0x80                  	// #128
  402b88:	sub	w5, w5, w0
  402b8c:	lsl	x1, x1, x5
  402b90:	cmp	w0, #0x40
  402b94:	csel	x0, x1, xzr, ne  // ne = any
  402b98:	orr	x3, x0, x3
  402b9c:	cmp	x3, #0x0
  402ba0:	cset	x0, ne  // ne = any
  402ba4:	orr	x4, x4, x0
  402ba8:	mov	x1, #0x0                   	// #0
  402bac:	b	402b48 <ferror@plt+0x17a8>
  402bb0:	mov	x0, #0x7fff                	// #32767
  402bb4:	cmp	x5, x0
  402bb8:	b.eq	402c14 <ferror@plt+0x1874>  // b.none
  402bbc:	mov	w0, #0x0                   	// #0
  402bc0:	mov	x4, #0x7fff                	// #32767
  402bc4:	cmp	x8, x4
  402bc8:	b.eq	402c34 <ferror@plt+0x1894>  // b.none
  402bcc:	orr	x4, x1, x3
  402bd0:	cbz	x4, 403320 <ferror@plt+0x1f80>
  402bd4:	orr	x12, x2, x12
  402bd8:	mov	x9, #0x7fff                	// #32767
  402bdc:	cbz	x12, 4032f0 <ferror@plt+0x1f50>
  402be0:	bfi	x6, x1, #61, #3
  402be4:	lsr	x3, x1, #3
  402be8:	tbz	x1, #50, 402c04 <ferror@plt+0x1864>
  402bec:	lsr	x1, x2, #3
  402bf0:	tbnz	x2, #50, 402c04 <ferror@plt+0x1864>
  402bf4:	mov	x6, x7
  402bf8:	bfi	x6, x2, #61, #3
  402bfc:	mov	x3, x1
  402c00:	mov	x10, x14
  402c04:	extr	x1, x3, x6, #61
  402c08:	lsl	x3, x6, #3
  402c0c:	mov	x9, #0x7fff                	// #32767
  402c10:	b	4032f0 <ferror@plt+0x1f50>
  402c14:	orr	x0, x1, x3
  402c18:	cbz	x0, 4034d0 <ferror@plt+0x2130>
  402c1c:	lsr	x0, x1, #50
  402c20:	eor	x0, x0, #0x1
  402c24:	and	w0, w0, #0x1
  402c28:	mov	x4, #0x7fff                	// #32767
  402c2c:	cmp	x8, x4
  402c30:	b.ne	402bd4 <ferror@plt+0x1834>  // b.any
  402c34:	orr	x4, x2, x12
  402c38:	cbz	x4, 402bcc <ferror@plt+0x182c>
  402c3c:	tst	x2, #0x4000000000000
  402c40:	csinc	w0, w0, wzr, ne  // ne = any
  402c44:	orr	x3, x1, x3
  402c48:	cbnz	x3, 402be0 <ferror@plt+0x1840>
  402c4c:	mov	x1, x2
  402c50:	mov	x3, x12
  402c54:	mov	x9, #0x7fff                	// #32767
  402c58:	b	4032f0 <ferror@plt+0x1f50>
  402c5c:	mov	w0, #0x0                   	// #0
  402c60:	b	402c34 <ferror@plt+0x1894>
  402c64:	mov	x4, #0x7fff                	// #32767
  402c68:	cmp	x0, x4
  402c6c:	b.eq	402c8c <ferror@plt+0x18ec>  // b.none
  402c70:	adds	x3, x3, x12
  402c74:	adc	x1, x2, x1
  402c78:	extr	x3, x1, x3, #1
  402c7c:	lsr	x1, x1, #1
  402c80:	mov	x9, x0
  402c84:	mov	w0, #0x0                   	// #0
  402c88:	b	4032f0 <ferror@plt+0x1f50>
  402c8c:	ands	x3, x11, #0xc00000
  402c90:	b.eq	4033d4 <ferror@plt+0x2034>  // b.none
  402c94:	cmp	x3, #0x400, lsl #12
  402c98:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402c9c:	b.eq	4033e0 <ferror@plt+0x2040>  // b.none
  402ca0:	cmp	x3, #0x800, lsl #12
  402ca4:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402ca8:	b.ne	4033f4 <ferror@plt+0x2054>  // b.any
  402cac:	mov	w4, #0x0                   	// #0
  402cb0:	mov	x1, #0xffffffffffffffff    	// #-1
  402cb4:	mov	x3, x1
  402cb8:	mov	x9, #0x7ffe                	// #32766
  402cbc:	mov	w0, #0x14                  	// #20
  402cc0:	b	4032fc <ferror@plt+0x1f5c>
  402cc4:	ands	x3, x11, #0xc00000
  402cc8:	b.eq	403404 <ferror@plt+0x2064>  // b.none
  402ccc:	cmp	x3, #0x400, lsl #12
  402cd0:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402cd4:	b.eq	403410 <ferror@plt+0x2070>  // b.none
  402cd8:	cmp	x3, #0x800, lsl #12
  402cdc:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402ce0:	b.ne	403424 <ferror@plt+0x2084>  // b.any
  402ce4:	mov	w4, #0x0                   	// #0
  402ce8:	mov	x1, #0xffffffffffffffff    	// #-1
  402cec:	mov	x3, x1
  402cf0:	mov	x9, #0x7ffe                	// #32766
  402cf4:	mov	w0, #0x14                  	// #20
  402cf8:	b	4032fc <ferror@plt+0x1f5c>
  402cfc:	mov	x4, x3
  402d00:	mov	x0, #0x7fff                	// #32767
  402d04:	cmp	x5, x0
  402d08:	b.ne	4031b4 <ferror@plt+0x1e14>  // b.any
  402d0c:	orr	x0, x1, x3
  402d10:	cbz	x0, 403434 <ferror@plt+0x2094>
  402d14:	lsr	x0, x1, #50
  402d18:	eor	x0, x0, #0x1
  402d1c:	and	w0, w0, #0x1
  402d20:	b	4032f0 <ferror@plt+0x1f50>
  402d24:	sub	x4, x3, x12
  402d28:	cmp	x3, x4
  402d2c:	sbc	x1, x1, x2
  402d30:	b	402d88 <ferror@plt+0x19e8>
  402d34:	orr	x2, x2, #0x8000000000000
  402d38:	mov	x4, #0x7fff                	// #32767
  402d3c:	cmp	x5, x4
  402d40:	b.eq	402df8 <ferror@plt+0x1a58>  // b.none
  402d44:	cmp	w0, #0x74
  402d48:	b.gt	403354 <ferror@plt+0x1fb4>
  402d4c:	cmp	w0, #0x3f
  402d50:	b.gt	402e10 <ferror@plt+0x1a70>
  402d54:	mov	w5, #0x40                  	// #64
  402d58:	sub	w5, w5, w0
  402d5c:	lsl	x4, x2, x5
  402d60:	lsr	x6, x12, x0
  402d64:	orr	x4, x4, x6
  402d68:	lsl	x12, x12, x5
  402d6c:	cmp	x12, #0x0
  402d70:	cset	x5, ne  // ne = any
  402d74:	orr	x4, x4, x5
  402d78:	lsr	x0, x2, x0
  402d7c:	sub	x4, x3, x4
  402d80:	cmp	x3, x4
  402d84:	sbc	x1, x1, x0
  402d88:	tbz	x1, #51, 4031b4 <ferror@plt+0x1e14>
  402d8c:	and	x5, x1, #0x7ffffffffffff
  402d90:	cbz	x5, 403158 <ferror@plt+0x1db8>
  402d94:	clz	x0, x5
  402d98:	sub	w0, w0, #0xc
  402d9c:	lsl	x5, x5, x0
  402da0:	neg	w1, w0
  402da4:	lsr	x1, x4, x1
  402da8:	orr	x1, x1, x5
  402dac:	lsl	x5, x4, x0
  402db0:	sxtw	x2, w0
  402db4:	cmp	x9, w0, sxtw
  402db8:	b.gt	4031a8 <ferror@plt+0x1e08>
  402dbc:	sub	w9, w0, w9
  402dc0:	add	w6, w9, #0x1
  402dc4:	cmp	w6, #0x3f
  402dc8:	b.gt	403174 <ferror@plt+0x1dd4>
  402dcc:	mov	w0, #0x40                  	// #64
  402dd0:	sub	w0, w0, w6
  402dd4:	lsl	x4, x1, x0
  402dd8:	lsr	x2, x5, x6
  402ddc:	orr	x4, x4, x2
  402de0:	lsl	x5, x5, x0
  402de4:	cmp	x5, #0x0
  402de8:	cset	x3, ne  // ne = any
  402dec:	orr	x4, x4, x3
  402df0:	lsr	x1, x1, x6
  402df4:	b	4031b8 <ferror@plt+0x1e18>
  402df8:	orr	x0, x1, x3
  402dfc:	cbz	x0, 403454 <ferror@plt+0x20b4>
  402e00:	lsr	x0, x1, #50
  402e04:	eor	x0, x0, #0x1
  402e08:	and	w0, w0, #0x1
  402e0c:	b	4032f0 <ferror@plt+0x1f50>
  402e10:	sub	w4, w0, #0x40
  402e14:	lsr	x4, x2, x4
  402e18:	mov	w5, #0x80                  	// #128
  402e1c:	sub	w5, w5, w0
  402e20:	lsl	x2, x2, x5
  402e24:	cmp	w0, #0x40
  402e28:	csel	x2, x2, xzr, ne  // ne = any
  402e2c:	orr	x12, x2, x12
  402e30:	cmp	x12, #0x0
  402e34:	cset	x0, ne  // ne = any
  402e38:	orr	x4, x4, x0
  402e3c:	mov	x0, #0x0                   	// #0
  402e40:	b	402d7c <ferror@plt+0x19dc>
  402e44:	tbnz	w0, #31, 402e8c <ferror@plt+0x1aec>
  402e48:	add	x0, x5, #0x1
  402e4c:	ands	x4, x0, #0x7ffe
  402e50:	b.ne	403118 <ferror@plt+0x1d78>  // b.any
  402e54:	cbnz	x5, 403030 <ferror@plt+0x1c90>
  402e58:	orr	x0, x1, x3
  402e5c:	cbz	x0, 402ff8 <ferror@plt+0x1c58>
  402e60:	orr	x0, x2, x12
  402e64:	cbz	x0, 4034a4 <ferror@plt+0x2104>
  402e68:	sub	x0, x3, x12
  402e6c:	cmp	x3, x0
  402e70:	sbc	x5, x1, x2
  402e74:	tbz	x5, #51, 403014 <ferror@plt+0x1c74>
  402e78:	sub	x4, x12, x3
  402e7c:	cmp	x12, x4
  402e80:	sbc	x1, x2, x1
  402e84:	mov	x10, x14
  402e88:	b	4031b8 <ferror@plt+0x1e18>
  402e8c:	cbnz	x5, 402f38 <ferror@plt+0x1b98>
  402e90:	orr	x4, x1, x3
  402e94:	cbz	x4, 402ed8 <ferror@plt+0x1b38>
  402e98:	cmn	w0, #0x1
  402e9c:	b.eq	402f20 <ferror@plt+0x1b80>  // b.none
  402ea0:	mvn	w0, w0
  402ea4:	mov	x4, #0x7fff                	// #32767
  402ea8:	cmp	x8, x4
  402eac:	b.ne	402f4c <ferror@plt+0x1bac>  // b.any
  402eb0:	orr	x3, x2, x12
  402eb4:	cbz	x3, 403478 <ferror@plt+0x20d8>
  402eb8:	lsr	x0, x2, #50
  402ebc:	eor	x0, x0, #0x1
  402ec0:	and	w0, w0, #0x1
  402ec4:	mov	x1, x2
  402ec8:	mov	x3, x12
  402ecc:	mov	x9, x8
  402ed0:	mov	x10, x14
  402ed4:	b	4032f0 <ferror@plt+0x1f50>
  402ed8:	mov	x0, #0x7fff                	// #32767
  402edc:	cmp	x8, x0
  402ee0:	b.eq	402ef8 <ferror@plt+0x1b58>  // b.none
  402ee4:	mov	x1, x2
  402ee8:	mov	x4, x12
  402eec:	mov	x9, x8
  402ef0:	mov	x10, x14
  402ef4:	b	4031b4 <ferror@plt+0x1e14>
  402ef8:	orr	x3, x2, x12
  402efc:	cbz	x3, 403468 <ferror@plt+0x20c8>
  402f00:	lsr	x0, x2, #50
  402f04:	eor	x0, x0, #0x1
  402f08:	and	w0, w0, #0x1
  402f0c:	mov	x1, x2
  402f10:	mov	x3, x12
  402f14:	mov	x9, x8
  402f18:	mov	x10, x14
  402f1c:	b	4032f0 <ferror@plt+0x1f50>
  402f20:	sub	x4, x12, x3
  402f24:	cmp	x12, x4
  402f28:	sbc	x1, x2, x1
  402f2c:	mov	x9, x8
  402f30:	mov	x10, x14
  402f34:	b	402d88 <ferror@plt+0x19e8>
  402f38:	neg	w0, w0
  402f3c:	orr	x1, x1, #0x8000000000000
  402f40:	mov	x4, #0x7fff                	// #32767
  402f44:	cmp	x8, x4
  402f48:	b.eq	402f9c <ferror@plt+0x1bfc>  // b.none
  402f4c:	cmp	w0, #0x74
  402f50:	b.gt	403360 <ferror@plt+0x1fc0>
  402f54:	cmp	w0, #0x3f
  402f58:	b.gt	402fc4 <ferror@plt+0x1c24>
  402f5c:	mov	w5, #0x40                  	// #64
  402f60:	sub	w5, w5, w0
  402f64:	lsl	x4, x1, x5
  402f68:	lsr	x6, x3, x0
  402f6c:	orr	x4, x4, x6
  402f70:	lsl	x3, x3, x5
  402f74:	cmp	x3, #0x0
  402f78:	cset	x3, ne  // ne = any
  402f7c:	orr	x4, x4, x3
  402f80:	lsr	x1, x1, x0
  402f84:	sub	x4, x12, x4
  402f88:	cmp	x12, x4
  402f8c:	sbc	x1, x2, x1
  402f90:	mov	x9, x13
  402f94:	mov	x10, x14
  402f98:	b	402d88 <ferror@plt+0x19e8>
  402f9c:	orr	x3, x2, x12
  402fa0:	cbz	x3, 403488 <ferror@plt+0x20e8>
  402fa4:	lsr	x0, x2, #50
  402fa8:	eor	x0, x0, #0x1
  402fac:	and	w0, w0, #0x1
  402fb0:	mov	x1, x2
  402fb4:	mov	x3, x12
  402fb8:	mov	x9, x8
  402fbc:	mov	x10, x14
  402fc0:	b	4032f0 <ferror@plt+0x1f50>
  402fc4:	sub	w4, w0, #0x40
  402fc8:	lsr	x4, x1, x4
  402fcc:	mov	w5, #0x80                  	// #128
  402fd0:	sub	w5, w5, w0
  402fd4:	lsl	x1, x1, x5
  402fd8:	cmp	w0, #0x40
  402fdc:	csel	x0, x1, xzr, ne  // ne = any
  402fe0:	orr	x3, x0, x3
  402fe4:	cmp	x3, #0x0
  402fe8:	cset	x0, ne  // ne = any
  402fec:	orr	x4, x4, x0
  402ff0:	mov	x1, #0x0                   	// #0
  402ff4:	b	402f84 <ferror@plt+0x1be4>
  402ff8:	orr	x4, x2, x12
  402ffc:	cbnz	x4, 403498 <ferror@plt+0x20f8>
  403000:	and	x0, x11, #0xc00000
  403004:	cmp	x0, #0x800, lsl #12
  403008:	cset	x10, eq  // eq = none
  40300c:	mov	x1, x4
  403010:	b	4031b8 <ferror@plt+0x1e18>
  403014:	orr	x4, x0, x5
  403018:	cbnz	x4, 4034c4 <ferror@plt+0x2124>
  40301c:	and	x0, x11, #0xc00000
  403020:	cmp	x0, #0x800, lsl #12
  403024:	cset	x10, eq  // eq = none
  403028:	mov	x1, x4
  40302c:	b	4031b8 <ferror@plt+0x1e18>
  403030:	mov	x0, #0x7fff                	// #32767
  403034:	cmp	x5, x0
  403038:	b.eq	403070 <ferror@plt+0x1cd0>  // b.none
  40303c:	mov	w0, #0x0                   	// #0
  403040:	mov	x5, #0x7fff                	// #32767
  403044:	cmp	x8, x5
  403048:	b.eq	4030c4 <ferror@plt+0x1d24>  // b.none
  40304c:	orr	x5, x1, x3
  403050:	cbnz	x5, 403090 <ferror@plt+0x1cf0>
  403054:	orr	x1, x2, x12
  403058:	cbnz	x1, 4030f0 <ferror@plt+0x1d50>
  40305c:	mov	x10, x4
  403060:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  403064:	mov	x3, #0xfffffffffffffff8    	// #-8
  403068:	mov	w0, #0x1                   	// #1
  40306c:	b	403460 <ferror@plt+0x20c0>
  403070:	orr	x0, x1, x3
  403074:	cbz	x0, 40336c <ferror@plt+0x1fcc>
  403078:	lsr	x0, x1, #50
  40307c:	eor	x0, x0, #0x1
  403080:	and	w0, w0, #0x1
  403084:	mov	x5, #0x7fff                	// #32767
  403088:	cmp	x8, x5
  40308c:	b.eq	4030c4 <ferror@plt+0x1d24>  // b.none
  403090:	orr	x12, x2, x12
  403094:	mov	x9, #0x7fff                	// #32767
  403098:	cbz	x12, 4032f0 <ferror@plt+0x1f50>
  40309c:	lsr	x3, x1, #3
  4030a0:	tbz	x1, #50, 403104 <ferror@plt+0x1d64>
  4030a4:	lsr	x4, x2, #3
  4030a8:	tbnz	x2, #50, 403104 <ferror@plt+0x1d64>
  4030ac:	mov	x6, x7
  4030b0:	bfi	x6, x2, #61, #3
  4030b4:	mov	x3, x4
  4030b8:	mov	x10, x14
  4030bc:	b	403108 <ferror@plt+0x1d68>
  4030c0:	mov	w0, #0x0                   	// #0
  4030c4:	orr	x5, x2, x12
  4030c8:	cbz	x5, 40304c <ferror@plt+0x1cac>
  4030cc:	tst	x2, #0x4000000000000
  4030d0:	csinc	w0, w0, wzr, ne  // ne = any
  4030d4:	orr	x4, x1, x3
  4030d8:	cbnz	x4, 403090 <ferror@plt+0x1cf0>
  4030dc:	mov	x1, x2
  4030e0:	mov	x3, x12
  4030e4:	mov	x10, x14
  4030e8:	mov	x9, #0x7fff                	// #32767
  4030ec:	b	4032f0 <ferror@plt+0x1f50>
  4030f0:	mov	x1, x2
  4030f4:	mov	x3, x12
  4030f8:	mov	x10, x14
  4030fc:	mov	x9, #0x7fff                	// #32767
  403100:	b	4032f0 <ferror@plt+0x1f50>
  403104:	bfi	x6, x1, #61, #3
  403108:	extr	x1, x3, x6, #61
  40310c:	lsl	x3, x6, #3
  403110:	mov	x9, #0x7fff                	// #32767
  403114:	b	4032f0 <ferror@plt+0x1f50>
  403118:	sub	x4, x3, x12
  40311c:	cmp	x3, x4
  403120:	sbc	x5, x1, x2
  403124:	tbnz	x5, #51, 403144 <ferror@plt+0x1da4>
  403128:	orr	x1, x4, x5
  40312c:	cbnz	x1, 402d90 <ferror@plt+0x19f0>
  403130:	and	x0, x11, #0xc00000
  403134:	cmp	x0, #0x800, lsl #12
  403138:	cset	x10, eq  // eq = none
  40313c:	mov	x4, x1
  403140:	b	4031b8 <ferror@plt+0x1e18>
  403144:	sub	x4, x12, x3
  403148:	cmp	x12, x4
  40314c:	sbc	x5, x2, x1
  403150:	mov	x10, x14
  403154:	b	402d90 <ferror@plt+0x19f0>
  403158:	clz	x1, x4
  40315c:	add	w0, w1, #0x34
  403160:	cmp	w0, #0x3f
  403164:	b.le	402d9c <ferror@plt+0x19fc>
  403168:	sub	w1, w1, #0xc
  40316c:	lsl	x1, x4, x1
  403170:	b	402db0 <ferror@plt+0x1a10>
  403174:	sub	w9, w9, #0x3f
  403178:	lsr	x0, x1, x9
  40317c:	mov	w2, #0x80                  	// #128
  403180:	sub	w2, w2, w6
  403184:	lsl	x1, x1, x2
  403188:	cmp	w6, #0x40
  40318c:	csel	x2, x1, xzr, ne  // ne = any
  403190:	orr	x2, x5, x2
  403194:	cmp	x2, #0x0
  403198:	cset	x4, ne  // ne = any
  40319c:	orr	x4, x0, x4
  4031a0:	mov	x1, #0x0                   	// #0
  4031a4:	b	4031b8 <ferror@plt+0x1e18>
  4031a8:	sub	x9, x9, x2
  4031ac:	and	x1, x1, #0xfff7ffffffffffff
  4031b0:	mov	x4, x5
  4031b4:	cbnz	x9, 4032e8 <ferror@plt+0x1f48>
  4031b8:	orr	x3, x4, x1
  4031bc:	cbnz	x3, 4034a8 <ferror@plt+0x2108>
  4031c0:	mov	x1, x3
  4031c4:	mov	x9, #0x0                   	// #0
  4031c8:	mov	w0, #0x0                   	// #0
  4031cc:	b	403200 <ferror@plt+0x1e60>
  4031d0:	mov	x3, x4
  4031d4:	mov	w4, #0x1                   	// #1
  4031d8:	mov	x9, #0x0                   	// #0
  4031dc:	mov	w0, #0x0                   	// #0
  4031e0:	b	4032fc <ferror@plt+0x1f5c>
  4031e4:	and	x2, x3, #0xf
  4031e8:	cmp	x2, #0x4
  4031ec:	b.eq	4031f8 <ferror@plt+0x1e58>  // b.none
  4031f0:	adds	x3, x3, #0x4
  4031f4:	cinc	x1, x1, cs  // cs = hs, nlast
  4031f8:	cbz	w4, 403200 <ferror@plt+0x1e60>
  4031fc:	orr	w0, w0, #0x8
  403200:	tbz	x1, #51, 4032ac <ferror@plt+0x1f0c>
  403204:	add	x9, x9, #0x1
  403208:	mov	x2, #0x7fff                	// #32767
  40320c:	cmp	x9, x2
  403210:	b.eq	403278 <ferror@plt+0x1ed8>  // b.none
  403214:	and	x2, x1, #0xfff7ffffffffffff
  403218:	extr	x4, x1, x3, #3
  40321c:	lsr	x1, x2, #3
  403220:	mov	x3, #0x0                   	// #0
  403224:	mov	x2, x4
  403228:	bfxil	x3, x1, #0, #48
  40322c:	bfi	x3, x9, #48, #15
  403230:	bfi	x3, x10, #63, #1
  403234:	stp	x2, x3, [sp, #16]
  403238:	cbnz	w0, 4032e0 <ferror@plt+0x1f40>
  40323c:	ldr	q0, [sp, #16]
  403240:	ldp	x29, x30, [sp], #32
  403244:	ret
  403248:	cbnz	x10, 4031f8 <ferror@plt+0x1e58>
  40324c:	adds	x3, x3, #0x8
  403250:	cinc	x1, x1, cs  // cs = hs, nlast
  403254:	b	4031f8 <ferror@plt+0x1e58>
  403258:	cbz	x10, 4031f8 <ferror@plt+0x1e58>
  40325c:	adds	x3, x3, #0x8
  403260:	cinc	x1, x1, cs  // cs = hs, nlast
  403264:	b	4031f8 <ferror@plt+0x1e58>
  403268:	mov	x3, x4
  40326c:	mov	x9, #0x0                   	// #0
  403270:	mov	w0, #0x0                   	// #0
  403274:	b	4031fc <ferror@plt+0x1e5c>
  403278:	ands	x3, x11, #0xc00000
  40327c:	b.eq	4032a0 <ferror@plt+0x1f00>  // b.none
  403280:	cmp	x3, #0x400, lsl #12
  403284:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  403288:	b.eq	4032d8 <ferror@plt+0x1f38>  // b.none
  40328c:	cmp	x3, #0x800, lsl #12
  403290:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  403294:	csetm	x3, eq  // eq = none
  403298:	mov	x1, #0x7ffe                	// #32766
  40329c:	csel	x9, x9, x1, ne  // ne = any
  4032a0:	mov	w1, #0x14                  	// #20
  4032a4:	orr	w0, w0, w1
  4032a8:	mov	x1, x3
  4032ac:	extr	x4, x1, x3, #3
  4032b0:	lsr	x1, x1, #3
  4032b4:	mov	x2, #0x7fff                	// #32767
  4032b8:	cmp	x9, x2
  4032bc:	b.ne	403220 <ferror@plt+0x1e80>  // b.any
  4032c0:	orr	x2, x4, x1
  4032c4:	orr	x1, x1, #0x800000000000
  4032c8:	cbnz	x2, 403220 <ferror@plt+0x1e80>
  4032cc:	mov	x4, x2
  4032d0:	mov	x1, x2
  4032d4:	b	403220 <ferror@plt+0x1e80>
  4032d8:	mov	x3, #0x0                   	// #0
  4032dc:	b	4032a0 <ferror@plt+0x1f00>
  4032e0:	bl	404834 <ferror@plt+0x3494>
  4032e4:	b	40323c <ferror@plt+0x1e9c>
  4032e8:	mov	x3, x4
  4032ec:	mov	w0, #0x0                   	// #0
  4032f0:	mov	w4, #0x0                   	// #0
  4032f4:	tst	x3, #0x7
  4032f8:	b.eq	403200 <ferror@plt+0x1e60>  // b.none
  4032fc:	orr	w0, w0, #0x10
  403300:	and	x2, x11, #0xc00000
  403304:	cmp	x2, #0x400, lsl #12
  403308:	b.eq	403248 <ferror@plt+0x1ea8>  // b.none
  40330c:	cmp	x2, #0x800, lsl #12
  403310:	b.eq	403258 <ferror@plt+0x1eb8>  // b.none
  403314:	cbz	x2, 4031e4 <ferror@plt+0x1e44>
  403318:	cbnz	w4, 4031fc <ferror@plt+0x1e5c>
  40331c:	b	403200 <ferror@plt+0x1e60>
  403320:	mov	x1, x2
  403324:	mov	x3, x12
  403328:	mov	x9, #0x7fff                	// #32767
  40332c:	b	4032f0 <ferror@plt+0x1f50>
  403330:	mov	x1, x2
  403334:	mov	x4, x12
  403338:	b	4031b8 <ferror@plt+0x1e18>
  40333c:	mov	x0, #0x0                   	// #0
  403340:	mov	x4, #0x1                   	// #1
  403344:	b	40299c <ferror@plt+0x15fc>
  403348:	mov	x1, #0x0                   	// #0
  40334c:	mov	x4, #0x1                   	// #1
  403350:	b	402b48 <ferror@plt+0x17a8>
  403354:	mov	x0, #0x0                   	// #0
  403358:	mov	x4, #0x1                   	// #1
  40335c:	b	402d7c <ferror@plt+0x19dc>
  403360:	mov	x1, #0x0                   	// #0
  403364:	mov	x4, #0x1                   	// #1
  403368:	b	402f84 <ferror@plt+0x1be4>
  40336c:	mov	x0, #0x7fff                	// #32767
  403370:	cmp	x8, x0
  403374:	b.eq	4030c0 <ferror@plt+0x1d20>  // b.none
  403378:	mov	w0, #0x0                   	// #0
  40337c:	b	403054 <ferror@plt+0x1cb4>
  403380:	mov	x1, x0
  403384:	mov	x3, x0
  403388:	mov	w0, #0x0                   	// #0
  40338c:	b	403460 <ferror@plt+0x20c0>
  403390:	mov	x1, x0
  403394:	mov	x3, x0
  403398:	mov	w0, #0x0                   	// #0
  40339c:	b	403460 <ferror@plt+0x20c0>
  4033a0:	mov	x1, x0
  4033a4:	mov	x3, x0
  4033a8:	mov	w0, #0x0                   	// #0
  4033ac:	b	403460 <ferror@plt+0x20c0>
  4033b0:	mov	x1, x3
  4033b4:	mov	w0, #0x0                   	// #0
  4033b8:	b	403460 <ferror@plt+0x20c0>
  4033bc:	mov	x1, x3
  4033c0:	mov	w0, #0x0                   	// #0
  4033c4:	b	403460 <ferror@plt+0x20c0>
  4033c8:	mov	x1, x3
  4033cc:	mov	w0, #0x0                   	// #0
  4033d0:	b	403460 <ferror@plt+0x20c0>
  4033d4:	mov	x1, x3
  4033d8:	mov	w0, #0x14                  	// #20
  4033dc:	b	403460 <ferror@plt+0x20c0>
  4033e0:	mov	x1, #0x0                   	// #0
  4033e4:	mov	x3, #0x0                   	// #0
  4033e8:	mov	x10, #0x0                   	// #0
  4033ec:	mov	w0, #0x14                  	// #20
  4033f0:	b	403460 <ferror@plt+0x20c0>
  4033f4:	mov	x1, #0x0                   	// #0
  4033f8:	mov	x3, #0x0                   	// #0
  4033fc:	mov	w0, #0x14                  	// #20
  403400:	b	403460 <ferror@plt+0x20c0>
  403404:	mov	x1, x3
  403408:	mov	w0, #0x14                  	// #20
  40340c:	b	403460 <ferror@plt+0x20c0>
  403410:	mov	x1, #0x0                   	// #0
  403414:	mov	x3, #0x0                   	// #0
  403418:	mov	x10, #0x0                   	// #0
  40341c:	mov	w0, #0x14                  	// #20
  403420:	b	403460 <ferror@plt+0x20c0>
  403424:	mov	x1, #0x0                   	// #0
  403428:	mov	x3, #0x0                   	// #0
  40342c:	mov	w0, #0x14                  	// #20
  403430:	b	403460 <ferror@plt+0x20c0>
  403434:	mov	x1, x0
  403438:	mov	x3, x0
  40343c:	mov	w0, #0x0                   	// #0
  403440:	b	403460 <ferror@plt+0x20c0>
  403444:	mov	x1, x0
  403448:	mov	x3, x0
  40344c:	mov	w0, #0x0                   	// #0
  403450:	b	403460 <ferror@plt+0x20c0>
  403454:	mov	x1, x0
  403458:	mov	x3, x0
  40345c:	mov	w0, #0x0                   	// #0
  403460:	mov	x9, #0x7fff                	// #32767
  403464:	b	403200 <ferror@plt+0x1e60>
  403468:	mov	x1, x3
  40346c:	mov	x10, x14
  403470:	mov	w0, #0x0                   	// #0
  403474:	b	403460 <ferror@plt+0x20c0>
  403478:	mov	x1, x3
  40347c:	mov	x10, x14
  403480:	mov	w0, #0x0                   	// #0
  403484:	b	403460 <ferror@plt+0x20c0>
  403488:	mov	x1, x3
  40348c:	mov	x10, x14
  403490:	mov	w0, #0x0                   	// #0
  403494:	b	403460 <ferror@plt+0x20c0>
  403498:	mov	x1, x2
  40349c:	mov	x3, x12
  4034a0:	mov	x10, x14
  4034a4:	mov	x4, x3
  4034a8:	tst	x4, #0x7
  4034ac:	b.ne	4031d0 <ferror@plt+0x1e30>  // b.any
  4034b0:	tbnz	w11, #11, 403268 <ferror@plt+0x1ec8>
  4034b4:	mov	x3, x4
  4034b8:	mov	x9, #0x0                   	// #0
  4034bc:	mov	w0, #0x0                   	// #0
  4034c0:	b	403200 <ferror@plt+0x1e60>
  4034c4:	mov	x1, x5
  4034c8:	mov	x3, x0
  4034cc:	b	4034a4 <ferror@plt+0x2104>
  4034d0:	mov	x0, #0x7fff                	// #32767
  4034d4:	cmp	x8, x0
  4034d8:	b.eq	402c5c <ferror@plt+0x18bc>  // b.none
  4034dc:	mov	x1, x2
  4034e0:	mov	x3, x12
  4034e4:	mov	w0, #0x0                   	// #0
  4034e8:	b	4032f0 <ferror@plt+0x1f50>
  4034ec:	stp	x29, x30, [sp, #-32]!
  4034f0:	mov	x29, sp
  4034f4:	str	q0, [sp, #16]
  4034f8:	ldr	x2, [sp, #16]
  4034fc:	ldr	x0, [sp, #24]
  403500:	str	q1, [sp, #16]
  403504:	ldr	x7, [sp, #16]
  403508:	ldr	x1, [sp, #24]
  40350c:	mrs	x12, fpcr
  403510:	ubfx	x3, x0, #0, #48
  403514:	ubfx	x6, x0, #48, #15
  403518:	lsr	x0, x0, #63
  40351c:	and	w9, w0, #0xff
  403520:	cbz	w6, 4035d4 <ferror@plt+0x2234>
  403524:	mov	x10, x3
  403528:	mov	w5, #0x7fff                	// #32767
  40352c:	cmp	w6, w5
  403530:	b.eq	40363c <ferror@plt+0x229c>  // b.none
  403534:	extr	x3, x3, x2, #61
  403538:	orr	x10, x3, #0x8000000000000
  40353c:	lsl	x13, x2, #3
  403540:	and	x6, x6, #0xffff
  403544:	sub	x6, x6, #0x3, lsl #12
  403548:	sub	x6, x6, #0xfff
  40354c:	mov	x14, #0x0                   	// #0
  403550:	mov	w3, #0x0                   	// #0
  403554:	ubfx	x8, x1, #0, #48
  403558:	mov	x4, x8
  40355c:	ubfx	x11, x1, #48, #15
  403560:	lsr	x2, x1, #63
  403564:	and	w1, w2, #0xff
  403568:	cbz	w11, 403684 <ferror@plt+0x22e4>
  40356c:	mov	w15, #0x7fff                	// #32767
  403570:	cmp	w11, w15
  403574:	b.eq	4036e4 <ferror@plt+0x2344>  // b.none
  403578:	extr	x4, x8, x7, #61
  40357c:	orr	x4, x4, #0x8000000000000
  403580:	lsl	x5, x7, #3
  403584:	and	x11, x11, #0xffff
  403588:	sub	x11, x11, #0x3, lsl #12
  40358c:	sub	x11, x11, #0xfff
  403590:	eor	w9, w9, w1
  403594:	and	x9, x9, #0xff
  403598:	sub	x6, x6, x11
  40359c:	lsl	x1, x14, #2
  4035a0:	mov	x7, #0x0                   	// #0
  4035a4:	cmp	x1, #0x7
  4035a8:	b.le	40373c <ferror@plt+0x239c>
  4035ac:	cmp	x1, #0xe
  4035b0:	b.gt	403aa8 <ferror@plt+0x2708>
  4035b4:	cmp	x1, #0xb
  4035b8:	b.gt	403acc <ferror@plt+0x272c>
  4035bc:	cmp	x1, #0x9
  4035c0:	b.gt	403808 <ferror@plt+0x2468>
  4035c4:	mov	x4, #0x0                   	// #0
  4035c8:	mov	x5, #0x0                   	// #0
  4035cc:	mov	x6, #0x7fff                	// #32767
  4035d0:	b	403d38 <ferror@plt+0x2998>
  4035d4:	orr	x13, x3, x2
  4035d8:	cbz	x13, 40365c <ferror@plt+0x22bc>
  4035dc:	cbz	x3, 403618 <ferror@plt+0x2278>
  4035e0:	clz	x6, x3
  4035e4:	sub	x10, x6, #0xf
  4035e8:	add	w13, w10, #0x3
  4035ec:	lsl	x3, x3, x13
  4035f0:	mov	w4, #0x3d                  	// #61
  4035f4:	sub	w10, w4, w10
  4035f8:	lsr	x10, x2, x10
  4035fc:	orr	x10, x10, x3
  403600:	lsl	x13, x2, x13
  403604:	mov	x2, #0xffffffffffffc011    	// #-16367
  403608:	sub	x6, x2, x6
  40360c:	mov	x14, #0x0                   	// #0
  403610:	mov	w3, #0x0                   	// #0
  403614:	b	403554 <ferror@plt+0x21b4>
  403618:	clz	x10, x2
  40361c:	add	x6, x10, #0x40
  403620:	add	x10, x10, #0x31
  403624:	cmp	x10, #0x3c
  403628:	b.le	4035e8 <ferror@plt+0x2248>
  40362c:	sub	w10, w10, #0x3d
  403630:	mov	x13, x3
  403634:	lsl	x10, x2, x10
  403638:	b	403604 <ferror@plt+0x2264>
  40363c:	orr	x13, x3, x2
  403640:	cbz	x13, 403670 <ferror@plt+0x22d0>
  403644:	lsr	x3, x3, #47
  403648:	eor	w3, w3, #0x1
  40364c:	mov	x13, x2
  403650:	mov	x6, #0x7fff                	// #32767
  403654:	mov	x14, #0x3                   	// #3
  403658:	b	403554 <ferror@plt+0x21b4>
  40365c:	mov	x10, x13
  403660:	mov	x6, #0x0                   	// #0
  403664:	mov	x14, #0x1                   	// #1
  403668:	mov	w3, #0x0                   	// #0
  40366c:	b	403554 <ferror@plt+0x21b4>
  403670:	mov	x10, x13
  403674:	mov	x6, #0x7fff                	// #32767
  403678:	mov	x14, #0x2                   	// #2
  40367c:	mov	w3, #0x0                   	// #0
  403680:	b	403554 <ferror@plt+0x21b4>
  403684:	orr	x5, x8, x7
  403688:	cbz	x5, 403704 <ferror@plt+0x2364>
  40368c:	cbz	x8, 4036c0 <ferror@plt+0x2320>
  403690:	clz	x16, x8
  403694:	sub	x4, x16, #0xf
  403698:	add	w5, w4, #0x3
  40369c:	lsl	x8, x8, x5
  4036a0:	mov	w15, #0x3d                  	// #61
  4036a4:	sub	w4, w15, w4
  4036a8:	lsr	x4, x7, x4
  4036ac:	orr	x4, x4, x8
  4036b0:	lsl	x5, x7, x5
  4036b4:	mov	x11, #0xffffffffffffc011    	// #-16367
  4036b8:	sub	x11, x11, x16
  4036bc:	b	403590 <ferror@plt+0x21f0>
  4036c0:	clz	x4, x7
  4036c4:	add	x16, x4, #0x40
  4036c8:	add	x4, x4, #0x31
  4036cc:	cmp	x4, #0x3c
  4036d0:	b.le	403698 <ferror@plt+0x22f8>
  4036d4:	sub	w4, w4, #0x3d
  4036d8:	mov	x5, x8
  4036dc:	lsl	x4, x7, x4
  4036e0:	b	4036b4 <ferror@plt+0x2314>
  4036e4:	orr	x5, x8, x7
  4036e8:	cbz	x5, 40372c <ferror@plt+0x238c>
  4036ec:	mov	x5, x7
  4036f0:	mov	x11, #0x7fff                	// #32767
  4036f4:	mov	x7, #0x3                   	// #3
  4036f8:	tst	x8, #0x800000000000
  4036fc:	csinc	w3, w3, wzr, ne  // ne = any
  403700:	b	403710 <ferror@plt+0x2370>
  403704:	mov	x4, x5
  403708:	mov	x11, #0x0                   	// #0
  40370c:	mov	x7, #0x1                   	// #1
  403710:	eor	w9, w9, w1
  403714:	and	x9, x9, #0xff
  403718:	sub	x6, x6, x11
  40371c:	orr	x1, x7, x14, lsl #2
  403720:	cmp	x1, #0x7
  403724:	b.ne	4035a4 <ferror@plt+0x2204>  // b.any
  403728:	b	403784 <ferror@plt+0x23e4>
  40372c:	mov	x4, x5
  403730:	mov	x11, #0x7fff                	// #32767
  403734:	mov	x7, #0x2                   	// #2
  403738:	b	403710 <ferror@plt+0x2370>
  40373c:	cmp	x1, #0x1
  403740:	b.eq	403ac4 <ferror@plt+0x2724>  // b.none
  403744:	b.le	403824 <ferror@plt+0x2484>
  403748:	cmp	x1, #0x4
  40374c:	b.eq	403d1c <ferror@plt+0x297c>  // b.none
  403750:	b.le	40377c <ferror@plt+0x23dc>
  403754:	cmp	x1, #0x5
  403758:	b.ne	4037f8 <ferror@plt+0x2458>  // b.any
  40375c:	mov	x4, #0xffffffffffff        	// #281474976710655
  403760:	mov	x5, #0xffffffffffffffff    	// #-1
  403764:	mov	x2, #0x0                   	// #0
  403768:	mov	w3, #0x1                   	// #1
  40376c:	orr	x4, x4, #0x800000000000
  403770:	mov	x9, x2
  403774:	mov	x6, #0x7fff                	// #32767
  403778:	b	403d38 <ferror@plt+0x2998>
  40377c:	cmp	x1, #0x2
  403780:	b.eq	403d2c <ferror@plt+0x298c>  // b.none
  403784:	cmp	x7, #0x1
  403788:	b.eq	403d60 <ferror@plt+0x29c0>  // b.none
  40378c:	b.gt	403ae0 <ferror@plt+0x2740>
  403790:	mov	x9, x2
  403794:	cbnz	x7, 403d38 <ferror@plt+0x2998>
  403798:	add	x0, x6, #0x3, lsl #12
  40379c:	add	x0, x0, #0xfff
  4037a0:	cmp	x0, #0x0
  4037a4:	b.le	403bac <ferror@plt+0x280c>
  4037a8:	tst	x5, #0x7
  4037ac:	b.eq	4037cc <ferror@plt+0x242c>  // b.none
  4037b0:	orr	w3, w3, #0x10
  4037b4:	and	x1, x12, #0xc00000
  4037b8:	cmp	x1, #0x400, lsl #12
  4037bc:	b.eq	403b08 <ferror@plt+0x2768>  // b.none
  4037c0:	cmp	x1, #0x800, lsl #12
  4037c4:	b.eq	403b18 <ferror@plt+0x2778>  // b.none
  4037c8:	cbz	x1, 403af0 <ferror@plt+0x2750>
  4037cc:	tbz	x4, #52, 4037d8 <ferror@plt+0x2438>
  4037d0:	and	x4, x4, #0xffefffffffffffff
  4037d4:	add	x0, x6, #0x4, lsl #12
  4037d8:	mov	x1, #0x7ffe                	// #32766
  4037dc:	cmp	x0, x1
  4037e0:	b.gt	403b28 <ferror@plt+0x2788>
  4037e4:	extr	x5, x4, x5, #3
  4037e8:	lsr	x4, x4, #3
  4037ec:	mov	x9, x2
  4037f0:	mov	x6, x0
  4037f4:	b	403d38 <ferror@plt+0x2998>
  4037f8:	mov	x4, #0x0                   	// #0
  4037fc:	mov	x5, #0x0                   	// #0
  403800:	mov	x6, #0x0                   	// #0
  403804:	b	403d38 <ferror@plt+0x2998>
  403808:	cmp	x1, #0xa
  40380c:	b.ne	403784 <ferror@plt+0x23e4>  // b.any
  403810:	mov	x4, #0xffffffffffff        	// #281474976710655
  403814:	mov	x5, #0xffffffffffffffff    	// #-1
  403818:	mov	x2, #0x0                   	// #0
  40381c:	mov	w3, #0x1                   	// #1
  403820:	b	40376c <ferror@plt+0x23cc>
  403824:	cmp	x10, x4
  403828:	b.hi	403834 <ferror@plt+0x2494>  // b.pmore
  40382c:	ccmp	x13, x5, #0x0, eq  // eq = none
  403830:	b.cc	403a58 <ferror@plt+0x26b8>  // b.lo, b.ul, b.last
  403834:	lsr	x2, x10, #1
  403838:	extr	x0, x10, x13, #1
  40383c:	lsl	x13, x13, #63
  403840:	extr	x7, x4, x5, #52
  403844:	lsl	x8, x5, #12
  403848:	ubfx	x10, x4, #20, #32
  40384c:	and	x11, x7, #0xffffffff
  403850:	udiv	x4, x2, x10
  403854:	mul	x5, x11, x4
  403858:	msub	x2, x4, x10, x2
  40385c:	extr	x1, x2, x0, #32
  403860:	cmp	x5, x1
  403864:	b.ls	40387c <ferror@plt+0x24dc>  // b.plast
  403868:	add	x1, x1, x7
  40386c:	cmp	x5, x1
  403870:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  403874:	b.ls	403a6c <ferror@plt+0x26cc>  // b.plast
  403878:	sub	x4, x4, #0x1
  40387c:	sub	x1, x1, x5
  403880:	udiv	x15, x1, x10
  403884:	mul	x2, x11, x15
  403888:	msub	x1, x15, x10, x1
  40388c:	bfi	x0, x1, #32, #32
  403890:	cmp	x2, x0
  403894:	b.ls	4038ac <ferror@plt+0x250c>  // b.plast
  403898:	add	x0, x0, x7
  40389c:	cmp	x2, x0
  4038a0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4038a4:	b.ls	403a78 <ferror@plt+0x26d8>  // b.plast
  4038a8:	sub	x15, x15, #0x1
  4038ac:	sub	x0, x0, x2
  4038b0:	orr	x15, x15, x4, lsl #32
  4038b4:	lsr	x1, x15, #32
  4038b8:	lsr	x14, x8, #32
  4038bc:	and	x2, x15, #0xffffffff
  4038c0:	and	x16, x8, #0xffffffff
  4038c4:	mul	x4, x2, x16
  4038c8:	mul	x17, x1, x16
  4038cc:	mul	x1, x1, x14
  4038d0:	madd	x2, x14, x2, x17
  4038d4:	add	x2, x2, x4, lsr #32
  4038d8:	mov	x5, #0x100000000           	// #4294967296
  4038dc:	add	x5, x1, x5
  4038e0:	cmp	x17, x2
  4038e4:	csel	x1, x5, x1, hi  // hi = pmore
  4038e8:	add	x1, x1, x2, lsr #32
  4038ec:	and	x4, x4, #0xffffffff
  4038f0:	add	x2, x4, x2, lsl #32
  4038f4:	cmp	x0, x1
  4038f8:	b.cc	403908 <ferror@plt+0x2568>  // b.lo, b.ul, b.last
  4038fc:	mov	x4, x15
  403900:	ccmp	x13, x2, #0x2, eq  // eq = none
  403904:	b.cs	403940 <ferror@plt+0x25a0>  // b.hs, b.nlast
  403908:	sub	x4, x15, #0x1
  40390c:	adds	x13, x13, x8
  403910:	adc	x0, x0, x7
  403914:	cmp	x7, x0
  403918:	b.cc	403924 <ferror@plt+0x2584>  // b.lo, b.ul, b.last
  40391c:	ccmp	x8, x13, #0x2, eq  // eq = none
  403920:	b.hi	403940 <ferror@plt+0x25a0>  // b.pmore
  403924:	cmp	x1, x0
  403928:	b.hi	403934 <ferror@plt+0x2594>  // b.pmore
  40392c:	ccmp	x2, x13, #0x0, eq  // eq = none
  403930:	b.ls	403940 <ferror@plt+0x25a0>  // b.plast
  403934:	sub	x4, x15, #0x2
  403938:	adds	x13, x13, x8
  40393c:	adc	x0, x0, x7
  403940:	sub	x2, x13, x2
  403944:	cmp	x13, x2
  403948:	sbc	x0, x0, x1
  40394c:	mov	x5, #0xffffffffffffffff    	// #-1
  403950:	cmp	x7, x0
  403954:	b.eq	403a50 <ferror@plt+0x26b0>  // b.none
  403958:	udiv	x1, x0, x10
  40395c:	mul	x5, x11, x1
  403960:	msub	x0, x1, x10, x0
  403964:	extr	x0, x0, x2, #32
  403968:	cmp	x5, x0
  40396c:	b.ls	403984 <ferror@plt+0x25e4>  // b.plast
  403970:	add	x0, x0, x7
  403974:	cmp	x5, x0
  403978:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40397c:	b.ls	403a84 <ferror@plt+0x26e4>  // b.plast
  403980:	sub	x1, x1, #0x1
  403984:	sub	x0, x0, x5
  403988:	udiv	x5, x0, x10
  40398c:	mul	x11, x11, x5
  403990:	msub	x0, x5, x10, x0
  403994:	bfi	x2, x0, #32, #32
  403998:	mov	x0, x2
  40399c:	cmp	x11, x2
  4039a0:	b.ls	4039b8 <ferror@plt+0x2618>  // b.plast
  4039a4:	add	x0, x2, x7
  4039a8:	cmp	x11, x0
  4039ac:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4039b0:	b.ls	403a90 <ferror@plt+0x26f0>  // b.plast
  4039b4:	sub	x5, x5, #0x1
  4039b8:	sub	x0, x0, x11
  4039bc:	orr	x2, x5, x1, lsl #32
  4039c0:	lsr	x1, x2, #32
  4039c4:	and	x10, x2, #0xffffffff
  4039c8:	mul	x5, x16, x10
  4039cc:	mul	x16, x1, x16
  4039d0:	mul	x1, x14, x1
  4039d4:	madd	x14, x14, x10, x16
  4039d8:	add	x14, x14, x5, lsr #32
  4039dc:	mov	x10, #0x100000000           	// #4294967296
  4039e0:	add	x10, x1, x10
  4039e4:	cmp	x16, x14
  4039e8:	csel	x1, x10, x1, hi  // hi = pmore
  4039ec:	add	x1, x1, x14, lsr #32
  4039f0:	and	x5, x5, #0xffffffff
  4039f4:	add	x14, x5, x14, lsl #32
  4039f8:	cmp	x0, x1
  4039fc:	b.cc	403a0c <ferror@plt+0x266c>  // b.lo, b.ul, b.last
  403a00:	cmp	x14, #0x0
  403a04:	ccmp	x0, x1, #0x0, ne  // ne = any
  403a08:	b.ne	403a9c <ferror@plt+0x26fc>  // b.any
  403a0c:	sub	x5, x2, #0x1
  403a10:	adds	x0, x0, x7
  403a14:	b.cs	403a40 <ferror@plt+0x26a0>  // b.hs, b.nlast
  403a18:	cmp	x0, x1
  403a1c:	b.cc	403a28 <ferror@plt+0x2688>  // b.lo, b.ul, b.last
  403a20:	ccmp	x8, x14, #0x2, eq  // eq = none
  403a24:	b.cs	403a40 <ferror@plt+0x26a0>  // b.hs, b.nlast
  403a28:	sub	x5, x2, #0x2
  403a2c:	lsl	x2, x8, #1
  403a30:	cmp	x8, x2
  403a34:	cinc	x7, x7, hi  // hi = pmore
  403a38:	add	x0, x0, x7
  403a3c:	mov	x8, x2
  403a40:	cmp	x0, x1
  403a44:	orr	x0, x5, #0x1
  403a48:	ccmp	x8, x14, #0x0, eq  // eq = none
  403a4c:	csel	x5, x0, x5, ne  // ne = any
  403a50:	mov	x2, x9
  403a54:	b	403798 <ferror@plt+0x23f8>
  403a58:	sub	x6, x6, #0x1
  403a5c:	mov	x0, x13
  403a60:	mov	x2, x10
  403a64:	mov	x13, #0x0                   	// #0
  403a68:	b	403840 <ferror@plt+0x24a0>
  403a6c:	sub	x4, x4, #0x2
  403a70:	add	x1, x1, x7
  403a74:	b	40387c <ferror@plt+0x24dc>
  403a78:	sub	x15, x15, #0x2
  403a7c:	add	x0, x0, x7
  403a80:	b	4038ac <ferror@plt+0x250c>
  403a84:	sub	x1, x1, #0x2
  403a88:	add	x0, x0, x7
  403a8c:	b	403984 <ferror@plt+0x25e4>
  403a90:	sub	x5, x5, #0x2
  403a94:	add	x0, x0, x7
  403a98:	b	4039b8 <ferror@plt+0x2618>
  403a9c:	mov	x5, x2
  403aa0:	mov	x8, #0x0                   	// #0
  403aa4:	b	403a40 <ferror@plt+0x26a0>
  403aa8:	tbz	x10, #47, 403d80 <ferror@plt+0x29e0>
  403aac:	ands	x1, x4, #0x800000000000
  403ab0:	csel	x4, x10, x4, ne  // ne = any
  403ab4:	cmp	x1, #0x0
  403ab8:	csel	x5, x13, x5, ne  // ne = any
  403abc:	csel	x2, x0, x2, ne  // ne = any
  403ac0:	b	40376c <ferror@plt+0x23cc>
  403ac4:	orr	w3, w3, #0x2
  403ac8:	b	4035c4 <ferror@plt+0x2224>
  403acc:	mov	x4, x10
  403ad0:	mov	x5, x13
  403ad4:	mov	x2, x0
  403ad8:	mov	x7, x14
  403adc:	b	403784 <ferror@plt+0x23e4>
  403ae0:	cmp	x7, #0x2
  403ae4:	b.ne	40376c <ferror@plt+0x23cc>  // b.any
  403ae8:	mov	x9, x2
  403aec:	b	4035c4 <ferror@plt+0x2224>
  403af0:	and	x1, x5, #0xf
  403af4:	cmp	x1, #0x4
  403af8:	b.eq	4037cc <ferror@plt+0x242c>  // b.none
  403afc:	adds	x5, x5, #0x4
  403b00:	cinc	x4, x4, cs  // cs = hs, nlast
  403b04:	b	4037cc <ferror@plt+0x242c>
  403b08:	cbnz	x2, 4037cc <ferror@plt+0x242c>
  403b0c:	adds	x5, x5, #0x8
  403b10:	cinc	x4, x4, cs  // cs = hs, nlast
  403b14:	b	4037cc <ferror@plt+0x242c>
  403b18:	cbz	x2, 4037cc <ferror@plt+0x242c>
  403b1c:	adds	x5, x5, #0x8
  403b20:	cinc	x4, x4, cs  // cs = hs, nlast
  403b24:	b	4037cc <ferror@plt+0x242c>
  403b28:	and	x5, x12, #0xc00000
  403b2c:	cmp	x5, #0x400, lsl #12
  403b30:	b.eq	403b7c <ferror@plt+0x27dc>  // b.none
  403b34:	cmp	x5, #0x800, lsl #12
  403b38:	b.eq	403b94 <ferror@plt+0x27f4>  // b.none
  403b3c:	mov	x6, #0x7fff                	// #32767
  403b40:	cbz	x5, 403b4c <ferror@plt+0x27ac>
  403b44:	mov	x5, #0xffffffffffffffff    	// #-1
  403b48:	mov	x6, #0x7ffe                	// #32766
  403b4c:	mov	w0, #0x14                  	// #20
  403b50:	orr	w3, w3, w0
  403b54:	mov	x4, x5
  403b58:	mov	x1, #0x0                   	// #0
  403b5c:	mov	x0, x5
  403b60:	bfxil	x1, x4, #0, #48
  403b64:	bfi	x1, x6, #48, #15
  403b68:	bfi	x1, x2, #63, #1
  403b6c:	stp	x0, x1, [sp, #16]
  403b70:	mov	w0, w3
  403b74:	bl	404834 <ferror@plt+0x3494>
  403b78:	b	403d54 <ferror@plt+0x29b4>
  403b7c:	cmp	x2, #0x0
  403b80:	csetm	x5, ne  // ne = any
  403b84:	mov	x6, #0x7ffe                	// #32766
  403b88:	mov	x0, #0x7fff                	// #32767
  403b8c:	csel	x6, x6, x0, ne  // ne = any
  403b90:	b	403b4c <ferror@plt+0x27ac>
  403b94:	cmp	x2, #0x0
  403b98:	csetm	x5, eq  // eq = none
  403b9c:	mov	x6, #0x7ffe                	// #32766
  403ba0:	mov	x0, #0x7fff                	// #32767
  403ba4:	csel	x6, x6, x0, eq  // eq = none
  403ba8:	b	403b4c <ferror@plt+0x27ac>
  403bac:	mov	x1, #0x1                   	// #1
  403bb0:	sub	x0, x1, x0
  403bb4:	cmp	x0, #0x74
  403bb8:	b.gt	403cbc <ferror@plt+0x291c>
  403bbc:	cmp	x0, #0x3f
  403bc0:	b.gt	403c04 <ferror@plt+0x2864>
  403bc4:	mov	w6, #0x40                  	// #64
  403bc8:	sub	w6, w6, w0
  403bcc:	lsl	x1, x4, x6
  403bd0:	lsr	x7, x5, x0
  403bd4:	orr	x1, x1, x7
  403bd8:	lsl	x5, x5, x6
  403bdc:	cmp	x5, #0x0
  403be0:	cset	x5, ne  // ne = any
  403be4:	orr	x1, x1, x5
  403be8:	lsr	x0, x4, x0
  403bec:	tst	x1, #0x7
  403bf0:	b.ne	403c4c <ferror@plt+0x28ac>  // b.any
  403bf4:	tbnz	x0, #51, 403c6c <ferror@plt+0x28cc>
  403bf8:	extr	x5, x0, x1, #3
  403bfc:	lsr	x4, x0, #3
  403c00:	b	403c3c <ferror@plt+0x289c>
  403c04:	sub	w6, w0, #0x40
  403c08:	lsr	x6, x4, x6
  403c0c:	mov	w1, #0x80                  	// #128
  403c10:	sub	w1, w1, w0
  403c14:	lsl	x4, x4, x1
  403c18:	cmp	x0, #0x40
  403c1c:	csel	x0, x4, xzr, ne  // ne = any
  403c20:	orr	x5, x0, x5
  403c24:	cmp	x5, #0x0
  403c28:	cset	x1, ne  // ne = any
  403c2c:	orr	x1, x6, x1
  403c30:	lsr	x5, x6, #3
  403c34:	ands	x4, x1, #0x7
  403c38:	b.ne	403c48 <ferror@plt+0x28a8>  // b.any
  403c3c:	tbz	w12, #11, 403d74 <ferror@plt+0x29d4>
  403c40:	mov	x6, #0x0                   	// #0
  403c44:	b	403c7c <ferror@plt+0x28dc>
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	orr	w3, w3, #0x10
  403c50:	and	x12, x12, #0xc00000
  403c54:	cmp	x12, #0x400, lsl #12
  403c58:	b.eq	403c9c <ferror@plt+0x28fc>  // b.none
  403c5c:	cmp	x12, #0x800, lsl #12
  403c60:	b.eq	403cac <ferror@plt+0x290c>  // b.none
  403c64:	cbz	x12, 403c84 <ferror@plt+0x28e4>
  403c68:	tbz	x0, #51, 403d90 <ferror@plt+0x29f0>
  403c6c:	orr	w3, w3, #0x10
  403c70:	mov	x4, #0x0                   	// #0
  403c74:	mov	x5, #0x0                   	// #0
  403c78:	mov	x6, #0x1                   	// #1
  403c7c:	orr	w3, w3, #0x8
  403c80:	b	403b58 <ferror@plt+0x27b8>
  403c84:	and	x4, x1, #0xf
  403c88:	cmp	x4, #0x4
  403c8c:	b.eq	403c68 <ferror@plt+0x28c8>  // b.none
  403c90:	adds	x1, x1, #0x4
  403c94:	cinc	x0, x0, cs  // cs = hs, nlast
  403c98:	b	403c68 <ferror@plt+0x28c8>
  403c9c:	cbnz	x2, 403c68 <ferror@plt+0x28c8>
  403ca0:	adds	x1, x1, #0x8
  403ca4:	cinc	x0, x0, cs  // cs = hs, nlast
  403ca8:	b	403c68 <ferror@plt+0x28c8>
  403cac:	cbz	x2, 403c68 <ferror@plt+0x28c8>
  403cb0:	adds	x1, x1, #0x8
  403cb4:	cinc	x0, x0, cs  // cs = hs, nlast
  403cb8:	b	403c68 <ferror@plt+0x28c8>
  403cbc:	orr	x5, x5, x4
  403cc0:	cbz	x5, 403cec <ferror@plt+0x294c>
  403cc4:	orr	w3, w3, #0x10
  403cc8:	and	x12, x12, #0xc00000
  403ccc:	cmp	x12, #0x400, lsl #12
  403cd0:	b.eq	403cfc <ferror@plt+0x295c>  // b.none
  403cd4:	cmp	x12, #0x800, lsl #12
  403cd8:	b.eq	403d0c <ferror@plt+0x296c>  // b.none
  403cdc:	cmp	x12, #0x0
  403ce0:	mov	x5, #0x5                   	// #5
  403ce4:	csinc	x5, x5, xzr, eq  // eq = none
  403ce8:	lsr	x5, x5, #3
  403cec:	orr	w3, w3, #0x8
  403cf0:	mov	x4, #0x0                   	// #0
  403cf4:	mov	x6, #0x0                   	// #0
  403cf8:	b	403b58 <ferror@plt+0x27b8>
  403cfc:	cmp	x2, #0x0
  403d00:	mov	x5, #0x9                   	// #9
  403d04:	csinc	x5, x5, xzr, eq  // eq = none
  403d08:	b	403ce8 <ferror@plt+0x2948>
  403d0c:	cmp	x2, #0x0
  403d10:	mov	x5, #0x9                   	// #9
  403d14:	csinc	x5, x5, xzr, ne  // ne = any
  403d18:	b	403ce8 <ferror@plt+0x2948>
  403d1c:	mov	x4, #0x0                   	// #0
  403d20:	mov	x5, #0x0                   	// #0
  403d24:	mov	x6, #0x0                   	// #0
  403d28:	b	403d38 <ferror@plt+0x2998>
  403d2c:	mov	x4, #0x0                   	// #0
  403d30:	mov	x5, #0x0                   	// #0
  403d34:	mov	x6, #0x0                   	// #0
  403d38:	mov	x1, #0x0                   	// #0
  403d3c:	mov	x0, x5
  403d40:	bfxil	x1, x4, #0, #48
  403d44:	bfi	x1, x6, #48, #15
  403d48:	bfi	x1, x9, #63, #1
  403d4c:	stp	x0, x1, [sp, #16]
  403d50:	cbnz	w3, 403b70 <ferror@plt+0x27d0>
  403d54:	ldr	q0, [sp, #16]
  403d58:	ldp	x29, x30, [sp], #32
  403d5c:	ret
  403d60:	mov	x9, x2
  403d64:	mov	x4, #0x0                   	// #0
  403d68:	mov	x5, #0x0                   	// #0
  403d6c:	mov	x6, #0x0                   	// #0
  403d70:	b	403d38 <ferror@plt+0x2998>
  403d74:	mov	x9, x2
  403d78:	mov	x6, #0x0                   	// #0
  403d7c:	b	403d38 <ferror@plt+0x2998>
  403d80:	mov	x4, x10
  403d84:	mov	x5, x13
  403d88:	mov	x2, x0
  403d8c:	b	40376c <ferror@plt+0x23cc>
  403d90:	extr	x5, x0, x1, #3
  403d94:	lsr	x4, x0, #3
  403d98:	mov	x6, #0x0                   	// #0
  403d9c:	b	403c7c <ferror@plt+0x28dc>
  403da0:	stp	x29, x30, [sp, #-32]!
  403da4:	mov	x29, sp
  403da8:	str	q0, [sp, #16]
  403dac:	ldr	x2, [sp, #16]
  403db0:	ldr	x0, [sp, #24]
  403db4:	str	q1, [sp, #16]
  403db8:	ldr	x7, [sp, #16]
  403dbc:	ldr	x1, [sp, #24]
  403dc0:	mrs	x13, fpcr
  403dc4:	ubfx	x8, x0, #0, #48
  403dc8:	ubfx	x9, x0, #48, #15
  403dcc:	lsr	x0, x0, #63
  403dd0:	and	w11, w0, #0xff
  403dd4:	cbz	w9, 403ebc <ferror@plt+0x2b1c>
  403dd8:	mov	x4, x8
  403ddc:	mov	w5, #0x7fff                	// #32767
  403de0:	cmp	w9, w5
  403de4:	b.eq	403f24 <ferror@plt+0x2b84>  // b.none
  403de8:	extr	x4, x8, x2, #61
  403dec:	orr	x4, x4, #0x8000000000000
  403df0:	lsl	x5, x2, #3
  403df4:	and	x9, x9, #0xffff
  403df8:	sub	x9, x9, #0x3, lsl #12
  403dfc:	sub	x9, x9, #0xfff
  403e00:	mov	x6, #0x0                   	// #0
  403e04:	mov	w8, #0x0                   	// #0
  403e08:	ubfx	x14, x1, #0, #48
  403e0c:	ubfx	x12, x1, #48, #15
  403e10:	lsr	x1, x1, #63
  403e14:	and	w3, w1, #0xff
  403e18:	cbz	w12, 403f6c <ferror@plt+0x2bcc>
  403e1c:	mov	w10, #0x7fff                	// #32767
  403e20:	cmp	w12, w10
  403e24:	b.eq	403fd0 <ferror@plt+0x2c30>  // b.none
  403e28:	extr	x10, x14, x7, #61
  403e2c:	orr	x10, x10, #0x8000000000000
  403e30:	lsl	x7, x7, #3
  403e34:	and	x12, x12, #0xffff
  403e38:	sub	x12, x12, #0x3, lsl #12
  403e3c:	sub	x12, x12, #0xfff
  403e40:	mov	x14, #0x0                   	// #0
  403e44:	eor	w11, w11, w3
  403e48:	and	x11, x11, #0xff
  403e4c:	add	x12, x9, x12
  403e50:	add	x9, x12, #0x1
  403e54:	orr	x3, x14, x6, lsl #2
  403e58:	cmp	x3, #0xa
  403e5c:	b.le	404070 <ferror@plt+0x2cd0>
  403e60:	cmp	x3, #0xc
  403e64:	csel	x1, x1, x0, lt  // lt = tstop
  403e68:	csel	x4, x10, x4, lt  // lt = tstop
  403e6c:	csel	x5, x7, x5, lt  // lt = tstop
  403e70:	csel	x6, x14, x6, lt  // lt = tstop
  403e74:	cmp	x6, #0x2
  403e78:	b.eq	404458 <ferror@plt+0x30b8>  // b.none
  403e7c:	b.gt	4040bc <ferror@plt+0x2d1c>
  403e80:	cbz	x6, 404478 <ferror@plt+0x30d8>
  403e84:	cmp	x6, #0x1
  403e88:	csel	x4, x4, xzr, ne  // ne = any
  403e8c:	csel	x5, x5, xzr, ne  // ne = any
  403e90:	csel	x9, x9, xzr, ne  // ne = any
  403e94:	mov	x3, #0x0                   	// #0
  403e98:	mov	x2, x5
  403e9c:	bfxil	x3, x4, #0, #48
  403ea0:	bfi	x3, x9, #48, #15
  403ea4:	bfi	x3, x1, #63, #1
  403ea8:	stp	x2, x3, [sp, #16]
  403eac:	cbnz	w8, 4042ac <ferror@plt+0x2f0c>
  403eb0:	ldr	q0, [sp, #16]
  403eb4:	ldp	x29, x30, [sp], #32
  403eb8:	ret
  403ebc:	orr	x5, x8, x2
  403ec0:	cbz	x5, 403f44 <ferror@plt+0x2ba4>
  403ec4:	cbz	x8, 403f00 <ferror@plt+0x2b60>
  403ec8:	clz	x6, x8
  403ecc:	sub	x4, x6, #0xf
  403ed0:	add	w5, w4, #0x3
  403ed4:	lsl	x8, x8, x5
  403ed8:	mov	w3, #0x3d                  	// #61
  403edc:	sub	w4, w3, w4
  403ee0:	lsr	x4, x2, x4
  403ee4:	orr	x4, x4, x8
  403ee8:	lsl	x5, x2, x5
  403eec:	mov	x9, #0xffffffffffffc011    	// #-16367
  403ef0:	sub	x9, x9, x6
  403ef4:	mov	x6, #0x0                   	// #0
  403ef8:	mov	w8, #0x0                   	// #0
  403efc:	b	403e08 <ferror@plt+0x2a68>
  403f00:	clz	x4, x2
  403f04:	add	x6, x4, #0x40
  403f08:	add	x4, x4, #0x31
  403f0c:	cmp	x4, #0x3c
  403f10:	b.le	403ed0 <ferror@plt+0x2b30>
  403f14:	sub	w4, w4, #0x3d
  403f18:	mov	x5, x8
  403f1c:	lsl	x4, x2, x4
  403f20:	b	403eec <ferror@plt+0x2b4c>
  403f24:	orr	x5, x8, x2
  403f28:	cbz	x5, 403f58 <ferror@plt+0x2bb8>
  403f2c:	lsr	x8, x8, #47
  403f30:	eor	w8, w8, #0x1
  403f34:	mov	x5, x2
  403f38:	mov	x9, #0x7fff                	// #32767
  403f3c:	mov	x6, #0x3                   	// #3
  403f40:	b	403e08 <ferror@plt+0x2a68>
  403f44:	mov	x4, x5
  403f48:	mov	x9, #0x0                   	// #0
  403f4c:	mov	x6, #0x1                   	// #1
  403f50:	mov	w8, #0x0                   	// #0
  403f54:	b	403e08 <ferror@plt+0x2a68>
  403f58:	mov	x4, x5
  403f5c:	mov	x9, #0x7fff                	// #32767
  403f60:	mov	x6, #0x2                   	// #2
  403f64:	mov	w8, #0x0                   	// #0
  403f68:	b	403e08 <ferror@plt+0x2a68>
  403f6c:	orr	x10, x14, x7
  403f70:	cbz	x10, 4044e4 <ferror@plt+0x3144>
  403f74:	cbz	x14, 403fac <ferror@plt+0x2c0c>
  403f78:	clz	x15, x14
  403f7c:	sub	x10, x15, #0xf
  403f80:	add	w12, w10, #0x3
  403f84:	lsl	x14, x14, x12
  403f88:	mov	w2, #0x3d                  	// #61
  403f8c:	sub	w10, w2, w10
  403f90:	lsr	x10, x7, x10
  403f94:	orr	x10, x10, x14
  403f98:	lsl	x7, x7, x12
  403f9c:	mov	x12, #0xffffffffffffc011    	// #-16367
  403fa0:	sub	x12, x12, x15
  403fa4:	mov	x14, #0x0                   	// #0
  403fa8:	b	403e44 <ferror@plt+0x2aa4>
  403fac:	clz	x10, x7
  403fb0:	add	x15, x10, #0x40
  403fb4:	add	x10, x10, #0x31
  403fb8:	cmp	x10, #0x3c
  403fbc:	b.le	403f80 <ferror@plt+0x2be0>
  403fc0:	sub	w10, w10, #0x3d
  403fc4:	lsl	x10, x7, x10
  403fc8:	mov	x7, x14
  403fcc:	b	403f9c <ferror@plt+0x2bfc>
  403fd0:	orr	x10, x14, x7
  403fd4:	cbz	x10, 404044 <ferror@plt+0x2ca4>
  403fd8:	tst	x14, #0x800000000000
  403fdc:	csinc	w8, w8, wzr, ne  // ne = any
  403fe0:	eor	w11, w11, w3
  403fe4:	and	x11, x11, #0xff
  403fe8:	add	x9, x9, #0x8, lsl #12
  403fec:	lsl	x2, x6, #2
  403ff0:	orr	x3, x2, #0x3
  403ff4:	cmp	x3, #0xa
  403ff8:	b.gt	4040c8 <ferror@plt+0x2d28>
  403ffc:	mov	x10, x14
  404000:	mov	x14, #0x3                   	// #3
  404004:	mov	x2, #0x1                   	// #1
  404008:	lsl	x2, x2, x3
  40400c:	mov	x0, #0x530                 	// #1328
  404010:	tst	x2, x0
  404014:	b.ne	404224 <ferror@plt+0x2e84>  // b.any
  404018:	mov	x0, #0x240                 	// #576
  40401c:	ands	x2, x2, x0
  404020:	mov	x4, #0xffffffffffff        	// #281474976710655
  404024:	csel	x4, x10, x4, eq  // eq = none
  404028:	cmp	x2, #0x0
  40402c:	csinv	x5, x7, xzr, eq  // eq = none
  404030:	csel	x1, x1, xzr, eq  // eq = none
  404034:	mov	x6, #0x3                   	// #3
  404038:	csel	x6, x14, x6, eq  // eq = none
  40403c:	csinc	w8, w8, wzr, eq  // eq = none
  404040:	b	403e74 <ferror@plt+0x2ad4>
  404044:	eor	w11, w11, w3
  404048:	and	x11, x11, #0xff
  40404c:	add	x12, x9, #0x7, lsl #12
  404050:	add	x12, x12, #0xfff
  404054:	add	x9, x9, #0x8, lsl #12
  404058:	lsl	x2, x6, #2
  40405c:	orr	x3, x2, #0x2
  404060:	cmp	x3, #0xa
  404064:	b.gt	404090 <ferror@plt+0x2cf0>
  404068:	mov	x7, x10
  40406c:	mov	x14, #0x2                   	// #2
  404070:	cmp	x3, #0x2
  404074:	b.gt	404004 <ferror@plt+0x2c64>
  404078:	cbz	x3, 4040d4 <ferror@plt+0x2d34>
  40407c:	mov	x4, x10
  404080:	mov	x5, x7
  404084:	mov	x1, x11
  404088:	mov	x6, x14
  40408c:	b	403e74 <ferror@plt+0x2ad4>
  404090:	mov	x7, x10
  404094:	mov	x14, #0x2                   	// #2
  404098:	cmp	x3, #0xe
  40409c:	b.le	403e60 <ferror@plt+0x2ac0>
  4040a0:	tbz	x4, #47, 4040b8 <ferror@plt+0x2d18>
  4040a4:	ands	x2, x10, #0x800000000000
  4040a8:	csel	x4, x4, x10, ne  // ne = any
  4040ac:	cmp	x2, #0x0
  4040b0:	csel	x5, x5, x7, ne  // ne = any
  4040b4:	csel	x0, x0, x1, ne  // ne = any
  4040b8:	mov	x1, x0
  4040bc:	orr	x4, x4, #0x800000000000
  4040c0:	mov	x9, #0x7fff                	// #32767
  4040c4:	b	403e94 <ferror@plt+0x2af4>
  4040c8:	mov	x10, x14
  4040cc:	mov	x14, #0x3                   	// #3
  4040d0:	b	404098 <ferror@plt+0x2cf8>
  4040d4:	lsr	x6, x5, #32
  4040d8:	lsr	x1, x7, #32
  4040dc:	and	x2, x5, #0xffffffff
  4040e0:	and	x7, x7, #0xffffffff
  4040e4:	mul	x14, x7, x2
  4040e8:	mul	x3, x6, x7
  4040ec:	mul	x5, x6, x1
  4040f0:	madd	x16, x1, x2, x3
  4040f4:	add	x16, x16, x14, lsr #32
  4040f8:	mov	x0, #0x100000000           	// #4294967296
  4040fc:	add	x0, x5, x0
  404100:	cmp	x3, x16
  404104:	csel	x5, x0, x5, hi  // hi = pmore
  404108:	and	x14, x14, #0xffffffff
  40410c:	add	x14, x14, x16, lsl #32
  404110:	lsr	x0, x10, #32
  404114:	and	x10, x10, #0xffffffff
  404118:	mul	x3, x2, x10
  40411c:	mul	x17, x6, x10
  404120:	mul	x6, x6, x0
  404124:	madd	x2, x0, x2, x17
  404128:	add	x2, x2, x3, lsr #32
  40412c:	mov	x15, #0x100000000           	// #4294967296
  404130:	add	x15, x6, x15
  404134:	cmp	x17, x2
  404138:	csel	x6, x15, x6, hi  // hi = pmore
  40413c:	add	x15, x6, x2, lsr #32
  404140:	and	x3, x3, #0xffffffff
  404144:	add	x3, x3, x2, lsl #32
  404148:	add	x16, x3, x16, lsr #32
  40414c:	lsr	x2, x4, #32
  404150:	and	x4, x4, #0xffffffff
  404154:	mul	x6, x7, x4
  404158:	mul	x7, x2, x7
  40415c:	mul	x17, x1, x2
  404160:	madd	x1, x1, x4, x7
  404164:	add	x1, x1, x6, lsr #32
  404168:	mov	x18, #0x100000000           	// #4294967296
  40416c:	add	x18, x17, x18
  404170:	cmp	x7, x1
  404174:	csel	x17, x18, x17, hi  // hi = pmore
  404178:	add	x7, x17, x1, lsr #32
  40417c:	and	x6, x6, #0xffffffff
  404180:	add	x1, x6, x1, lsl #32
  404184:	mul	x6, x4, x10
  404188:	mul	x10, x2, x10
  40418c:	mul	x2, x0, x2
  404190:	madd	x0, x0, x4, x10
  404194:	add	x0, x0, x6, lsr #32
  404198:	mov	x4, #0x100000000           	// #4294967296
  40419c:	add	x4, x2, x4
  4041a0:	cmp	x10, x0
  4041a4:	csel	x2, x4, x2, hi  // hi = pmore
  4041a8:	add	x5, x5, x16
  4041ac:	cmp	x5, x3
  4041b0:	cset	x16, cc  // cc = lo, ul, last
  4041b4:	and	x3, x6, #0xffffffff
  4041b8:	add	x3, x3, x0, lsl #32
  4041bc:	add	x3, x3, x15
  4041c0:	cinc	x10, x3, cc  // cc = lo, ul, last
  4041c4:	adds	x1, x5, x1
  4041c8:	cset	x5, cs  // cs = hs, nlast
  4041cc:	add	x4, x10, x7
  4041d0:	cinc	x6, x4, cs  // cs = hs, nlast
  4041d4:	cmp	x3, x15
  4041d8:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  4041dc:	lsr	x0, x0, #32
  4041e0:	cinc	x0, x0, cc  // cc = lo, ul, last
  4041e4:	cmp	x4, x7
  4041e8:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  4041ec:	cinc	x2, x2, cc  // cc = lo, ul, last
  4041f0:	add	x0, x0, x2
  4041f4:	extr	x4, x0, x6, #51
  4041f8:	orr	x14, x14, x1, lsl #13
  4041fc:	cmp	x14, #0x0
  404200:	cset	x5, ne  // ne = any
  404204:	extr	x1, x6, x1, #51
  404208:	orr	x5, x5, x1
  40420c:	tbz	x0, #39, 404470 <ferror@plt+0x30d0>
  404210:	and	x0, x5, #0x1
  404214:	orr	x5, x0, x5, lsr #1
  404218:	orr	x5, x5, x4, lsl #63
  40421c:	lsr	x4, x4, #1
  404220:	b	404474 <ferror@plt+0x30d4>
  404224:	mov	x1, x11
  404228:	b	403e74 <ferror@plt+0x2ad4>
  40422c:	and	x2, x5, #0xf
  404230:	cmp	x2, #0x4
  404234:	b.eq	4044ac <ferror@plt+0x310c>  // b.none
  404238:	adds	x5, x5, #0x4
  40423c:	cinc	x4, x4, cs  // cs = hs, nlast
  404240:	b	4044ac <ferror@plt+0x310c>
  404244:	cbnz	x1, 4044ac <ferror@plt+0x310c>
  404248:	adds	x5, x5, #0x8
  40424c:	cinc	x4, x4, cs  // cs = hs, nlast
  404250:	b	4044ac <ferror@plt+0x310c>
  404254:	cbz	x1, 4044ac <ferror@plt+0x310c>
  404258:	adds	x5, x5, #0x8
  40425c:	cinc	x4, x4, cs  // cs = hs, nlast
  404260:	b	4044ac <ferror@plt+0x310c>
  404264:	and	x5, x13, #0xc00000
  404268:	cmp	x5, #0x400, lsl #12
  40426c:	b.eq	4042b8 <ferror@plt+0x2f18>  // b.none
  404270:	cmp	x5, #0x800, lsl #12
  404274:	b.eq	4042d0 <ferror@plt+0x2f30>  // b.none
  404278:	mov	x0, #0x7fff                	// #32767
  40427c:	cbz	x5, 404288 <ferror@plt+0x2ee8>
  404280:	mov	x5, #0xffffffffffffffff    	// #-1
  404284:	mov	x0, #0x7ffe                	// #32766
  404288:	mov	w2, #0x14                  	// #20
  40428c:	orr	w8, w8, w2
  404290:	mov	x4, x5
  404294:	mov	x3, #0x0                   	// #0
  404298:	mov	x2, x5
  40429c:	bfxil	x3, x4, #0, #48
  4042a0:	bfi	x3, x0, #48, #15
  4042a4:	bfi	x3, x1, #63, #1
  4042a8:	stp	x2, x3, [sp, #16]
  4042ac:	mov	w0, w8
  4042b0:	bl	404834 <ferror@plt+0x3494>
  4042b4:	b	403eb0 <ferror@plt+0x2b10>
  4042b8:	cmp	x1, #0x0
  4042bc:	csetm	x5, ne  // ne = any
  4042c0:	mov	x0, #0x7ffe                	// #32766
  4042c4:	mov	x2, #0x7fff                	// #32767
  4042c8:	csel	x0, x0, x2, ne  // ne = any
  4042cc:	b	404288 <ferror@plt+0x2ee8>
  4042d0:	cmp	x1, #0x0
  4042d4:	csetm	x5, eq  // eq = none
  4042d8:	mov	x0, #0x7ffe                	// #32766
  4042dc:	mov	x2, #0x7fff                	// #32767
  4042e0:	csel	x0, x0, x2, eq  // eq = none
  4042e4:	b	404288 <ferror@plt+0x2ee8>
  4042e8:	mov	x2, #0x1                   	// #1
  4042ec:	sub	x0, x2, x0
  4042f0:	cmp	x0, #0x74
  4042f4:	b.gt	4043f8 <ferror@plt+0x3058>
  4042f8:	cmp	x0, #0x3f
  4042fc:	b.gt	404340 <ferror@plt+0x2fa0>
  404300:	mov	w3, #0x40                  	// #64
  404304:	sub	w3, w3, w0
  404308:	lsl	x2, x4, x3
  40430c:	lsr	x6, x5, x0
  404310:	orr	x2, x2, x6
  404314:	lsl	x3, x5, x3
  404318:	cmp	x3, #0x0
  40431c:	cset	x3, ne  // ne = any
  404320:	orr	x2, x2, x3
  404324:	lsr	x0, x4, x0
  404328:	tst	x2, #0x7
  40432c:	b.ne	404388 <ferror@plt+0x2fe8>  // b.any
  404330:	tbnz	x0, #51, 4043a8 <ferror@plt+0x3008>
  404334:	extr	x5, x0, x2, #3
  404338:	lsr	x4, x0, #3
  40433c:	b	404378 <ferror@plt+0x2fd8>
  404340:	sub	w3, w0, #0x40
  404344:	lsr	x3, x4, x3
  404348:	mov	w2, #0x80                  	// #128
  40434c:	sub	w2, w2, w0
  404350:	lsl	x4, x4, x2
  404354:	cmp	x0, #0x40
  404358:	csel	x0, x4, xzr, ne  // ne = any
  40435c:	orr	x5, x0, x5
  404360:	cmp	x5, #0x0
  404364:	cset	x2, ne  // ne = any
  404368:	orr	x2, x3, x2
  40436c:	lsr	x5, x3, #3
  404370:	ands	x4, x2, #0x7
  404374:	b.ne	404384 <ferror@plt+0x2fe4>  // b.any
  404378:	tbz	w13, #11, 404468 <ferror@plt+0x30c8>
  40437c:	mov	x0, #0x0                   	// #0
  404380:	b	4043b8 <ferror@plt+0x3018>
  404384:	mov	x0, #0x0                   	// #0
  404388:	orr	w8, w8, #0x10
  40438c:	and	x13, x13, #0xc00000
  404390:	cmp	x13, #0x400, lsl #12
  404394:	b.eq	4043d8 <ferror@plt+0x3038>  // b.none
  404398:	cmp	x13, #0x800, lsl #12
  40439c:	b.eq	4043e8 <ferror@plt+0x3048>  // b.none
  4043a0:	cbz	x13, 4043c0 <ferror@plt+0x3020>
  4043a4:	tbz	x0, #51, 4044d4 <ferror@plt+0x3134>
  4043a8:	orr	w8, w8, #0x10
  4043ac:	mov	x4, #0x0                   	// #0
  4043b0:	mov	x5, #0x0                   	// #0
  4043b4:	mov	x0, #0x1                   	// #1
  4043b8:	orr	w8, w8, #0x8
  4043bc:	b	404294 <ferror@plt+0x2ef4>
  4043c0:	and	x3, x2, #0xf
  4043c4:	cmp	x3, #0x4
  4043c8:	b.eq	4043a4 <ferror@plt+0x3004>  // b.none
  4043cc:	adds	x2, x2, #0x4
  4043d0:	cinc	x0, x0, cs  // cs = hs, nlast
  4043d4:	b	4043a4 <ferror@plt+0x3004>
  4043d8:	cbnz	x1, 4043a4 <ferror@plt+0x3004>
  4043dc:	adds	x2, x2, #0x8
  4043e0:	cinc	x0, x0, cs  // cs = hs, nlast
  4043e4:	b	4043a4 <ferror@plt+0x3004>
  4043e8:	cbz	x1, 4043a4 <ferror@plt+0x3004>
  4043ec:	adds	x2, x2, #0x8
  4043f0:	cinc	x0, x0, cs  // cs = hs, nlast
  4043f4:	b	4043a4 <ferror@plt+0x3004>
  4043f8:	orr	x5, x5, x4
  4043fc:	cbz	x5, 404428 <ferror@plt+0x3088>
  404400:	orr	w8, w8, #0x10
  404404:	and	x13, x13, #0xc00000
  404408:	cmp	x13, #0x400, lsl #12
  40440c:	b.eq	404438 <ferror@plt+0x3098>  // b.none
  404410:	cmp	x13, #0x800, lsl #12
  404414:	b.eq	404448 <ferror@plt+0x30a8>  // b.none
  404418:	cmp	x13, #0x0
  40441c:	mov	x5, #0x5                   	// #5
  404420:	csinc	x5, x5, xzr, eq  // eq = none
  404424:	lsr	x5, x5, #3
  404428:	orr	w8, w8, #0x8
  40442c:	mov	x4, #0x0                   	// #0
  404430:	mov	x0, #0x0                   	// #0
  404434:	b	404294 <ferror@plt+0x2ef4>
  404438:	cmp	x1, #0x0
  40443c:	mov	x5, #0x9                   	// #9
  404440:	csinc	x5, x5, xzr, eq  // eq = none
  404444:	b	404424 <ferror@plt+0x3084>
  404448:	cmp	x1, #0x0
  40444c:	mov	x5, #0x9                   	// #9
  404450:	csinc	x5, x5, xzr, ne  // ne = any
  404454:	b	404424 <ferror@plt+0x3084>
  404458:	mov	x4, #0x0                   	// #0
  40445c:	mov	x5, #0x0                   	// #0
  404460:	mov	x9, #0x7fff                	// #32767
  404464:	b	403e94 <ferror@plt+0x2af4>
  404468:	mov	x9, #0x0                   	// #0
  40446c:	b	403e94 <ferror@plt+0x2af4>
  404470:	mov	x9, x12
  404474:	mov	x1, x11
  404478:	add	x0, x9, #0x3, lsl #12
  40447c:	add	x0, x0, #0xfff
  404480:	cmp	x0, #0x0
  404484:	b.le	4042e8 <ferror@plt+0x2f48>
  404488:	tst	x5, #0x7
  40448c:	b.eq	4044ac <ferror@plt+0x310c>  // b.none
  404490:	orr	w8, w8, #0x10
  404494:	and	x2, x13, #0xc00000
  404498:	cmp	x2, #0x400, lsl #12
  40449c:	b.eq	404244 <ferror@plt+0x2ea4>  // b.none
  4044a0:	cmp	x2, #0x800, lsl #12
  4044a4:	b.eq	404254 <ferror@plt+0x2eb4>  // b.none
  4044a8:	cbz	x2, 40422c <ferror@plt+0x2e8c>
  4044ac:	tbz	x4, #52, 4044b8 <ferror@plt+0x3118>
  4044b0:	and	x4, x4, #0xffefffffffffffff
  4044b4:	add	x0, x9, #0x4, lsl #12
  4044b8:	mov	x2, #0x7ffe                	// #32766
  4044bc:	cmp	x0, x2
  4044c0:	b.gt	404264 <ferror@plt+0x2ec4>
  4044c4:	extr	x5, x4, x5, #3
  4044c8:	lsr	x4, x4, #3
  4044cc:	mov	x9, x0
  4044d0:	b	403e94 <ferror@plt+0x2af4>
  4044d4:	extr	x5, x0, x2, #3
  4044d8:	lsr	x4, x0, #3
  4044dc:	mov	x0, #0x0                   	// #0
  4044e0:	b	4043b8 <ferror@plt+0x3018>
  4044e4:	mov	x7, x10
  4044e8:	mov	x12, #0x0                   	// #0
  4044ec:	mov	x14, #0x1                   	// #1
  4044f0:	b	403e44 <ferror@plt+0x2aa4>
  4044f4:	cbz	w0, 404540 <ferror@plt+0x31a0>
  4044f8:	lsr	w4, w0, #31
  4044fc:	cmp	w0, #0x0
  404500:	cneg	w0, w0, lt  // lt = tstop
  404504:	clz	x2, x0
  404508:	mov	w1, #0x403e                	// #16446
  40450c:	sub	w1, w1, w2
  404510:	sxtw	x5, w1
  404514:	mov	w2, #0x402f                	// #16431
  404518:	sub	w1, w2, w1
  40451c:	lsl	x0, x0, x1
  404520:	mov	x2, #0x0                   	// #0
  404524:	mov	x3, #0x0                   	// #0
  404528:	bfxil	x3, x0, #0, #48
  40452c:	bfi	x3, x5, #48, #15
  404530:	bfi	x3, x4, #63, #1
  404534:	fmov	d0, x2
  404538:	fmov	v0.d[1], x3
  40453c:	ret
  404540:	mov	x0, #0x0                   	// #0
  404544:	mov	x5, #0x0                   	// #0
  404548:	mov	x4, #0x0                   	// #0
  40454c:	b	404520 <ferror@plt+0x3180>
  404550:	stp	x29, x30, [sp, #-48]!
  404554:	mov	x29, sp
  404558:	str	d8, [sp, #16]
  40455c:	str	q0, [sp, #32]
  404560:	ldr	x0, [sp, #32]
  404564:	ldr	x1, [sp, #40]
  404568:	mrs	x3, fpcr
  40456c:	ubfx	x2, x1, #48, #15
  404570:	lsr	x4, x1, #63
  404574:	and	w4, w4, #0xff
  404578:	ubfiz	x1, x1, #3, #48
  40457c:	orr	x1, x1, x0, lsr #61
  404580:	lsl	x5, x0, #3
  404584:	add	x6, x2, #0x1
  404588:	tst	x6, #0x7ffe
  40458c:	b.eq	404680 <ferror@plt+0x32e0>  // b.none
  404590:	sub	x2, x2, #0x3, lsl #12
  404594:	sub	x2, x2, #0xc00
  404598:	cmp	x2, #0x7fe
  40459c:	b.le	4045d8 <ferror@plt+0x3238>
  4045a0:	ands	x0, x3, #0xc00000
  4045a4:	b.eq	4047dc <ferror@plt+0x343c>  // b.none
  4045a8:	cmp	x0, #0x400, lsl #12
  4045ac:	csinc	w1, w4, wzr, eq  // eq = none
  4045b0:	cbz	w1, 4047ec <ferror@plt+0x344c>
  4045b4:	cmp	x0, #0x800, lsl #12
  4045b8:	csel	w0, w4, wzr, eq  // eq = none
  4045bc:	cbnz	w0, 4047f4 <ferror@plt+0x3454>
  4045c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4045c4:	mov	x2, #0x7fe                 	// #2046
  4045c8:	mov	w0, #0x14                  	// #20
  4045cc:	cmp	x2, #0x0
  4045d0:	cset	w6, eq  // eq = none
  4045d4:	b	4046a8 <ferror@plt+0x3308>
  4045d8:	cmp	x2, #0x0
  4045dc:	b.le	404608 <ferror@plt+0x3268>
  4045e0:	cmp	xzr, x0, lsl #7
  4045e4:	cset	x0, ne  // ne = any
  4045e8:	orr	x0, x0, x5, lsr #60
  4045ec:	orr	x1, x0, x1, lsl #4
  4045f0:	mov	w0, #0x0                   	// #0
  4045f4:	tst	x1, #0x7
  4045f8:	b.eq	404790 <ferror@plt+0x33f0>  // b.none
  4045fc:	cmp	x2, #0x0
  404600:	cset	w6, eq  // eq = none
  404604:	b	4046a8 <ferror@plt+0x3308>
  404608:	cmn	x2, #0x34
  40460c:	b.lt	404804 <ferror@plt+0x3464>  // b.tstop
  404610:	orr	x0, x1, #0x8000000000000
  404614:	mov	x1, #0x3d                  	// #61
  404618:	sub	x1, x1, x2
  40461c:	cmp	x1, #0x3f
  404620:	b.gt	404650 <ferror@plt+0x32b0>
  404624:	add	w6, w2, #0x3
  404628:	mov	w1, #0x3d                  	// #61
  40462c:	sub	w2, w1, w2
  404630:	lsr	x2, x5, x2
  404634:	lsl	x1, x5, x6
  404638:	cmp	x1, #0x0
  40463c:	cset	x1, ne  // ne = any
  404640:	orr	x2, x2, x1
  404644:	lsl	x1, x0, x6
  404648:	orr	x1, x1, x2
  40464c:	b	404690 <ferror@plt+0x32f0>
  404650:	mov	w6, #0xfffffffd            	// #-3
  404654:	sub	w6, w6, w2
  404658:	lsr	x6, x0, x6
  40465c:	add	w2, w2, #0x43
  404660:	lsl	x0, x0, x2
  404664:	cmp	x1, #0x40
  404668:	csel	x0, x0, xzr, ne  // ne = any
  40466c:	orr	x0, x0, x5
  404670:	cmp	x0, #0x0
  404674:	cset	x1, ne  // ne = any
  404678:	orr	x1, x6, x1
  40467c:	b	404690 <ferror@plt+0x32f0>
  404680:	cbnz	x2, 4046cc <ferror@plt+0x332c>
  404684:	orr	x1, x1, x5
  404688:	cmp	x1, #0x0
  40468c:	cset	x1, ne  // ne = any
  404690:	cmp	x1, #0x0
  404694:	cset	w6, ne  // ne = any
  404698:	tst	x1, #0x7
  40469c:	b.eq	404824 <ferror@plt+0x3484>  // b.none
  4046a0:	mov	w0, #0x0                   	// #0
  4046a4:	mov	x2, #0x0                   	// #0
  4046a8:	orr	w0, w0, #0x10
  4046ac:	and	x5, x3, #0xc00000
  4046b0:	cmp	x5, #0x400, lsl #12
  4046b4:	b.eq	404730 <ferror@plt+0x3390>  // b.none
  4046b8:	cmp	x5, #0x800, lsl #12
  4046bc:	b.eq	404740 <ferror@plt+0x33a0>  // b.none
  4046c0:	cbz	x5, 4046fc <ferror@plt+0x335c>
  4046c4:	cbnz	w6, 404710 <ferror@plt+0x3370>
  4046c8:	b	404714 <ferror@plt+0x3374>
  4046cc:	orr	x0, x1, x5
  4046d0:	cbz	x0, 4047fc <ferror@plt+0x345c>
  4046d4:	lsr	x0, x1, #50
  4046d8:	eor	w0, w0, #0x1
  4046dc:	mov	x6, #0x7fff                	// #32767
  4046e0:	cmp	x2, x6
  4046e4:	csel	w0, w0, wzr, eq  // eq = none
  4046e8:	extr	x1, x1, x5, #60
  4046ec:	and	x1, x1, #0xfffffffffffffff8
  4046f0:	orr	x1, x1, #0x40000000000000
  4046f4:	mov	x2, #0x7ff                 	// #2047
  4046f8:	b	4045f4 <ferror@plt+0x3254>
  4046fc:	and	x7, x1, #0xf
  404700:	add	x5, x1, #0x4
  404704:	cmp	x7, #0x4
  404708:	csel	x1, x5, x1, ne  // ne = any
  40470c:	cbz	w6, 404714 <ferror@plt+0x3374>
  404710:	orr	w0, w0, #0x8
  404714:	tbz	x1, #55, 404790 <ferror@plt+0x33f0>
  404718:	add	x2, x2, #0x1
  40471c:	cmp	x2, #0x7ff
  404720:	b.eq	40475c <ferror@plt+0x33bc>  // b.none
  404724:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  404728:	and	x1, x3, x1, lsr #3
  40472c:	b	4047a4 <ferror@plt+0x3404>
  404730:	add	x5, x1, #0x8
  404734:	cmp	w4, #0x0
  404738:	csel	x1, x5, x1, eq  // eq = none
  40473c:	b	40470c <ferror@plt+0x336c>
  404740:	add	x5, x1, #0x8
  404744:	cmp	w4, #0x0
  404748:	csel	x1, x5, x1, ne  // ne = any
  40474c:	b	40470c <ferror@plt+0x336c>
  404750:	mov	w0, #0x0                   	// #0
  404754:	mov	x2, #0x0                   	// #0
  404758:	b	404710 <ferror@plt+0x3370>
  40475c:	ands	x1, x3, #0xc00000
  404760:	b.eq	404788 <ferror@plt+0x33e8>  // b.none
  404764:	cmp	x1, #0x400, lsl #12
  404768:	csinc	w3, w4, wzr, eq  // eq = none
  40476c:	cbz	w3, 4047cc <ferror@plt+0x342c>
  404770:	cmp	x1, #0x800, lsl #12
  404774:	csel	w3, w4, wzr, eq  // eq = none
  404778:	cmp	w3, #0x0
  40477c:	csetm	x1, eq  // eq = none
  404780:	mov	x3, #0x7fe                 	// #2046
  404784:	csel	x2, x2, x3, ne  // ne = any
  404788:	mov	w3, #0x14                  	// #20
  40478c:	orr	w0, w0, w3
  404790:	lsr	x1, x1, #3
  404794:	cmp	x2, #0x7ff
  404798:	orr	x3, x1, #0x8000000000000
  40479c:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4047a0:	csel	x1, x3, x1, ne  // ne = any
  4047a4:	mov	x3, #0x0                   	// #0
  4047a8:	bfxil	x3, x1, #0, #52
  4047ac:	bfi	x3, x2, #52, #11
  4047b0:	bfi	x3, x4, #63, #1
  4047b4:	fmov	d8, x3
  4047b8:	cbnz	w0, 4047d4 <ferror@plt+0x3434>
  4047bc:	fmov	d0, d8
  4047c0:	ldr	d8, [sp, #16]
  4047c4:	ldp	x29, x30, [sp], #48
  4047c8:	ret
  4047cc:	mov	x1, #0x0                   	// #0
  4047d0:	b	404788 <ferror@plt+0x33e8>
  4047d4:	bl	404834 <ferror@plt+0x3494>
  4047d8:	b	4047bc <ferror@plt+0x341c>
  4047dc:	mov	w0, #0x14                  	// #20
  4047e0:	mov	x2, #0x7ff                 	// #2047
  4047e4:	mov	x1, #0x0                   	// #0
  4047e8:	b	404714 <ferror@plt+0x3374>
  4047ec:	mov	w0, #0x14                  	// #20
  4047f0:	b	4047e0 <ferror@plt+0x3440>
  4047f4:	mov	w0, #0x14                  	// #20
  4047f8:	b	4047e0 <ferror@plt+0x3440>
  4047fc:	mov	w0, #0x0                   	// #0
  404800:	b	4047e0 <ferror@plt+0x3440>
  404804:	mov	x1, #0x1                   	// #1
  404808:	mov	x2, #0x0                   	// #0
  40480c:	mov	w0, #0x0                   	// #0
  404810:	b	4045cc <ferror@plt+0x322c>
  404814:	tbnz	w3, #11, 404750 <ferror@plt+0x33b0>
  404818:	mov	x2, #0x0                   	// #0
  40481c:	mov	w0, #0x0                   	// #0
  404820:	b	404714 <ferror@plt+0x3374>
  404824:	cbnz	x1, 404814 <ferror@plt+0x3474>
  404828:	mov	x2, #0x0                   	// #0
  40482c:	mov	w0, #0x0                   	// #0
  404830:	b	404714 <ferror@plt+0x3374>
  404834:	tbz	w0, #0, 404844 <ferror@plt+0x34a4>
  404838:	movi	v1.2s, #0x0
  40483c:	fdiv	s0, s1, s1
  404840:	mrs	x1, fpsr
  404844:	tbz	w0, #1, 404858 <ferror@plt+0x34b8>
  404848:	fmov	s1, #1.000000000000000000e+00
  40484c:	movi	v2.2s, #0x0
  404850:	fdiv	s0, s1, s2
  404854:	mrs	x1, fpsr
  404858:	tbz	w0, #2, 404878 <ferror@plt+0x34d8>
  40485c:	mov	w1, #0x7f7fffff            	// #2139095039
  404860:	fmov	s1, w1
  404864:	mov	w1, #0xc5ae                	// #50606
  404868:	movk	w1, #0x749d, lsl #16
  40486c:	fmov	s2, w1
  404870:	fadd	s0, s1, s2
  404874:	mrs	x1, fpsr
  404878:	tbz	w0, #3, 404888 <ferror@plt+0x34e8>
  40487c:	movi	v1.2s, #0x80, lsl #16
  404880:	fmul	s0, s1, s1
  404884:	mrs	x1, fpsr
  404888:	tbz	w0, #4, 4048a0 <ferror@plt+0x3500>
  40488c:	mov	w0, #0x7f7fffff            	// #2139095039
  404890:	fmov	s1, w0
  404894:	fmov	s2, #1.000000000000000000e+00
  404898:	fsub	s0, s1, s2
  40489c:	mrs	x0, fpsr
  4048a0:	ret
  4048a4:	nop
  4048a8:	stp	x29, x30, [sp, #-64]!
  4048ac:	mov	x29, sp
  4048b0:	stp	x19, x20, [sp, #16]
  4048b4:	adrp	x20, 415000 <ferror@plt+0x13c60>
  4048b8:	add	x20, x20, #0xdc0
  4048bc:	stp	x21, x22, [sp, #32]
  4048c0:	adrp	x21, 415000 <ferror@plt+0x13c60>
  4048c4:	add	x21, x21, #0xdb8
  4048c8:	sub	x20, x20, x21
  4048cc:	mov	w22, w0
  4048d0:	stp	x23, x24, [sp, #48]
  4048d4:	mov	x23, x1
  4048d8:	mov	x24, x2
  4048dc:	bl	4010d8 <_exit@plt-0x38>
  4048e0:	cmp	xzr, x20, asr #3
  4048e4:	b.eq	404910 <ferror@plt+0x3570>  // b.none
  4048e8:	asr	x20, x20, #3
  4048ec:	mov	x19, #0x0                   	// #0
  4048f0:	ldr	x3, [x21, x19, lsl #3]
  4048f4:	mov	x2, x24
  4048f8:	add	x19, x19, #0x1
  4048fc:	mov	x1, x23
  404900:	mov	w0, w22
  404904:	blr	x3
  404908:	cmp	x20, x19
  40490c:	b.ne	4048f0 <ferror@plt+0x3550>  // b.any
  404910:	ldp	x19, x20, [sp, #16]
  404914:	ldp	x21, x22, [sp, #32]
  404918:	ldp	x23, x24, [sp, #48]
  40491c:	ldp	x29, x30, [sp], #64
  404920:	ret
  404924:	nop
  404928:	ret
  40492c:	nop
  404930:	adrp	x2, 416000 <ferror@plt+0x14c60>
  404934:	mov	x1, #0x0                   	// #0
  404938:	ldr	x2, [x2, #344]
  40493c:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404940 <.fini>:
  404940:	stp	x29, x30, [sp, #-16]!
  404944:	mov	x29, sp
  404948:	ldp	x29, x30, [sp], #16
  40494c:	ret
