

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:40:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305  |cos_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395  |sin_lut_ap_fixed_12_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     20|        -|        -|    -|
|Expression           |        -|     25|        0|     1711|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       38|     19|    13376|    25981|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2089|      224|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       38|     64|    15465|    27952|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      2|        1|        7|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305  |cos_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1379|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395  |sin_lut_ap_fixed_12_6_5_3_0_s  |        2|      1|  704|  1357|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |Total                                     |                               |       38|     19|13376| 25981|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |                      Instance                     |                     Module                    |      Expression     |
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36  |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1  | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28        |myproject_mac_mul_sub_8s_13s_14s_20_1_1        |     i0 * i1 - i2    |
    |myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20      |myproject_mac_muladd_12s_10ns_18ns_18_1_1      |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_20s_24ns_24_1_1_U23       |myproject_mac_muladd_12s_20s_24ns_24_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_7s_18s_18_1_1_U22         |myproject_mac_muladd_12s_7s_18s_18_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_12s_8s_18s_20_1_1_U31         |myproject_mac_muladd_12s_8s_18s_20_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21       |myproject_mac_muladd_12s_9ns_11ns_18_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18       |myproject_mac_muladd_12s_9ns_13ns_18_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19       |myproject_mac_muladd_12s_9ns_16ns_20_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_18s_7s_24s_25_1_1_U32         |myproject_mac_muladd_18s_7s_24s_25_1_1         |     i0 * i1 + i2    |
    |myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24       |myproject_mac_mulsub_14s_14s_18ns_18_1_1       |     i0 - i1 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U25               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U29               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U30               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_7ns_18_1_1_U17               |myproject_mul_mul_12s_7ns_18_1_1               |       i0 * i1       |
    |myproject_mul_mul_12s_7s_18_1_1_U27                |myproject_mul_mul_12s_7s_18_1_1                |       i0 * i1       |
    |myproject_mul_mul_14s_14s_28_1_1_U26               |myproject_mul_mul_14s_14s_28_1_1               |       i0 * i0       |
    |myproject_mul_mul_16s_18s_34_1_1_U35               |myproject_mul_mul_16s_18s_34_1_1               |       i0 * i1       |
    |myproject_mul_mul_16s_25s_43_1_1_U34               |myproject_mul_mul_16s_25s_43_1_1               |       i0 * i1       |
    |myproject_mul_mul_17s_20s_40_1_1_U33               |myproject_mul_mul_17s_20s_40_1_1               |       i0 * i1       |
    +---------------------------------------------------+-----------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1350_p2                          |     *    |      3|  0|  21|          16|          50|
    |mul_ln1192_2_fu_1236_p2                           |     *    |      2|  0|  25|           8|          37|
    |mul_ln1192_3_fu_1327_p2                           |     *    |      3|  0|  17|           8|          45|
    |mul_ln1192_4_fu_1359_p2                           |     *    |      3|  0|  21|           8|          48|
    |mul_ln1192_6_fu_1288_p2                           |     *    |      2|  0|  29|          16|          41|
    |mul_ln1192_7_fu_1338_p2                           |     *    |      3|  0|  30|          16|          53|
    |mul_ln1192_9_fu_1309_p2                           |     *    |      2|  0|  22|          16|          34|
    |mul_ln700_1_fu_1094_p2                            |     *    |      2|  0|  50|          20|          26|
    |mul_ln700_2_fu_997_p2                             |     *    |      2|  0|  40|          28|          26|
    |mul_ln700_3_fu_1116_p2                            |     *    |      3|  0|  21|          16|          48|
    |r_V_18_fu_1003_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_19_fu_1012_p2                                 |     *    |      0|  0|  49|           9|           9|
    |r_V_21_fu_1136_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_22_fu_1297_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_23_fu_1145_p2                                 |     *    |      0|  0|  49|           9|           9|
    |r_V_24_fu_1154_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_26_fu_1171_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_29_fu_1318_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_31_fu_1197_p2                                 |     *    |      0|  0|  40|           8|           8|
    |r_V_35_fu_904_p2                                  |     *    |      0|  0|  40|           8|           8|
    |ret_V_28_fu_1045_p2                               |     *    |      0|  0|   8|          13|           4|
    |add_ln1192_23_fu_709_p2                           |     +    |      0|  0|  18|          18|          18|
    |add_ln1192_2_fu_805_p2                            |     +    |      0|  0|  22|          15|          15|
    |add_ln1192_3_fu_811_p2                            |     +    |      0|  0|  20|          13|          13|
    |add_ln1192_fu_821_p2                              |     +    |      0|  0|  18|          15|          15|
    |add_ln700_1_fu_968_p2                             |     +    |      0|  0|  18|          24|          24|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V  |     +    |      0|  0|  19|          12|          12|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V  |     +    |      0|  0|  19|          12|           6|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V  |     +    |      0|  0|  18|          12|           5|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V  |     +    |      0|  0|  19|          12|           4|
    |r_V_30_fu_843_p2                                  |     +    |      0|  0|  18|          11|          11|
    |ret_V_11_fu_753_p2                                |     +    |      0|  0|  21|          14|           6|
    |ret_V_13_fu_650_p2                                |     +    |      0|  0|  21|          14|           6|
    |ret_V_16_fu_767_p2                                |     +    |      0|  0|  16|           9|           5|
    |ret_V_18_fu_1121_p2                               |     +    |      0|  0|  32|          25|          19|
    |ret_V_23_fu_1036_p2                               |     +    |      0|  0|  16|           9|           5|
    |ret_V_30_fu_536_p2                                |     +    |      0|  0|  25|          18|          12|
    |ret_V_31_fu_1215_p2                               |     +    |      0|  0|  31|          24|          24|
    |ret_V_33_fu_1394_p2                               |     +    |      0|  0|  55|          48|          43|
    |ret_V_37_fu_1266_p2                               |     +    |      0|  0|  18|          48|          48|
    |ret_V_41_fu_1364_p2                               |     +    |      0|  0|  67|          60|          55|
    |ret_V_44_fu_715_p2                                |     +    |      0|  0|  18|          18|          11|
    |ret_V_45_fu_1379_p2                               |     +    |      0|  0|  61|          54|          49|
    |ret_V_7_fu_1075_p2                                |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_877_p2                                   |     +    |      0|  0|  18|          13|           8|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V  |     -    |      0|  0|  19|          12|          12|
    |r_V_11_fu_948_p2                                  |     -    |      0|  0|  33|          26|          26|
    |r_V_15_fu_984_p2                                  |     -    |      0|  0|  33|          26|          26|
    |r_V_32_fu_862_p2                                  |     -    |      0|  0|  20|           1|          13|
    |r_V_33_fu_573_p2                                  |     -    |      0|  0|  25|          18|          18|
    |r_V_34_fu_1054_p2                                 |     -    |      0|  0|  16|           1|           9|
    |r_V_36_fu_915_p2                                  |     -    |      0|  0|  22|          15|          15|
    |r_V_38_fu_676_p2                                  |     -    |      0|  0|  25|          18|          18|
    |r_V_39_fu_703_p2                                  |     -    |      0|  0|  25|          18|          18|
    |ret_V_29_fu_853_p2                                |     -    |      0|  0|  18|          15|          15|
    |ret_V_32_fu_871_p2                                |     -    |      0|  0|  18|          13|          13|
    |ret_V_34_fu_735_p2                                |     -    |      0|  0|  20|          13|          13|
    |ret_V_35_fu_640_p2                                |     -    |      0|  0|  20|          13|          13|
    |sub_ln1192_fu_929_p2                              |     -    |      0|  0|  18|          24|          24|
    |sub_ln700_1_fu_1249_p2                            |     -    |      0|  0|  18|          48|          48|
    |sub_ln700_fu_1107_p2                              |     -    |      0|  0|  43|          36|          36|
    |sub_ln703_fu_626_p2                               |     -    |      0|  0|  18|          12|          12|
    |ap_block_pp0_stage0_01001                         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                     |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                             |          |     25|  0|1711|        1074|        1258|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1763                                   |   24|   0|   24|          0|
    |ap_CS_fsm                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg  |    1|   0|    1|          0|
    |lhs_V_2_reg_1657                                       |   13|   0|   13|          0|
    |mul_ln1192_10_reg_1918                                 |   54|   0|   54|          0|
    |mul_ln1192_2_reg_1873                                  |   48|   0|   48|          0|
    |mul_ln1192_3_reg_1908                                  |   48|   0|   48|          0|
    |mul_ln1192_4_reg_1923                                  |   48|   0|   48|          0|
    |mul_ln1192_6_reg_1888                                  |   53|   0|   53|          0|
    |mul_ln1192_7_reg_1913                                  |   60|   0|   60|          0|
    |mul_ln1192_9_reg_1898                                  |   50|   0|   50|          0|
    |mul_ln1192_reg_1600                                    |   18|   0|   18|          0|
    |mul_ln700_2_reg_1768                                   |   48|   0|   48|          0|
    |mul_ln700_3_reg_1833                                   |   48|   0|   48|          0|
    |mul_ln728_reg_1722                                     |   18|   0|   18|          0|
    |p_0_reg_1677                                           |    8|   0|    8|          0|
    |p_10_reg_1798                                          |    8|   0|    8|          0|
    |p_11_reg_1863                                          |    8|   0|    8|          0|
    |p_1_reg_1808                                           |    8|   0|    8|          0|
    |p_2_reg_1813                                           |    8|   0|    8|          0|
    |p_3_reg_1705                                           |    8|   0|    8|          0|
    |p_4_reg_1689                                           |    8|   0|    8|          0|
    |p_5_reg_1783                                           |    8|   0|    8|          0|
    |p_6_reg_1848                                           |    8|   0|    8|          0|
    |p_7_reg_1793                                           |    8|   0|    8|          0|
    |p_8_reg_1823                                           |    8|   0|    8|          0|
    |p_9_reg_1878                                           |    8|   0|    8|          0|
    |p_Val2_10_reg_1563                                     |   12|   0|   12|          0|
    |p_Val2_10_reg_1563_pp0_iter1_reg                       |   12|   0|   12|          0|
    |p_Val2_1_reg_1571                                      |   12|   0|   12|          0|
    |p_Val2_2_reg_1578                                      |   12|   0|   12|          0|
    |p_Val2_3_reg_1591                                      |   12|   0|   12|          0|
    |p_Val2_4_reg_1699                                      |    8|   0|    8|          0|
    |p_Val2_5_reg_1694                                      |    8|   0|    8|          0|
    |p_Val2_6_reg_1742                                      |    8|   0|    8|          0|
    |p_Val2_7_reg_1605                                      |   12|   0|   12|          0|
    |p_Val2_s_reg_1684                                      |    8|   0|    8|          0|
    |r_V_11_reg_1753                                        |   26|   0|   26|          0|
    |r_V_14_reg_1711                                        |   24|   0|   24|          0|
    |r_V_17_reg_1717                                        |   28|   0|   28|          0|
    |r_V_18_reg_1773                                        |   16|   0|   16|          0|
    |r_V_20_reg_1838                                        |   43|   0|   43|          0|
    |r_V_21_reg_1843                                        |   16|   0|   16|          0|
    |r_V_22_reg_1893                                        |   16|   0|   16|          0|
    |r_V_25_reg_1853                                        |   34|   0|   34|          0|
    |r_V_26_reg_1858                                        |   16|   0|   16|          0|
    |r_V_29_reg_1903                                        |   16|   0|   16|          0|
    |r_V_35_reg_1747                                        |   16|   0|   16|          0|
    |r_V_5_reg_1818                                         |   40|   0|   40|          0|
    |ret_V_16_reg_1727                                      |    9|   0|    9|          0|
    |ret_V_20_reg_1622                                      |   20|   0|   20|          0|
    |ret_V_23_reg_1788                                      |    9|   0|    9|          0|
    |ret_V_28_reg_1803                                      |   17|   0|   17|          0|
    |ret_V_29_reg_1732                                      |   15|   0|   15|          0|
    |ret_V_29_reg_1732_pp0_iter5_reg                        |   15|   0|   15|          0|
    |ret_V_34_reg_1672                                      |   13|   0|   13|          0|
    |ret_V_34_reg_1672_pp0_iter4_reg                        |   13|   0|   13|          0|
    |ret_V_38_reg_1778                                      |   25|   0|   25|          0|
    |ret_V_6_reg_1737                                       |   20|   0|   20|          0|
    |ret_V_9_reg_1758                                       |   20|   0|   20|          0|
    |sext_ln1118_13_reg_1647                                |   13|   0|   18|          5|
    |sext_ln728_reg_1637                                    |   18|   0|   18|          0|
    |sext_ln728_reg_1637_pp0_iter2_reg                      |   18|   0|   18|          0|
    |shl_ln_reg_1662                                        |   12|   0|   14|          2|
    |shl_ln_reg_1662_pp0_iter3_reg                          |   12|   0|   14|          2|
    |sub_ln700_reg_1828                                     |   36|   0|   36|          0|
    |trunc_ln708_11_reg_1933                                |   12|   0|   12|          0|
    |trunc_ln708_1_reg_1868                                 |   12|   0|   12|          0|
    |trunc_ln708_4_reg_1667                                 |   12|   0|   12|          0|
    |trunc_ln708_5_reg_1883                                 |   12|   0|   12|          0|
    |trunc_ln708_6_reg_1617                                 |   12|   0|   12|          0|
    |trunc_ln708_7_reg_1652                                 |   12|   0|   12|          0|
    |trunc_ln708_8_reg_1928                                 |   12|   0|   12|          0|
    |trunc_ln708_9_reg_1627                                 |   12|   0|   12|          0|
    |trunc_ln708_s_reg_1632                                 |   12|   0|   12|          0|
    |trunc_ln_reg_1642                                      |   12|   0|   12|          0|
    |x_V_ap_vld_preg                                        |    1|   0|    1|          0|
    |x_V_preg                                               |  192|   0|  192|          0|
    |p_3_reg_1705                                           |   64|  32|    8|          0|
    |p_Val2_1_reg_1571                                      |   64|  32|   12|          0|
    |p_Val2_2_reg_1578                                      |   64|  32|   12|          0|
    |p_Val2_3_reg_1591                                      |   64|  32|   12|          0|
    |p_Val2_7_reg_1605                                      |   64|  32|   12|          0|
    |trunc_ln708_1_reg_1868                                 |   64|  32|   12|          0|
    |trunc_ln708_5_reg_1883                                 |   64|  32|   12|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 2089| 224| 1730|          9|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 11 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i12 %p_Val2_10 to i18" [firmware/myproject.cpp:54]   --->   Operation 13 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %p_Val2_10 to i20" [firmware/myproject.cpp:53]   --->   Operation 14 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 18 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %p_Val2_3 to i18" [firmware/myproject.cpp:50]   --->   Operation 19 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i18 %sext_ln1192_1, 45" [firmware/myproject.cpp:50]   --->   Operation 20 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i192 %x_V_read to i12" [firmware/myproject.cpp:51]   --->   Operation 21 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [4/4] (2.53ns)   --->   "%p_Val2_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 22 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.74ns)   --->   "%sub_ln703_1 = sub i12 %p_Val2_10, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 23 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [4/4] (2.53ns)   --->   "%p_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 24 'call' 'p_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln703_2 = add i12 %p_Val2_3, -25" [firmware/myproject.cpp:51]   --->   Operation 25 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 26 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:51]   --->   Operation 27 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 28 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [4/4] (2.53ns)   --->   "%p_3 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 29 'call' 'p_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 30 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i12 %p_Val2_7 to i18" [firmware/myproject.cpp:53]   --->   Operation 31 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1192_5 = mul i18 %sext_ln1118_24, 151" [firmware/myproject.cpp:53]   --->   Operation 32 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i18 %mul_ln1192_5, 3456" [firmware/myproject.cpp:53]   --->   Operation 33 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_39, i32 6, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 34 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.49ns) (grouped into DSP with root node ret_V_20)   --->   "%mul_ln703 = mul i20 %sext_ln703, 151" [firmware/myproject.cpp:53]   --->   Operation 35 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_20 = add i20 %mul_ln703, 18048" [firmware/myproject.cpp:53]   --->   Operation 36 'add' 'ret_V_20' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln700_5 = mul i18 %sext_ln700, 312" [firmware/myproject.cpp:54]   --->   Operation 37 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_7, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 38 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i18 %mul_ln700_5, %rhs_V_6" [firmware/myproject.cpp:54]   --->   Operation 39 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_42, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 40 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln1192_8 = mul i18 %sext_ln1118_24, 183" [firmware/myproject.cpp:54]   --->   Operation 41 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i18 %mul_ln1192_8, 704" [firmware/myproject.cpp:54]   --->   Operation 42 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_43, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 43 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 44 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 44 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.74ns)   --->   "%add_ln703 = add i12 %p_Val2_2, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 45 'add' 'add_ln703' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [4/4] (2.53ns)   --->   "%p_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 46 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %p_Val2_2 to i18" [firmware/myproject.cpp:53]   --->   Operation 47 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i18 %sext_ln728, -45" [firmware/myproject.cpp:50]   --->   Operation 48 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i18 %mul_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 49 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%ret_V_30 = add i18 %add_ln1192_4, 3200" [firmware/myproject.cpp:50]   --->   Operation 50 'add' 'ret_V_30' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_30, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [3/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 52 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [3/4] (4.33ns)   --->   "%p_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 53 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 54 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_2, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 55 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i17 %shl_ln1118_3 to i18" [firmware/myproject.cpp:51]   --->   Operation 56 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_2, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 57 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i15 %shl_ln1118_4 to i18" [firmware/myproject.cpp:51]   --->   Operation 58 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%r_V_33 = sub i18 %sext_ln1118_13, %sext_ln1118_14" [firmware/myproject.cpp:51]   --->   Operation 59 'sub' 'r_V_33' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %r_V_33, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 60 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 61 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 62 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [3/4] (4.33ns)   --->   "%p_3 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 63 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 64 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 65 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i12 %p_Val2_10 to i24" [firmware/myproject.cpp:53]   --->   Operation 66 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i20 %ret_V_20 to i24" [firmware/myproject.cpp:53]   --->   Operation 67 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%mul_ln700_4 = mul i24 %sext_ln700_9, %sext_ln700_10" [firmware/myproject.cpp:53]   --->   Operation 68 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_7, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 69 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add i24 %mul_ln700_4, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 70 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_40, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 71 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 72 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 73 [4/4] (2.53ns)   --->   "%p_10 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 73 'call' 'p_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i12 %p_Val2_10 to i13" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_2, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 75 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %shl_ln to i18" [firmware/myproject.cpp:50]   --->   Operation 76 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 77 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [3/4] (4.33ns)   --->   "%p_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 78 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 79 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i12 %p_Val2_10, %p_Val2_3" [firmware/myproject.cpp:50]   --->   Operation 80 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i12 %sub_ln703, 18" [firmware/myproject.cpp:50]   --->   Operation 81 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 82 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [2/4] (4.33ns)   --->   "%p_Val2_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 83 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [2/4] (4.33ns)   --->   "%p_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 84 'call' 'p_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 86 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 87 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 88 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 89 [2/4] (4.33ns)   --->   "%p_3 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 89 'call' 'p_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i12 %p_Val2_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 90 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.74ns)   --->   "%ret_V_35 = sub i13 %lhs_V_2, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 91 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i13 %ret_V_35 to i14" [firmware/myproject.cpp:52]   --->   Operation 92 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.75ns)   --->   "%ret_V_13 = add nsw i14 %lhs_V_4, 44" [firmware/myproject.cpp:52]   --->   Operation 93 'add' 'ret_V_13' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i14 %ret_V_13 to i18" [firmware/myproject.cpp:52]   --->   Operation 94 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_3, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 95 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.49ns) (grouped into DSP with root node ret_V_36)   --->   "%mul_ln1193 = mul i18 %sext_ln1118_21, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 96 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_36 = sub i18 %lhs_V_5, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 97 'sub' 'ret_V_36' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_36, i32 6, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 98 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 99 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 100 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 101 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 102 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 102 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [3/4] (4.33ns)   --->   "%p_10 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 103 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 104 [1/1] (0.79ns)   --->   "%r_V_38 = sub i18 %sext_ln1118_13, %sext_ln1118_4" [firmware/myproject.cpp:54]   --->   Operation 104 'sub' 'r_V_38' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_7, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 105 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i17 %shl_ln1118_7 to i18" [firmware/myproject.cpp:54]   --->   Operation 106 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_7, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 107 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i14 %shl_ln1118_8 to i18" [firmware/myproject.cpp:54]   --->   Operation 108 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.79ns)   --->   "%r_V_39 = sub i18 %sext_ln1118_26, %sext_ln1118_27" [firmware/myproject.cpp:54]   --->   Operation 109 'sub' 'r_V_39' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_23 = add i18 %r_V_38, %r_V_39" [firmware/myproject.cpp:54]   --->   Operation 110 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_44 = add i18 %add_ln1192_23, 1536" [firmware/myproject.cpp:54]   --->   Operation 111 'add' 'ret_V_44' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_44, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 112 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [4/4] (2.53ns)   --->   "%p_11 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 113 'call' 'p_11' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i12 %p_Val2_1 to i13" [firmware/myproject.cpp:50]   --->   Operation 114 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.74ns)   --->   "%ret_V_34 = sub i13 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 115 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/4] (2.86ns)   --->   "%p_0 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:50]   --->   Operation 116 'call' 'p_0' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [2/4] (4.33ns)   --->   "%p_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 117 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 118 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 119 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/4] (2.86ns)   --->   "%p_Val2_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 120 'call' 'p_Val2_s' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [1/4] (2.86ns)   --->   "%p_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 121 'call' 'p_4' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [1/4] (2.86ns)   --->   "%p_Val2_5 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 122 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 123 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [1/4] (2.86ns)   --->   "%p_Val2_4 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 124 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 125 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [1/1] (0.74ns)   --->   "%add_ln703_3 = add i12 %p_Val2_7, -4" [firmware/myproject.cpp:51]   --->   Operation 126 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 127 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [1/4] (2.86ns)   --->   "%p_3 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_3)" [firmware/myproject.cpp:51]   --->   Operation 128 'call' 'p_3' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_13 = sext i12 %p_Val2_7 to i24" [firmware/myproject.cpp:52]   --->   Operation 129 'sext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_14 = mul i24 %r_V_13, %r_V_13" [firmware/myproject.cpp:52]   --->   Operation 130 'mul' 'r_V_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i13 %ret_V_34 to i14" [firmware/myproject.cpp:52]   --->   Operation 131 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.75ns)   --->   "%ret_V_11 = add nsw i14 %lhs_V_3, 35" [firmware/myproject.cpp:52]   --->   Operation 132 'add' 'ret_V_11' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_16 = sext i14 %ret_V_11 to i28" [firmware/myproject.cpp:52]   --->   Operation 133 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i28 %r_V_16, %r_V_16" [firmware/myproject.cpp:52]   --->   Operation 134 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 135 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i18 %sext_ln728, -43" [firmware/myproject.cpp:53]   --->   Operation 136 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/4] (2.86ns)   --->   "%p_Val2_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_7)" [firmware/myproject.cpp:53]   --->   Operation 137 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i8 %p_Val2_9 to i9" [firmware/myproject.cpp:53]   --->   Operation 138 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.70ns)   --->   "%ret_V_16 = add i9 %sext_ln703_5, 27" [firmware/myproject.cpp:53]   --->   Operation 139 'add' 'ret_V_16' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 140 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 141 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 142 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [2/4] (4.33ns)   --->   "%p_10 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 143 'call' 'p_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 144 [3/4] (4.33ns)   --->   "%p_11 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 144 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %p_Val2_1 to i20" [firmware/myproject.cpp:50]   --->   Operation 145 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%r_V_6 = sext i12 %p_Val2_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 146 'sext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%r_V = sext i12 %p_Val2_2 to i13" [firmware/myproject.cpp:50]   --->   Operation 147 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %p_Val2_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 148 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i14 %shl_ln to i15" [firmware/myproject.cpp:50]   --->   Operation 149 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i8 %p_0 to i16" [firmware/myproject.cpp:50]   --->   Operation 150 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %p_0 to i13" [firmware/myproject.cpp:50]   --->   Operation 151 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_0, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 152 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %tmp_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 153 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.76ns)   --->   "%add_ln1192_2 = add i15 %sext_ln1118_8, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 154 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.74ns)   --->   "%add_ln1192_3 = add i13 %r_V, %sext_ln1118_7" [firmware/myproject.cpp:50]   --->   Operation 155 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i13 %add_ln1192_3 to i15" [firmware/myproject.cpp:50]   --->   Operation 156 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192 = add i15 %add_ln1192_2, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 157 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [1/4] (2.86ns)   --->   "%p_s = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 158 'call' 'p_s' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %p_s to i11" [firmware/myproject.cpp:50]   --->   Operation 159 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %p_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 160 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i10 %tmp_3 to i11" [firmware/myproject.cpp:50]   --->   Operation 161 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.72ns)   --->   "%r_V_30 = add i11 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:50]   --->   Operation 162 'add' 'r_V_30' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i11 %r_V_30 to i15" [firmware/myproject.cpp:50]   --->   Operation 163 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_29 = sub i15 %add_ln1192, %sext_ln1118_11" [firmware/myproject.cpp:50]   --->   Operation 164 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%r_V_9 = sext i12 %p_Val2_3 to i24" [firmware/myproject.cpp:50]   --->   Operation 165 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 166 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 167 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 167 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 168 [1/1] (0.74ns)   --->   "%r_V_32 = sub i13 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 168 'sub' 'r_V_32' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i8 %p_Val2_s to i13" [firmware/myproject.cpp:51]   --->   Operation 169 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i13 %r_V_32, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 170 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V = add i13 %ret_V_32, 207" [firmware/myproject.cpp:51]   --->   Operation 171 'add' 'ret_V' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i13 %ret_V to i20" [firmware/myproject.cpp:51]   --->   Operation 172 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i8 %p_4 to i20" [firmware/myproject.cpp:51]   --->   Operation 173 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.49ns) (grouped into DSP with root node ret_V_6)   --->   "%mul_ln728_1 = mul i20 %sext_ln728_3, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 174 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_5, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 175 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i14 %tmp_5 to i20" [firmware/myproject.cpp:51]   --->   Operation 176 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_6 = sub i20 %mul_ln728_1, %sext_ln1193_3" [firmware/myproject.cpp:51]   --->   Operation 177 'sub' 'ret_V_6' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/4] (2.86ns)   --->   "%p_Val2_6 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 178 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i8 %p_Val2_4 to i16" [firmware/myproject.cpp:51]   --->   Operation 179 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.55ns)   --->   "%r_V_35 = mul i16 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 180 'mul' 'r_V_35' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 181 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 182 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 182 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 183 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i24 %r_V_6, %r_V_6" [firmware/myproject.cpp:52]   --->   Operation 183 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln703 = shl i24 %r_V_7, 2" [firmware/myproject.cpp:52]   --->   Operation 184 'shl' 'shl_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.76ns)   --->   "%r_V_36 = sub i15 %sext_ln1118_5, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 185 'sub' 'r_V_36' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %r_V_36, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 186 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i24 %r_V_7, %shl_ln703" [firmware/myproject.cpp:52]   --->   Operation 187 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i21 %rhs_V_1 to i24" [firmware/myproject.cpp:52]   --->   Operation 188 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i24 %r_V_9, %r_V_9" [firmware/myproject.cpp:52]   --->   Operation 189 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i24 %r_V_10 to i26" [firmware/myproject.cpp:52]   --->   Operation 190 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i26 @_ssdm_op_BitConcatenate.i26.i24.i2(i24 %r_V_10, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 191 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.84ns)   --->   "%r_V_11 = sub i26 %shl_ln1118_5, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 192 'sub' 'r_V_11' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i8 %p_3 to i20" [firmware/myproject.cpp:52]   --->   Operation 193 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.49ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_37 = mul i20 %sext_ln1118, %sext_ln1118_19" [firmware/myproject.cpp:52]   --->   Operation 194 'mul' 'r_V_37' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_2, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 195 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i18 %lhs_V_1 to i20" [firmware/myproject.cpp:52]   --->   Operation 196 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_9 = add i20 %r_V_37, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 197 'add' 'ret_V_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i24 %sub_ln1192, %sext_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 198 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i24 %r_V_14 to i26" [firmware/myproject.cpp:52]   --->   Operation 199 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i26 @_ssdm_op_BitConcatenate.i26.i24.i2(i24 %r_V_14, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 200 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.84ns)   --->   "%r_V_15 = sub i26 %shl_ln1118_6, %sext_ln1118_20" [firmware/myproject.cpp:52]   --->   Operation 201 'sub' 'r_V_15' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i26 %r_V_15 to i48" [firmware/myproject.cpp:52]   --->   Operation 202 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i28 %r_V_17 to i48" [firmware/myproject.cpp:52]   --->   Operation 203 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (2.87ns)   --->   "%mul_ln700_2 = mul i48 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 204 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (1.55ns)   --->   "%r_V_18 = mul i16 %sext_ln1118_6, %sext_ln1118_6" [firmware/myproject.cpp:52]   --->   Operation 205 'mul' 'r_V_18' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 206 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i9 %ret_V_16 to i18" [firmware/myproject.cpp:53]   --->   Operation 207 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (1.46ns)   --->   "%r_V_19 = mul i18 %sext_ln1116_4, %sext_ln1116_4" [firmware/myproject.cpp:53]   --->   Operation 208 'mul' 'r_V_19' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i18 %r_V_19 to i25" [firmware/myproject.cpp:53]   --->   Operation 209 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln728, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 210 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i24 %lhs_V_6 to i25" [firmware/myproject.cpp:53]   --->   Operation 211 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln1193_1 = mul i25 %sext_ln728_6, -43" [firmware/myproject.cpp:53]   --->   Operation 212 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i25 %mul_ln1193_1, %sext_ln728_7" [firmware/myproject.cpp:53]   --->   Operation 213 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/4] (2.86ns)   --->   "%p_5 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 214 'call' 'p_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 215 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 215 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i8 %p_Val2_4 to i9" [firmware/myproject.cpp:54]   --->   Operation 216 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.70ns)   --->   "%ret_V_23 = add i9 %sext_ln703_6, 30" [firmware/myproject.cpp:54]   --->   Operation 217 'add' 'ret_V_23' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/4] (2.86ns)   --->   "%p_7 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 218 'call' 'p_7' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 219 [1/4] (2.86ns)   --->   "%p_10 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 219 'call' 'p_10' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 220 [2/4] (4.33ns)   --->   "%p_11 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 220 'call' 'p_11' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i13 %ret_V_34 to i17" [firmware/myproject.cpp:50]   --->   Operation 221 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (1.89ns)   --->   "%ret_V_28 = mul i17 %sext_ln1193_1, 11" [firmware/myproject.cpp:50]   --->   Operation 222 'mul' 'ret_V_28' <Predicate = true> <Delay = 1.89> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/4] (2.86ns)   --->   "%p_1 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 223 'call' 'p_1' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 224 [1/4] (2.86ns)   --->   "%p_2 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 224 'call' 'p_2' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i8 %p_Val2_6 to i9" [firmware/myproject.cpp:51]   --->   Operation 225 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.70ns)   --->   "%r_V_34 = sub i9 0, %sext_ln1253" [firmware/myproject.cpp:51]   --->   Operation 226 'sub' 'r_V_34' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i16 %r_V_35 to i17" [firmware/myproject.cpp:51]   --->   Operation 227 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %r_V_34, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 228 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i15 %tmp to i17" [firmware/myproject.cpp:51]   --->   Operation 229 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.78ns)   --->   "%ret_V_7 = add i17 %sext_ln1118_15, %sext_ln700_11" [firmware/myproject.cpp:51]   --->   Operation 230 'add' 'ret_V_7' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i20 %ret_V_6 to i40" [firmware/myproject.cpp:51]   --->   Operation 231 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i17 %ret_V_7 to i40" [firmware/myproject.cpp:51]   --->   Operation 232 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i40 %sext_ln1118_17, %sext_ln1118_16" [firmware/myproject.cpp:51]   --->   Operation 233 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 234 [1/4] (2.86ns)   --->   "%p_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %p_Val2_10)" [firmware/myproject.cpp:51]   --->   Operation 234 'call' 'p_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 235 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 235 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i26 %r_V_11 to i36" [firmware/myproject.cpp:52]   --->   Operation 236 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i20 %ret_V_9 to i36" [firmware/myproject.cpp:52]   --->   Operation 237 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (2.73ns)   --->   "%mul_ln700_1 = mul i36 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 238 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %add_ln700_1, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 239 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.92ns)   --->   "%sub_ln700 = sub i36 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 240 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %r_V_18 to i48" [firmware/myproject.cpp:52]   --->   Operation 241 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (3.74ns)   --->   "%mul_ln700_3 = mul i48 %sext_ln700_8, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 242 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 243 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 244 [1/1] (0.83ns)   --->   "%ret_V_18 = add i25 %ret_V_38, 438272" [firmware/myproject.cpp:53]   --->   Operation 244 'add' 'ret_V_18' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i25 %ret_V_18 to i43" [firmware/myproject.cpp:53]   --->   Operation 245 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %r_V_35 to i43" [firmware/myproject.cpp:53]   --->   Operation 246 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i43 %sext_ln1118_23, %sext_ln1118_22" [firmware/myproject.cpp:53]   --->   Operation 247 'mul' 'r_V_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i8 %p_5 to i16" [firmware/myproject.cpp:53]   --->   Operation 248 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.55ns)   --->   "%r_V_21 = mul i16 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:53]   --->   Operation 249 'mul' 'r_V_21' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/4] (2.86ns)   --->   "%p_6 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 250 'call' 'p_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i9 %ret_V_23 to i18" [firmware/myproject.cpp:54]   --->   Operation 251 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (1.46ns)   --->   "%r_V_23 = mul i18 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:54]   --->   Operation 252 'mul' 'r_V_23' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i8 %p_7 to i16" [firmware/myproject.cpp:54]   --->   Operation 253 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (1.55ns)   --->   "%r_V_24 = mul i16 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:54]   --->   Operation 254 'mul' 'r_V_24' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i18 %r_V_23 to i34" [firmware/myproject.cpp:54]   --->   Operation 255 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %r_V_24 to i34" [firmware/myproject.cpp:54]   --->   Operation 256 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_25 = mul i34 %sext_ln1118_25, %sext_ln1116_9" [firmware/myproject.cpp:54]   --->   Operation 257 'mul' 'r_V_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i8 %p_10 to i16" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (1.55ns)   --->   "%r_V_26 = mul i16 %sext_ln1116_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 259 'mul' 'r_V_26' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/4] (2.86ns)   --->   "%p_11 = call fastcc i8 @"cos_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 260 'call' 'p_11' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i15 %ret_V_29 to i16" [firmware/myproject.cpp:50]   --->   Operation 261 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%add_ln1192_1 = add i16 %sext_ln1193_2, -4992" [firmware/myproject.cpp:50]   --->   Operation 262 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_1 = sext i16 %add_ln1192_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 263 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i8 %p_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 264 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i24 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 265 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%lhs_V = call i23 @_ssdm_op_BitConcatenate.i23.i17.i6(i17 %ret_V_28, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 266 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i23 %lhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 267 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %mul_ln700, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 268 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %p_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 269 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (1.55ns)   --->   "%r_V_31 = mul i16 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 270 'mul' 'r_V_31' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %r_V_31, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 271 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%rhs_V = sext i22 %tmp_4 to i24" [firmware/myproject.cpp:50]   --->   Operation 272 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.83ns)   --->   "%ret_V_31 = add i24 %add_ln700, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 273 'add' 'ret_V_31' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_31, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 274 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i40 %r_V_5 to i48" [firmware/myproject.cpp:51]   --->   Operation 275 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i8 %p_8 to i48" [firmware/myproject.cpp:51]   --->   Operation 276 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (3.15ns)   --->   "%mul_ln1192_2 = mul i48 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 277 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.15> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/4] (2.86ns)   --->   "%p_9 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 278 'call' 'p_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i48 @_ssdm_op_BitConcatenate.i48.i36.i12(i36 %sub_ln700, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 279 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i48 %shl_ln700_1, %mul_ln700_3" [firmware/myproject.cpp:52]   --->   Operation 280 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/4] (2.86ns)   --->   "%p_Val2_8 = call fastcc i8 @"sin_lut<ap_fixed<12, 6, 5, 3, 0> >"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 281 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_s = call i44 @_ssdm_op_BitConcatenate.i44.i8.i36(i8 %p_Val2_8, i36 0)" [firmware/myproject.cpp:52]   --->   Operation 282 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i44 %tmp_s to i48" [firmware/myproject.cpp:52]   --->   Operation 283 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%ret_V_37 = add i48 %sub_ln700_1, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 284 'add' 'ret_V_37' <Predicate = true> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %ret_V_37, i32 36, i32 47)" [firmware/myproject.cpp:52]   --->   Operation 285 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i43 %r_V_20 to i53" [firmware/myproject.cpp:53]   --->   Operation 286 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i16 %r_V_21 to i53" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (3.45ns)   --->   "%mul_ln1192_6 = mul i53 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 288 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i8 %p_6 to i16" [firmware/myproject.cpp:53]   --->   Operation 289 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (1.55ns)   --->   "%r_V_22 = mul i16 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:53]   --->   Operation 290 'mul' 'r_V_22' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i34 %r_V_25 to i50" [firmware/myproject.cpp:54]   --->   Operation 291 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i16 %r_V_26 to i50" [firmware/myproject.cpp:54]   --->   Operation 292 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (3.12ns)   --->   "%mul_ln1192_9 = mul i50 %sext_ln1192_13, %sext_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 293 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 3.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i8 %p_11 to i16" [firmware/myproject.cpp:54]   --->   Operation 294 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (1.55ns)   --->   "%r_V_29 = mul i16 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 295 'mul' 'r_V_29' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.76>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i8 %p_9 to i48" [firmware/myproject.cpp:51]   --->   Operation 296 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (3.76ns)   --->   "%mul_ln1192_3 = mul i48 %sext_ln1192_4, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 297 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i53 %mul_ln1192_6 to i60" [firmware/myproject.cpp:53]   --->   Operation 298 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i16 %r_V_22 to i60" [firmware/myproject.cpp:53]   --->   Operation 299 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (3.76ns)   --->   "%mul_ln1192_7 = mul i60 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 300 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i50 %mul_ln1192_9 to i54" [firmware/myproject.cpp:54]   --->   Operation 301 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i16 %r_V_29 to i54" [firmware/myproject.cpp:54]   --->   Operation 302 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (3.73ns)   --->   "%mul_ln1192_10 = mul i54 %sext_ln1192_12, %sext_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 303 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i8 %p_3 to i48" [firmware/myproject.cpp:51]   --->   Operation 304 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (3.74ns)   --->   "%mul_ln1192_4 = mul i48 %sext_ln1192_5, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 305 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 306 [1/1] (1.09ns)   --->   "%ret_V_41 = add i60 %mul_ln1192_7, -17451448556060672" [firmware/myproject.cpp:53]   --->   Operation 306 'add' 'ret_V_41' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %ret_V_41, i32 48, i32 59)" [firmware/myproject.cpp:53]   --->   Operation 307 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (1.01ns)   --->   "%ret_V_45 = add i54 %mul_ln1192_10, -277076930199552" [firmware/myproject.cpp:54]   --->   Operation 308 'add' 'ret_V_45' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i12 @_ssdm_op_PartSelect.i12.i54.i32.i32(i54 %ret_V_45, i32 42, i32 53)" [firmware/myproject.cpp:54]   --->   Operation 309 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !206"   --->   Operation 310 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !212"   --->   Operation 311 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !218"   --->   Operation 312 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !224"   --->   Operation 313 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !230"   --->   Operation 314 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !236"   --->   Operation 315 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 316 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 317 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 318 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 319 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 320 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.95ns)   --->   "%ret_V_33 = add i48 %mul_ln1192_4, -3848290697216" [firmware/myproject.cpp:51]   --->   Operation 321 'add' 'ret_V_33' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %ret_V_33, i32 36, i32 47)" [firmware/myproject.cpp:51]   --->   Operation 322 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 323 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 324 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 325 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 326 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 327 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000000]
p_Val2_10          (partselect    ) [ 01110000000]
sext_ln700         (sext          ) [ 00000000000]
sext_ln703         (sext          ) [ 00000000000]
p_Val2_1           (partselect    ) [ 01111100000]
p_Val2_2           (partselect    ) [ 01111100000]
p_Val2_3           (partselect    ) [ 01111100000]
sext_ln1192_1      (sext          ) [ 00000000000]
mul_ln1192         (mul           ) [ 01100000000]
trunc_ln51         (trunc         ) [ 00000000000]
sub_ln703_1        (sub           ) [ 00000000000]
add_ln703_2        (add           ) [ 00000000000]
p_Val2_7           (partselect    ) [ 01111000000]
sext_ln1118_24     (sext          ) [ 00000000000]
mul_ln1192_5       (mul           ) [ 00000000000]
ret_V_39           (add           ) [ 00000000000]
trunc_ln708_6      (partselect    ) [ 01100000000]
mul_ln703          (mul           ) [ 00000000000]
ret_V_20           (add           ) [ 01100000000]
mul_ln700_5        (mul           ) [ 00000000000]
rhs_V_6            (bitconcatenate) [ 00000000000]
ret_V_42           (add           ) [ 00000000000]
trunc_ln708_9      (partselect    ) [ 01100000000]
mul_ln1192_8       (mul           ) [ 00000000000]
ret_V_43           (add           ) [ 00000000000]
trunc_ln708_s      (partselect    ) [ 01100000000]
add_ln703          (add           ) [ 00000000000]
sext_ln728         (sext          ) [ 01011000000]
mul_ln1192_1       (mul           ) [ 00000000000]
add_ln1192_4       (add           ) [ 00000000000]
ret_V_30           (add           ) [ 00000000000]
trunc_ln           (partselect    ) [ 01010000000]
shl_ln1118_3       (bitconcatenate) [ 00000000000]
sext_ln1118_13     (sext          ) [ 01010000000]
shl_ln1118_4       (bitconcatenate) [ 00000000000]
sext_ln1118_14     (sext          ) [ 00000000000]
r_V_33             (sub           ) [ 00000000000]
trunc_ln708_2      (partselect    ) [ 00000000000]
sext_ln700_9       (sext          ) [ 00000000000]
sext_ln700_10      (sext          ) [ 00000000000]
mul_ln700_4        (mul           ) [ 00000000000]
rhs_V_5            (bitconcatenate) [ 00000000000]
ret_V_40           (add           ) [ 00000000000]
trunc_ln708_7      (partselect    ) [ 01010000000]
lhs_V_2            (sext          ) [ 01001000000]
shl_ln             (bitconcatenate) [ 01001100000]
sext_ln1118_4      (sext          ) [ 00000000000]
sub_ln703          (sub           ) [ 00000000000]
add_ln703_1        (add           ) [ 00000000000]
rhs_V_3            (sext          ) [ 00000000000]
ret_V_35           (sub           ) [ 00000000000]
lhs_V_4            (sext          ) [ 00000000000]
ret_V_13           (add           ) [ 00000000000]
sext_ln1118_21     (sext          ) [ 00000000000]
lhs_V_5            (bitconcatenate) [ 00000000000]
mul_ln1193         (mul           ) [ 00000000000]
ret_V_36           (sub           ) [ 00000000000]
trunc_ln708_4      (partselect    ) [ 01001000000]
r_V_38             (sub           ) [ 00000000000]
shl_ln1118_7       (bitconcatenate) [ 00000000000]
sext_ln1118_26     (sext          ) [ 00000000000]
shl_ln1118_8       (bitconcatenate) [ 00000000000]
sext_ln1118_27     (sext          ) [ 00000000000]
r_V_39             (sub           ) [ 00000000000]
add_ln1192_23      (add           ) [ 00000000000]
ret_V_44           (add           ) [ 00000000000]
trunc_ln708_10     (partselect    ) [ 00000000000]
rhs_V_2            (sext          ) [ 00000000000]
ret_V_34           (sub           ) [ 01000110000]
p_0                (call          ) [ 01000100000]
p_Val2_s           (call          ) [ 01000100000]
p_4                (call          ) [ 01000100000]
p_Val2_5           (call          ) [ 01000100000]
p_Val2_4           (call          ) [ 01000100000]
add_ln703_3        (add           ) [ 00000000000]
p_3                (call          ) [ 01000111110]
r_V_13             (sext          ) [ 00000000000]
r_V_14             (mul           ) [ 01000100000]
lhs_V_3            (sext          ) [ 00000000000]
ret_V_11           (add           ) [ 00000000000]
r_V_16             (sext          ) [ 00000000000]
r_V_17             (mul           ) [ 01000100000]
mul_ln728          (mul           ) [ 01000100000]
p_Val2_9           (call          ) [ 00000000000]
sext_ln703_5       (sext          ) [ 00000000000]
ret_V_16           (add           ) [ 01000100000]
sext_ln1118        (sext          ) [ 00000000000]
r_V_6              (sext          ) [ 00000000000]
r_V                (sext          ) [ 00000000000]
sext_ln1118_3      (sext          ) [ 00000000000]
sext_ln1118_5      (sext          ) [ 00000000000]
sext_ln1118_6      (sext          ) [ 00000000000]
sext_ln1118_7      (sext          ) [ 00000000000]
tmp_2              (bitconcatenate) [ 00000000000]
sext_ln1118_8      (sext          ) [ 00000000000]
add_ln1192_2       (add           ) [ 00000000000]
add_ln1192_3       (add           ) [ 00000000000]
sext_ln1192        (sext          ) [ 00000000000]
add_ln1192         (add           ) [ 00000000000]
p_s                (call          ) [ 00000000000]
sext_ln1118_9      (sext          ) [ 00000000000]
tmp_3              (bitconcatenate) [ 00000000000]
sext_ln1118_10     (sext          ) [ 00000000000]
r_V_30             (add           ) [ 00000000000]
sext_ln1118_11     (sext          ) [ 00000000000]
ret_V_29           (sub           ) [ 01000011000]
r_V_9              (sext          ) [ 00000000000]
r_V_32             (sub           ) [ 00000000000]
sext_ln703_1       (sext          ) [ 00000000000]
ret_V_32           (sub           ) [ 00000000000]
ret_V              (add           ) [ 00000000000]
sext_ln728_2       (sext          ) [ 00000000000]
sext_ln728_3       (sext          ) [ 00000000000]
mul_ln728_1        (mul           ) [ 00000000000]
tmp_5              (bitconcatenate) [ 00000000000]
sext_ln1193_3      (sext          ) [ 00000000000]
ret_V_6            (sub           ) [ 01000010000]
p_Val2_6           (call          ) [ 01000010000]
sext_ln1116_1      (sext          ) [ 00000000000]
r_V_35             (mul           ) [ 01000010000]
r_V_7              (mul           ) [ 00000000000]
shl_ln703          (shl           ) [ 00000000000]
r_V_36             (sub           ) [ 00000000000]
rhs_V_1            (bitconcatenate) [ 00000000000]
sub_ln1192         (sub           ) [ 00000000000]
sext_ln1192_6      (sext          ) [ 00000000000]
r_V_10             (mul           ) [ 00000000000]
sext_ln1118_18     (sext          ) [ 00000000000]
shl_ln1118_5       (bitconcatenate) [ 00000000000]
r_V_11             (sub           ) [ 01000010000]
sext_ln1118_19     (sext          ) [ 00000000000]
r_V_37             (mul           ) [ 00000000000]
lhs_V_1            (bitconcatenate) [ 00000000000]
sext_ln728_4       (sext          ) [ 00000000000]
ret_V_9            (add           ) [ 01000010000]
add_ln700_1        (add           ) [ 01000010000]
sext_ln1118_20     (sext          ) [ 00000000000]
shl_ln1118_6       (bitconcatenate) [ 00000000000]
r_V_15             (sub           ) [ 00000000000]
sext_ln700_6       (sext          ) [ 00000000000]
sext_ln700_7       (sext          ) [ 00000000000]
mul_ln700_2        (mul           ) [ 01000010000]
r_V_18             (mul           ) [ 01000010000]
sext_ln1116_4      (sext          ) [ 00000000000]
r_V_19             (mul           ) [ 00000000000]
sext_ln728_6       (sext          ) [ 00000000000]
lhs_V_6            (bitconcatenate) [ 00000000000]
sext_ln728_7       (sext          ) [ 00000000000]
mul_ln1193_1       (mul           ) [ 00000000000]
ret_V_38           (add           ) [ 01000010000]
p_5                (call          ) [ 01000010000]
sext_ln703_6       (sext          ) [ 00000000000]
ret_V_23           (add           ) [ 01000010000]
p_7                (call          ) [ 01000010000]
p_10               (call          ) [ 01000010000]
sext_ln1193_1      (sext          ) [ 00000000000]
ret_V_28           (mul           ) [ 01000001000]
p_1                (call          ) [ 01000001000]
p_2                (call          ) [ 01000001000]
sext_ln1253        (sext          ) [ 00000000000]
r_V_34             (sub           ) [ 00000000000]
sext_ln1118_15     (sext          ) [ 00000000000]
tmp                (bitconcatenate) [ 00000000000]
sext_ln700_11      (sext          ) [ 00000000000]
ret_V_7            (add           ) [ 00000000000]
sext_ln1118_16     (sext          ) [ 00000000000]
sext_ln1118_17     (sext          ) [ 00000000000]
r_V_5              (mul           ) [ 01000001000]
p_8                (call          ) [ 01000001000]
sext_ln700_4       (sext          ) [ 00000000000]
sext_ln700_5       (sext          ) [ 00000000000]
mul_ln700_1        (mul           ) [ 00000000000]
shl_ln1            (bitconcatenate) [ 00000000000]
sub_ln700          (sub           ) [ 01000001000]
sext_ln700_8       (sext          ) [ 00000000000]
mul_ln700_3        (mul           ) [ 01000001000]
ret_V_18           (add           ) [ 00000000000]
sext_ln1118_22     (sext          ) [ 00000000000]
sext_ln1118_23     (sext          ) [ 00000000000]
r_V_20             (mul           ) [ 01000001000]
sext_ln1116_5      (sext          ) [ 00000000000]
r_V_21             (mul           ) [ 01000001000]
p_6                (call          ) [ 01000001000]
sext_ln1116_7      (sext          ) [ 00000000000]
r_V_23             (mul           ) [ 00000000000]
sext_ln1116_8      (sext          ) [ 00000000000]
r_V_24             (mul           ) [ 00000000000]
sext_ln1116_9      (sext          ) [ 00000000000]
sext_ln1118_25     (sext          ) [ 00000000000]
r_V_25             (mul           ) [ 01000001000]
sext_ln1116_10     (sext          ) [ 00000000000]
r_V_26             (mul           ) [ 01000001000]
p_11               (call          ) [ 01000001000]
sext_ln1193_2      (sext          ) [ 00000000000]
add_ln1192_1       (add           ) [ 00000000000]
sext_ln700_1       (sext          ) [ 00000000000]
sext_ln700_2       (sext          ) [ 00000000000]
mul_ln700          (mul           ) [ 00000000000]
lhs_V              (bitconcatenate) [ 00000000000]
sext_ln700_3       (sext          ) [ 00000000000]
add_ln700          (add           ) [ 00000000000]
sext_ln1116        (sext          ) [ 00000000000]
r_V_31             (mul           ) [ 00000000000]
tmp_4              (bitconcatenate) [ 00000000000]
rhs_V              (sext          ) [ 00000000000]
ret_V_31           (add           ) [ 00000000000]
trunc_ln708_1      (partselect    ) [ 01000000111]
sext_ln1192_2      (sext          ) [ 00000000000]
sext_ln1192_3      (sext          ) [ 00000000000]
mul_ln1192_2       (mul           ) [ 01000000100]
p_9                (call          ) [ 01000000100]
shl_ln700_1        (bitconcatenate) [ 00000000000]
sub_ln700_1        (sub           ) [ 00000000000]
p_Val2_8           (call          ) [ 00000000000]
tmp_s              (bitconcatenate) [ 00000000000]
rhs_V_4            (sext          ) [ 00000000000]
ret_V_37           (add           ) [ 00000000000]
trunc_ln708_5      (partselect    ) [ 01000000111]
sext_ln1192_7      (sext          ) [ 00000000000]
sext_ln1192_8      (sext          ) [ 00000000000]
mul_ln1192_6       (mul           ) [ 01000000100]
sext_ln1116_6      (sext          ) [ 00000000000]
r_V_22             (mul           ) [ 01000000100]
sext_ln1192_11     (sext          ) [ 00000000000]
sext_ln1192_13     (sext          ) [ 00000000000]
mul_ln1192_9       (mul           ) [ 01000000100]
sext_ln1116_11     (sext          ) [ 00000000000]
r_V_29             (mul           ) [ 01000000100]
sext_ln1192_4      (sext          ) [ 00000000000]
mul_ln1192_3       (mul           ) [ 01000000010]
sext_ln1192_10     (sext          ) [ 00000000000]
sext_ln1192_9      (sext          ) [ 00000000000]
mul_ln1192_7       (mul           ) [ 01000000010]
sext_ln1192_14     (sext          ) [ 00000000000]
sext_ln1192_12     (sext          ) [ 00000000000]
mul_ln1192_10      (mul           ) [ 01000000010]
sext_ln1192_5      (sext          ) [ 00000000000]
mul_ln1192_4       (mul           ) [ 01000000001]
ret_V_41           (add           ) [ 00000000000]
trunc_ln708_8      (partselect    ) [ 01000000001]
ret_V_45           (add           ) [ 00000000000]
trunc_ln708_11     (partselect    ) [ 01000000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000000]
specinterface_ln0  (specinterface ) [ 00000000000]
specinterface_ln32 (specinterface ) [ 00000000000]
specpipeline_ln33  (specpipeline  ) [ 00000000000]
write_ln50         (write         ) [ 00000000000]
ret_V_33           (add           ) [ 00000000000]
trunc_ln708_3      (partselect    ) [ 00000000000]
write_ln51         (write         ) [ 00000000000]
write_ln52         (write         ) [ 00000000000]
write_ln53         (write         ) [ 00000000000]
write_ln54         (write         ) [ 00000000000]
ret_ln56           (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<12, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut<ap_fixed<12, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i15.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i18.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i24.i12"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i17.i6"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i36.i12"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i8.i36"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="x_V_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="192" slack="0"/>
<pin id="194" dir="0" index="1" bw="192" slack="0"/>
<pin id="195" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln50_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="12" slack="0"/>
<pin id="201" dir="0" index="2" bw="12" slack="3"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln51_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln52_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="0" index="2" bw="12" slack="3"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/10 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln53_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="12" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="1"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln54_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="0"/>
<pin id="229" dir="0" index="2" bw="12" slack="1"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="12" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_4/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_3/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="12" slack="1"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="7" slack="0"/>
<pin id="283" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="1"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_10/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="12" slack="1"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_11/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="12" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="12" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="12" slack="1"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="1"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="12" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="2"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="12" slack="1"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Val2_10_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="192" slack="0"/>
<pin id="407" dir="0" index="2" bw="9" slack="0"/>
<pin id="408" dir="0" index="3" bw="9" slack="0"/>
<pin id="409" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln700_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln703_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="0"/>
<pin id="420" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Val2_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="192" slack="0"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Val2_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="192" slack="0"/>
<pin id="435" dir="0" index="2" bw="9" slack="0"/>
<pin id="436" dir="0" index="3" bw="9" slack="0"/>
<pin id="437" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="192" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln1192_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln51_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="192" slack="0"/>
<pin id="460" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln703_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="0"/>
<pin id="465" dir="0" index="1" bw="12" slack="0"/>
<pin id="466" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln703_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="0"/>
<pin id="473" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_Val2_7_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="0" index="1" bw="192" slack="0"/>
<pin id="480" dir="0" index="2" bw="7" slack="0"/>
<pin id="481" dir="0" index="3" bw="7" slack="0"/>
<pin id="482" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln1118_24_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln708_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="0"/>
<pin id="495" dir="0" index="1" bw="18" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="0" index="3" bw="6" slack="0"/>
<pin id="498" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="rhs_V_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="18" slack="0"/>
<pin id="504" dir="0" index="1" bw="12" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln708_9_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="0"/>
<pin id="512" dir="0" index="1" bw="18" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln708_s_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="18" slack="0"/>
<pin id="522" dir="0" index="2" bw="4" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln703_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="1"/>
<pin id="530" dir="0" index="1" bw="12" slack="1"/>
<pin id="531" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln728_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="1"/>
<pin id="535" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="ret_V_30_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="18" slack="0"/>
<pin id="538" dir="0" index="1" bw="13" slack="0"/>
<pin id="539" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="0" index="1" bw="18" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="0" index="3" bw="6" slack="0"/>
<pin id="546" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="shl_ln1118_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="17" slack="0"/>
<pin id="553" dir="0" index="1" bw="12" slack="1"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln1118_13_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="17" slack="0"/>
<pin id="560" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln1118_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="15" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="1"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1118_14_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="15" slack="0"/>
<pin id="571" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="r_V_33_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="17" slack="0"/>
<pin id="575" dir="0" index="1" bw="15" slack="0"/>
<pin id="576" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln708_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="0" index="1" bw="18" slack="0"/>
<pin id="582" dir="0" index="2" bw="4" slack="0"/>
<pin id="583" dir="0" index="3" bw="6" slack="0"/>
<pin id="584" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln700_9_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="1"/>
<pin id="592" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln700_10_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="20" slack="1"/>
<pin id="595" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_10/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="rhs_V_5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="0"/>
<pin id="598" dir="0" index="1" bw="12" slack="1"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln708_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="0"/>
<pin id="605" dir="0" index="1" bw="24" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="0" index="3" bw="6" slack="0"/>
<pin id="608" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="lhs_V_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="12" slack="2"/>
<pin id="614" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="12" slack="2"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln1118_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="14" slack="0"/>
<pin id="624" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sub_ln703_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="2"/>
<pin id="628" dir="0" index="1" bw="12" slack="2"/>
<pin id="629" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln703_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="0"/>
<pin id="632" dir="0" index="1" bw="6" slack="0"/>
<pin id="633" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="rhs_V_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="12" slack="2"/>
<pin id="639" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ret_V_35_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="12" slack="0"/>
<pin id="642" dir="0" index="1" bw="12" slack="0"/>
<pin id="643" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="lhs_V_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="13" slack="0"/>
<pin id="648" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="ret_V_13_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="13" slack="0"/>
<pin id="652" dir="0" index="1" bw="7" slack="0"/>
<pin id="653" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sext_ln1118_21_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="0"/>
<pin id="658" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="lhs_V_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="18" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="2"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln708_4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="0"/>
<pin id="669" dir="0" index="1" bw="18" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="0" index="3" bw="6" slack="0"/>
<pin id="672" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="r_V_38_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="17" slack="1"/>
<pin id="678" dir="0" index="1" bw="14" slack="0"/>
<pin id="679" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_38/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="shl_ln1118_7_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="17" slack="0"/>
<pin id="683" dir="0" index="1" bw="12" slack="2"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln1118_26_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="17" slack="0"/>
<pin id="690" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_26/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="shl_ln1118_8_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="14" slack="0"/>
<pin id="694" dir="0" index="1" bw="12" slack="2"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln1118_27_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="14" slack="0"/>
<pin id="701" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_27/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="r_V_39_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="17" slack="0"/>
<pin id="705" dir="0" index="1" bw="14" slack="0"/>
<pin id="706" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_39/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln1192_23_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="18" slack="0"/>
<pin id="711" dir="0" index="1" bw="18" slack="0"/>
<pin id="712" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_23/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="ret_V_44_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="0"/>
<pin id="717" dir="0" index="1" bw="12" slack="0"/>
<pin id="718" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln708_10_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="0"/>
<pin id="723" dir="0" index="1" bw="18" slack="0"/>
<pin id="724" dir="0" index="2" bw="4" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="rhs_V_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="3"/>
<pin id="734" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="ret_V_34_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="1"/>
<pin id="737" dir="0" index="1" bw="12" slack="0"/>
<pin id="738" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln703_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="3"/>
<pin id="742" dir="0" index="1" bw="3" slack="0"/>
<pin id="743" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="r_V_13_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="3"/>
<pin id="748" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="lhs_V_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="13" slack="0"/>
<pin id="751" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="ret_V_11_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="13" slack="0"/>
<pin id="755" dir="0" index="1" bw="7" slack="0"/>
<pin id="756" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="r_V_16_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="0"/>
<pin id="761" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sext_ln703_5_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="ret_V_16_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="0" index="1" bw="6" slack="0"/>
<pin id="770" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln1118_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="12" slack="4"/>
<pin id="775" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="r_V_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="4"/>
<pin id="778" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="r_V_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="12" slack="4"/>
<pin id="781" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln1118_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="12" slack="4"/>
<pin id="784" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln1118_5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="14" slack="2"/>
<pin id="787" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln1118_6_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln1118_7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="1"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln1118_8_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln1192_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="0" index="1" bw="14" slack="0"/>
<pin id="808" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln1192_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln1192_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="13" slack="0"/>
<pin id="819" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln1192_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="15" slack="0"/>
<pin id="823" dir="0" index="1" bw="13" slack="0"/>
<pin id="824" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sext_ln1118_9_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_3_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="0" index="2" bw="1" slack="0"/>
<pin id="835" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln1118_10_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="0"/>
<pin id="841" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="r_V_30_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="10" slack="0"/>
<pin id="846" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_30/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sext_ln1118_11_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="11" slack="0"/>
<pin id="851" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="ret_V_29_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="15" slack="0"/>
<pin id="855" dir="0" index="1" bw="11" slack="0"/>
<pin id="856" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="r_V_9_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="12" slack="4"/>
<pin id="861" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="r_V_32_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="12" slack="0"/>
<pin id="865" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln703_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="ret_V_32_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="13" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="ret_V_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="13" slack="0"/>
<pin id="879" dir="0" index="1" bw="9" slack="0"/>
<pin id="880" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sext_ln728_2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="13" slack="0"/>
<pin id="885" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sext_ln728_3_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_5_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="14" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="1"/>
<pin id="893" dir="0" index="2" bw="1" slack="0"/>
<pin id="894" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sext_ln1193_3_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="14" slack="0"/>
<pin id="899" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln1116_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="r_V_35_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="shl_ln703_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="24" slack="0"/>
<pin id="912" dir="0" index="1" bw="3" slack="0"/>
<pin id="913" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln703/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="r_V_36_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="14" slack="0"/>
<pin id="917" dir="0" index="1" bw="12" slack="0"/>
<pin id="918" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_36/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="rhs_V_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="21" slack="0"/>
<pin id="923" dir="0" index="1" bw="15" slack="0"/>
<pin id="924" dir="0" index="2" bw="1" slack="0"/>
<pin id="925" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sub_ln1192_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="24" slack="0"/>
<pin id="931" dir="0" index="1" bw="24" slack="0"/>
<pin id="932" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln1192_6_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="21" slack="0"/>
<pin id="936" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="sext_ln1118_18_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="24" slack="0"/>
<pin id="940" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/5 "/>
</bind>
</comp>

<comp id="941" class="1004" name="shl_ln1118_5_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="26" slack="0"/>
<pin id="943" dir="0" index="1" bw="24" slack="0"/>
<pin id="944" dir="0" index="2" bw="1" slack="0"/>
<pin id="945" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="r_V_11_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="26" slack="0"/>
<pin id="950" dir="0" index="1" bw="24" slack="0"/>
<pin id="951" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_11/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sext_ln1118_19_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="lhs_V_1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="18" slack="0"/>
<pin id="959" dir="0" index="1" bw="12" slack="4"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sext_ln728_4_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="18" slack="0"/>
<pin id="966" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln700_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="24" slack="0"/>
<pin id="970" dir="0" index="1" bw="21" slack="0"/>
<pin id="971" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/5 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sext_ln1118_20_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="24" slack="1"/>
<pin id="976" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/5 "/>
</bind>
</comp>

<comp id="977" class="1004" name="shl_ln1118_6_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="26" slack="0"/>
<pin id="979" dir="0" index="1" bw="24" slack="1"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="r_V_15_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="26" slack="0"/>
<pin id="986" dir="0" index="1" bw="24" slack="0"/>
<pin id="987" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_15/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln700_6_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="26" slack="0"/>
<pin id="992" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sext_ln700_7_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="28" slack="1"/>
<pin id="996" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="mul_ln700_2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="28" slack="0"/>
<pin id="999" dir="0" index="1" bw="26" slack="0"/>
<pin id="1000" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="r_V_18_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln1116_4_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="9" slack="1"/>
<pin id="1011" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="r_V_19_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="0"/>
<pin id="1014" dir="0" index="1" bw="9" slack="0"/>
<pin id="1015" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln728_6_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="18" slack="0"/>
<pin id="1020" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/5 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="lhs_V_6_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="24" slack="0"/>
<pin id="1024" dir="0" index="1" bw="18" slack="1"/>
<pin id="1025" dir="0" index="2" bw="1" slack="0"/>
<pin id="1026" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln728_7_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="24" slack="0"/>
<pin id="1031" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sext_ln703_6_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="1"/>
<pin id="1035" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/5 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="ret_V_23_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="6" slack="0"/>
<pin id="1039" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln1193_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="13" slack="2"/>
<pin id="1044" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="ret_V_28_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="13" slack="0"/>
<pin id="1047" dir="0" index="1" bw="5" slack="0"/>
<pin id="1048" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_28/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="sext_ln1253_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="r_V_34_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="8" slack="0"/>
<pin id="1057" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_34/6 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sext_ln1118_15_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="15" slack="0"/>
<pin id="1065" dir="0" index="1" bw="9" slack="0"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sext_ln700_11_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="15" slack="0"/>
<pin id="1073" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_11/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="ret_V_7_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="16" slack="0"/>
<pin id="1077" dir="0" index="1" bw="15" slack="0"/>
<pin id="1078" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="sext_ln1118_16_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="20" slack="1"/>
<pin id="1083" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sext_ln1118_17_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="17" slack="0"/>
<pin id="1086" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="sext_ln700_4_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="26" slack="1"/>
<pin id="1090" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/6 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln700_5_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="20" slack="1"/>
<pin id="1093" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="mul_ln700_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="20" slack="0"/>
<pin id="1096" dir="0" index="1" bw="26" slack="0"/>
<pin id="1097" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="shl_ln1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="36" slack="0"/>
<pin id="1102" dir="0" index="1" bw="24" slack="1"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sub_ln700_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="36" slack="0"/>
<pin id="1109" dir="0" index="1" bw="36" slack="0"/>
<pin id="1110" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/6 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="sext_ln700_8_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="1"/>
<pin id="1115" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/6 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="mul_ln700_3_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="0"/>
<pin id="1118" dir="0" index="1" bw="48" slack="1"/>
<pin id="1119" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="ret_V_18_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="25" slack="1"/>
<pin id="1123" dir="0" index="1" bw="20" slack="0"/>
<pin id="1124" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/6 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln1118_22_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="25" slack="0"/>
<pin id="1128" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sext_ln1118_23_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/6 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln1116_5_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="8" slack="1"/>
<pin id="1135" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/6 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="r_V_21_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/6 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sext_ln1116_7_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="9" slack="1"/>
<pin id="1144" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/6 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="r_V_23_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="9" slack="0"/>
<pin id="1147" dir="0" index="1" bw="9" slack="0"/>
<pin id="1148" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="sext_ln1116_8_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="1"/>
<pin id="1153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="r_V_24_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="0"/>
<pin id="1157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sext_ln1116_9_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="18" slack="0"/>
<pin id="1162" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/6 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="sext_ln1118_25_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="0"/>
<pin id="1166" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/6 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln1116_10_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="1"/>
<pin id="1170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/6 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="r_V_26_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="0"/>
<pin id="1173" dir="0" index="1" bw="8" slack="0"/>
<pin id="1174" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/6 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="sext_ln1193_2_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="15" slack="2"/>
<pin id="1179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/7 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sext_ln700_2_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="1"/>
<pin id="1182" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/7 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="lhs_V_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="23" slack="0"/>
<pin id="1185" dir="0" index="1" bw="17" slack="1"/>
<pin id="1186" dir="0" index="2" bw="1" slack="0"/>
<pin id="1187" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="sext_ln700_3_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="23" slack="0"/>
<pin id="1192" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/7 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln1116_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="1"/>
<pin id="1196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="r_V_31_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="0"/>
<pin id="1199" dir="0" index="1" bw="8" slack="0"/>
<pin id="1200" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/7 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="tmp_4_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="22" slack="0"/>
<pin id="1205" dir="0" index="1" bw="16" slack="0"/>
<pin id="1206" dir="0" index="2" bw="1" slack="0"/>
<pin id="1207" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="rhs_V_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="22" slack="0"/>
<pin id="1213" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="ret_V_31_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="24" slack="0"/>
<pin id="1217" dir="0" index="1" bw="22" slack="0"/>
<pin id="1218" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/7 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="trunc_ln708_1_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="0"/>
<pin id="1222" dir="0" index="1" bw="24" slack="0"/>
<pin id="1223" dir="0" index="2" bw="5" slack="0"/>
<pin id="1224" dir="0" index="3" bw="6" slack="0"/>
<pin id="1225" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/7 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln1192_2_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="37" slack="1"/>
<pin id="1232" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/7 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="sext_ln1192_3_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="1"/>
<pin id="1235" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/7 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="mul_ln1192_2_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="0"/>
<pin id="1238" dir="0" index="1" bw="37" slack="0"/>
<pin id="1239" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/7 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="shl_ln700_1_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="48" slack="0"/>
<pin id="1244" dir="0" index="1" bw="36" slack="1"/>
<pin id="1245" dir="0" index="2" bw="1" slack="0"/>
<pin id="1246" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/7 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="sub_ln700_1_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="48" slack="0"/>
<pin id="1251" dir="0" index="1" bw="48" slack="1"/>
<pin id="1252" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/7 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_s_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="44" slack="0"/>
<pin id="1256" dir="0" index="1" bw="8" slack="0"/>
<pin id="1257" dir="0" index="2" bw="1" slack="0"/>
<pin id="1258" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="rhs_V_4_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="44" slack="0"/>
<pin id="1264" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/7 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="ret_V_37_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="48" slack="0"/>
<pin id="1268" dir="0" index="1" bw="44" slack="0"/>
<pin id="1269" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/7 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="trunc_ln708_5_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="12" slack="0"/>
<pin id="1274" dir="0" index="1" bw="48" slack="0"/>
<pin id="1275" dir="0" index="2" bw="7" slack="0"/>
<pin id="1276" dir="0" index="3" bw="7" slack="0"/>
<pin id="1277" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/7 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="sext_ln1192_7_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="41" slack="1"/>
<pin id="1284" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/7 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="sext_ln1192_8_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="1"/>
<pin id="1287" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/7 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="mul_ln1192_6_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="16" slack="0"/>
<pin id="1290" dir="0" index="1" bw="41" slack="0"/>
<pin id="1291" dir="1" index="2" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/7 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="sext_ln1116_6_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="1"/>
<pin id="1296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/7 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="r_V_22_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="0"/>
<pin id="1299" dir="0" index="1" bw="8" slack="0"/>
<pin id="1300" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/7 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="sext_ln1192_11_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="34" slack="1"/>
<pin id="1305" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/7 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="sext_ln1192_13_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="16" slack="1"/>
<pin id="1308" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/7 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="mul_ln1192_9_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="16" slack="0"/>
<pin id="1311" dir="0" index="1" bw="34" slack="0"/>
<pin id="1312" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_9/7 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="sext_ln1116_11_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="1"/>
<pin id="1317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/7 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="r_V_29_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="0"/>
<pin id="1320" dir="0" index="1" bw="8" slack="0"/>
<pin id="1321" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/7 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="sext_ln1192_4_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="1"/>
<pin id="1326" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/8 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="mul_ln1192_3_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="0"/>
<pin id="1329" dir="0" index="1" bw="45" slack="1"/>
<pin id="1330" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/8 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="sext_ln1192_10_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="53" slack="1"/>
<pin id="1334" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/8 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="sext_ln1192_9_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="1"/>
<pin id="1337" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/8 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="mul_ln1192_7_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="0"/>
<pin id="1340" dir="0" index="1" bw="53" slack="0"/>
<pin id="1341" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/8 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="sext_ln1192_14_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="50" slack="1"/>
<pin id="1346" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/8 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="sext_ln1192_12_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="1"/>
<pin id="1349" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/8 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="mul_ln1192_10_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="16" slack="0"/>
<pin id="1352" dir="0" index="1" bw="50" slack="0"/>
<pin id="1353" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/8 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="sext_ln1192_5_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8" slack="5"/>
<pin id="1358" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/9 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="mul_ln1192_4_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="0"/>
<pin id="1361" dir="0" index="1" bw="48" slack="1"/>
<pin id="1362" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/9 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="ret_V_41_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="60" slack="1"/>
<pin id="1366" dir="0" index="1" bw="55" slack="0"/>
<pin id="1367" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/9 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="trunc_ln708_8_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="12" slack="0"/>
<pin id="1371" dir="0" index="1" bw="60" slack="0"/>
<pin id="1372" dir="0" index="2" bw="7" slack="0"/>
<pin id="1373" dir="0" index="3" bw="7" slack="0"/>
<pin id="1374" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/9 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="ret_V_45_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="54" slack="1"/>
<pin id="1381" dir="0" index="1" bw="49" slack="0"/>
<pin id="1382" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/9 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="trunc_ln708_11_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="12" slack="0"/>
<pin id="1386" dir="0" index="1" bw="54" slack="0"/>
<pin id="1387" dir="0" index="2" bw="7" slack="0"/>
<pin id="1388" dir="0" index="3" bw="7" slack="0"/>
<pin id="1389" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/9 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="ret_V_33_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="48" slack="1"/>
<pin id="1396" dir="0" index="1" bw="43" slack="0"/>
<pin id="1397" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/10 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="trunc_ln708_3_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="12" slack="0"/>
<pin id="1401" dir="0" index="1" bw="48" slack="0"/>
<pin id="1402" dir="0" index="2" bw="7" slack="0"/>
<pin id="1403" dir="0" index="3" bw="7" slack="0"/>
<pin id="1404" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/10 "/>
</bind>
</comp>

<comp id="1410" class="1007" name="mul_ln1192_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="12" slack="0"/>
<pin id="1412" dir="0" index="1" bw="18" slack="0"/>
<pin id="1413" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="1416" class="1007" name="grp_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="12" slack="0"/>
<pin id="1418" dir="0" index="1" bw="18" slack="0"/>
<pin id="1419" dir="0" index="2" bw="18" slack="0"/>
<pin id="1420" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/1 ret_V_39/1 "/>
</bind>
</comp>

<comp id="1425" class="1007" name="grp_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="12" slack="0"/>
<pin id="1427" dir="0" index="1" bw="20" slack="0"/>
<pin id="1428" dir="0" index="2" bw="20" slack="0"/>
<pin id="1429" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/1 ret_V_20/1 "/>
</bind>
</comp>

<comp id="1433" class="1007" name="grp_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="12" slack="0"/>
<pin id="1435" dir="0" index="1" bw="18" slack="0"/>
<pin id="1436" dir="0" index="2" bw="18" slack="0"/>
<pin id="1437" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_5/1 ret_V_42/1 "/>
</bind>
</comp>

<comp id="1442" class="1007" name="grp_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="12" slack="0"/>
<pin id="1444" dir="0" index="1" bw="18" slack="0"/>
<pin id="1445" dir="0" index="2" bw="18" slack="0"/>
<pin id="1446" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/1 ret_V_43/1 "/>
</bind>
</comp>

<comp id="1451" class="1007" name="grp_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="12" slack="0"/>
<pin id="1453" dir="0" index="1" bw="18" slack="0"/>
<pin id="1454" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1455" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 add_ln1192_4/2 "/>
</bind>
</comp>

<comp id="1459" class="1007" name="grp_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="12" slack="0"/>
<pin id="1461" dir="0" index="1" bw="20" slack="0"/>
<pin id="1462" dir="0" index="2" bw="24" slack="0"/>
<pin id="1463" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/2 ret_V_40/2 "/>
</bind>
</comp>

<comp id="1468" class="1007" name="grp_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="14" slack="0"/>
<pin id="1470" dir="0" index="1" bw="14" slack="0"/>
<pin id="1471" dir="0" index="2" bw="18" slack="0"/>
<pin id="1472" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/3 ret_V_36/3 "/>
</bind>
</comp>

<comp id="1477" class="1007" name="r_V_14_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="12" slack="0"/>
<pin id="1479" dir="0" index="1" bw="12" slack="0"/>
<pin id="1480" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/4 "/>
</bind>
</comp>

<comp id="1483" class="1007" name="r_V_17_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="14" slack="0"/>
<pin id="1485" dir="0" index="1" bw="14" slack="0"/>
<pin id="1486" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/4 "/>
</bind>
</comp>

<comp id="1489" class="1007" name="mul_ln728_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="12" slack="2"/>
<pin id="1491" dir="0" index="1" bw="18" slack="0"/>
<pin id="1492" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/4 "/>
</bind>
</comp>

<comp id="1494" class="1007" name="grp_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="0"/>
<pin id="1496" dir="0" index="1" bw="13" slack="0"/>
<pin id="1497" dir="0" index="2" bw="14" slack="0"/>
<pin id="1498" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln728_1/5 ret_V_6/5 "/>
</bind>
</comp>

<comp id="1502" class="1007" name="r_V_7_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="12" slack="0"/>
<pin id="1504" dir="0" index="1" bw="12" slack="0"/>
<pin id="1505" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/5 "/>
</bind>
</comp>

<comp id="1510" class="1007" name="r_V_10_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="12" slack="0"/>
<pin id="1512" dir="0" index="1" bw="12" slack="0"/>
<pin id="1513" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/5 "/>
</bind>
</comp>

<comp id="1518" class="1007" name="grp_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="12" slack="0"/>
<pin id="1520" dir="0" index="1" bw="8" slack="0"/>
<pin id="1521" dir="0" index="2" bw="18" slack="0"/>
<pin id="1522" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_37/5 ret_V_9/5 "/>
</bind>
</comp>

<comp id="1526" class="1007" name="grp_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="18" slack="0"/>
<pin id="1528" dir="0" index="1" bw="25" slack="0"/>
<pin id="1529" dir="0" index="2" bw="24" slack="0"/>
<pin id="1530" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/5 ret_V_38/5 "/>
</bind>
</comp>

<comp id="1534" class="1007" name="r_V_5_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="17" slack="0"/>
<pin id="1536" dir="0" index="1" bw="20" slack="0"/>
<pin id="1537" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/6 "/>
</bind>
</comp>

<comp id="1540" class="1007" name="r_V_20_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="16" slack="0"/>
<pin id="1542" dir="0" index="1" bw="25" slack="0"/>
<pin id="1543" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/6 "/>
</bind>
</comp>

<comp id="1546" class="1007" name="r_V_25_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="16" slack="0"/>
<pin id="1548" dir="0" index="1" bw="18" slack="0"/>
<pin id="1549" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/6 "/>
</bind>
</comp>

<comp id="1552" class="1007" name="grp_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="15" slack="0"/>
<pin id="1554" dir="0" index="1" bw="16" slack="0"/>
<pin id="1555" dir="0" index="2" bw="8" slack="0"/>
<pin id="1556" dir="0" index="3" bw="23" slack="0"/>
<pin id="1557" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_1/7 sext_ln700_1/7 mul_ln700/7 add_ln700/7 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="p_Val2_10_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="12" slack="1"/>
<pin id="1565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="p_Val2_1_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="12" slack="1"/>
<pin id="1573" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="p_Val2_2_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="12" slack="1"/>
<pin id="1580" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="p_Val2_3_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="12" slack="1"/>
<pin id="1593" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="mul_ln1192_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="18" slack="1"/>
<pin id="1602" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="p_Val2_7_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="12" slack="1"/>
<pin id="1607" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="trunc_ln708_6_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="12" slack="1"/>
<pin id="1619" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="ret_V_20_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="20" slack="1"/>
<pin id="1624" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="trunc_ln708_9_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="12" slack="1"/>
<pin id="1629" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="trunc_ln708_s_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="12" slack="1"/>
<pin id="1634" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1637" class="1005" name="sext_ln728_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="18" slack="2"/>
<pin id="1639" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="trunc_ln_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="12" slack="1"/>
<pin id="1644" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1647" class="1005" name="sext_ln1118_13_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="18" slack="1"/>
<pin id="1649" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_13 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="trunc_ln708_7_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="12" slack="1"/>
<pin id="1654" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="lhs_V_2_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="13" slack="1"/>
<pin id="1659" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="shl_ln_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="14" slack="2"/>
<pin id="1664" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1667" class="1005" name="trunc_ln708_4_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="12" slack="1"/>
<pin id="1669" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="ret_V_34_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="13" slack="2"/>
<pin id="1674" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="p_0_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="8" slack="1"/>
<pin id="1679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="p_Val2_s_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="8" slack="1"/>
<pin id="1686" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1689" class="1005" name="p_4_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="8" slack="1"/>
<pin id="1691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="p_Val2_5_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="8" slack="1"/>
<pin id="1696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="p_Val2_4_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="8" slack="1"/>
<pin id="1701" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="p_3_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="8" slack="1"/>
<pin id="1707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="r_V_14_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="24" slack="1"/>
<pin id="1713" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="r_V_17_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="28" slack="1"/>
<pin id="1719" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="mul_ln728_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="18" slack="1"/>
<pin id="1724" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="ret_V_16_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="9" slack="1"/>
<pin id="1729" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="ret_V_29_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="15" slack="2"/>
<pin id="1734" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_29 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="ret_V_6_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="20" slack="1"/>
<pin id="1739" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="p_Val2_6_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="8" slack="1"/>
<pin id="1744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="r_V_35_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="16" slack="1"/>
<pin id="1749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_35 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="r_V_11_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="26" slack="1"/>
<pin id="1755" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="ret_V_9_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="20" slack="1"/>
<pin id="1760" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="add_ln700_1_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="24" slack="1"/>
<pin id="1765" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="mul_ln700_2_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="48" slack="1"/>
<pin id="1770" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="r_V_18_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="16" slack="1"/>
<pin id="1775" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="ret_V_38_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="25" slack="1"/>
<pin id="1780" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_38 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="p_5_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="8" slack="1"/>
<pin id="1785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="ret_V_23_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="9" slack="1"/>
<pin id="1790" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="p_7_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="8" slack="1"/>
<pin id="1795" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="p_10_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="8" slack="1"/>
<pin id="1800" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_10 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="ret_V_28_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="17" slack="1"/>
<pin id="1805" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_28 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="p_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="8" slack="1"/>
<pin id="1810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="p_2_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="8" slack="1"/>
<pin id="1815" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="r_V_5_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="40" slack="1"/>
<pin id="1820" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="p_8_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="8" slack="1"/>
<pin id="1825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="sub_ln700_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="36" slack="1"/>
<pin id="1830" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="mul_ln700_3_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="48" slack="1"/>
<pin id="1835" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="r_V_20_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="43" slack="1"/>
<pin id="1840" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="r_V_21_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="16" slack="1"/>
<pin id="1845" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="p_6_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="8" slack="1"/>
<pin id="1850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="r_V_25_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="34" slack="1"/>
<pin id="1855" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="r_V_26_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="16" slack="1"/>
<pin id="1860" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="p_11_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="8" slack="1"/>
<pin id="1865" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_11 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="trunc_ln708_1_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="12" slack="3"/>
<pin id="1870" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="mul_ln1192_2_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="48" slack="1"/>
<pin id="1875" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="p_9_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="8" slack="1"/>
<pin id="1880" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="trunc_ln708_5_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="12" slack="3"/>
<pin id="1885" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="mul_ln1192_6_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="53" slack="1"/>
<pin id="1890" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="r_V_22_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="16" slack="1"/>
<pin id="1895" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="mul_ln1192_9_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="50" slack="1"/>
<pin id="1900" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="r_V_29_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="16" slack="1"/>
<pin id="1905" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="mul_ln1192_3_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="48" slack="1"/>
<pin id="1910" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="mul_ln1192_7_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="60" slack="1"/>
<pin id="1915" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="mul_ln1192_10_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="54" slack="1"/>
<pin id="1920" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_10 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="mul_ln1192_4_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="48" slack="1"/>
<pin id="1925" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="trunc_ln708_8_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="12" slack="1"/>
<pin id="1930" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="trunc_ln708_11_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="12" slack="1"/>
<pin id="1935" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="196"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="188" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="188" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="188" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="188" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="188" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="12" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="14" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="401"><net_src comp="36" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="14" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="410"><net_src comp="18" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="192" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="20" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="22" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="404" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="192" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="192" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="18" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="192" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="34" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="452"><net_src comp="442" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="453"><net_src comp="442" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="457"><net_src comp="442" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="192" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="467"><net_src comp="404" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="422" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="463" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="474"><net_src comp="442" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="470" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="483"><net_src comp="18" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="192" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="44" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="46" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="487"><net_src comp="477" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="488"><net_src comp="477" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="492"><net_src comp="477" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="54" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="507"><net_src comp="64" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="477" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="66" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="516"><net_src comp="52" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="525"><net_src comp="52" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="527"><net_src comp="56" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="528" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="52" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="54" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="56" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="80" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="82" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="562" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="558" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="54" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="56" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="589"><net_src comp="579" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="601"><net_src comp="84" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="86" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="88" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="90" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="611"><net_src comp="92" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="620"><net_src comp="94" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="96" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="625"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="98" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="630" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="644"><net_src comp="612" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="100" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="64" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="66" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="673"><net_src comp="52" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="54" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="675"><net_src comp="56" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="622" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="76" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="78" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="94" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="96" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="688" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="676" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="102" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="52" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="54" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="56" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="731"><net_src comp="721" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="104" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="745"><net_src comp="740" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="752"><net_src comp="735" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="106" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="332" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="110" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="799"><net_src comp="112" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="96" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="804"><net_src comp="794" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="801" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="785" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="779" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="791" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="805" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="269" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="836"><net_src comp="112" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="269" pin="4"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="96" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="842"><net_src comp="831" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="827" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="839" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="821" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="866"><net_src comp="114" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="779" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="875"><net_src comp="862" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="116" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="895"><net_src comp="118" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="66" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="900"><net_src comp="890" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="908"><net_src comp="901" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="120" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="785" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="782" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="926"><net_src comp="122" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="915" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="66" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="933"><net_src comp="910" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="937"><net_src comp="921" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="946"><net_src comp="124" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="96" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="952"><net_src comp="941" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="938" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="962"><net_src comp="64" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="66" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="967"><net_src comp="957" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="929" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="934" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="982"><net_src comp="124" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="96" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="988"><net_src comp="977" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="974" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="1001"><net_src comp="994" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="990" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="788" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="788" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1016"><net_src comp="1009" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1009" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="126" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="66" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1032"><net_src comp="1022" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1040"><net_src comp="1033" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="130" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1049"><net_src comp="1042" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="132" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1058"><net_src comp="134" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1068"><net_src comp="136" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1054" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="66" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1074"><net_src comp="1063" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="1060" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1087"><net_src comp="1075" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1098"><net_src comp="1091" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1088" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="138" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="86" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1111"><net_src comp="1100" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1094" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1120"><net_src comp="1113" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="140" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1129"><net_src comp="1121" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1140"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1149"><net_src comp="1142" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1142" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="1151" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1163"><net_src comp="1145" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="1154" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1175"><net_src comp="1168" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1168" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1188"><net_src comp="144" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="66" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1193"><net_src comp="1183" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1201"><net_src comp="1194" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1208"><net_src comp="146" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1210"><net_src comp="66" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1214"><net_src comp="1203" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1226"><net_src comp="88" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="1215" pin="2"/><net_sink comp="1220" pin=1"/></net>

<net id="1228"><net_src comp="90" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1229"><net_src comp="92" pin="0"/><net_sink comp="1220" pin=3"/></net>

<net id="1240"><net_src comp="1233" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1230" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1247"><net_src comp="148" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1248"><net_src comp="86" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1253"><net_src comp="1242" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1259"><net_src comp="150" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="395" pin="4"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="152" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1265"><net_src comp="1254" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="1249" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1262" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1278"><net_src comp="154" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1279"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1280"><net_src comp="44" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1281"><net_src comp="46" pin="0"/><net_sink comp="1272" pin=3"/></net>

<net id="1292"><net_src comp="1285" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="1282" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1301"><net_src comp="1294" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1313"><net_src comp="1306" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="1303" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1322"><net_src comp="1315" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="1315" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1331"><net_src comp="1324" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1342"><net_src comp="1335" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1343"><net_src comp="1332" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1354"><net_src comp="1347" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="1344" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1363"><net_src comp="1356" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="156" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1375"><net_src comp="158" pin="0"/><net_sink comp="1369" pin=0"/></net>

<net id="1376"><net_src comp="1364" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1377"><net_src comp="24" pin="0"/><net_sink comp="1369" pin=2"/></net>

<net id="1378"><net_src comp="26" pin="0"/><net_sink comp="1369" pin=3"/></net>

<net id="1383"><net_src comp="160" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1390"><net_src comp="162" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="1379" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1392"><net_src comp="164" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1393"><net_src comp="166" pin="0"/><net_sink comp="1384" pin=3"/></net>

<net id="1398"><net_src comp="190" pin="0"/><net_sink comp="1394" pin=1"/></net>

<net id="1405"><net_src comp="154" pin="0"/><net_sink comp="1399" pin=0"/></net>

<net id="1406"><net_src comp="1394" pin="2"/><net_sink comp="1399" pin=1"/></net>

<net id="1407"><net_src comp="44" pin="0"/><net_sink comp="1399" pin=2"/></net>

<net id="1408"><net_src comp="46" pin="0"/><net_sink comp="1399" pin=3"/></net>

<net id="1409"><net_src comp="1399" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="1414"><net_src comp="454" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1415"><net_src comp="38" pin="0"/><net_sink comp="1410" pin=1"/></net>

<net id="1421"><net_src comp="489" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1422"><net_src comp="48" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1423"><net_src comp="50" pin="0"/><net_sink comp="1416" pin=2"/></net>

<net id="1424"><net_src comp="1416" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="1430"><net_src comp="418" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="58" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1432"><net_src comp="60" pin="0"/><net_sink comp="1425" pin=2"/></net>

<net id="1438"><net_src comp="414" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1439"><net_src comp="62" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1440"><net_src comp="502" pin="3"/><net_sink comp="1433" pin=2"/></net>

<net id="1441"><net_src comp="1433" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="1447"><net_src comp="489" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1448"><net_src comp="68" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1449"><net_src comp="70" pin="0"/><net_sink comp="1442" pin=2"/></net>

<net id="1450"><net_src comp="1442" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="1456"><net_src comp="533" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1457"><net_src comp="72" pin="0"/><net_sink comp="1451" pin=1"/></net>

<net id="1458"><net_src comp="1451" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="1464"><net_src comp="590" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1465"><net_src comp="593" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1466"><net_src comp="596" pin="3"/><net_sink comp="1459" pin=2"/></net>

<net id="1467"><net_src comp="1459" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="1473"><net_src comp="656" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1474"><net_src comp="656" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1475"><net_src comp="660" pin="3"/><net_sink comp="1468" pin=2"/></net>

<net id="1476"><net_src comp="1468" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="1481"><net_src comp="746" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1482"><net_src comp="746" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1487"><net_src comp="759" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1488"><net_src comp="759" pin="1"/><net_sink comp="1483" pin=1"/></net>

<net id="1493"><net_src comp="108" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1499"><net_src comp="887" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1500"><net_src comp="883" pin="1"/><net_sink comp="1494" pin=1"/></net>

<net id="1501"><net_src comp="897" pin="1"/><net_sink comp="1494" pin=2"/></net>

<net id="1506"><net_src comp="776" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1507"><net_src comp="776" pin="1"/><net_sink comp="1502" pin=1"/></net>

<net id="1508"><net_src comp="1502" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="1509"><net_src comp="1502" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="1514"><net_src comp="859" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1515"><net_src comp="859" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="1516"><net_src comp="1510" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="1517"><net_src comp="1510" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="1523"><net_src comp="773" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1524"><net_src comp="954" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="1525"><net_src comp="964" pin="1"/><net_sink comp="1518" pin=2"/></net>

<net id="1531"><net_src comp="1018" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1532"><net_src comp="128" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1533"><net_src comp="1029" pin="1"/><net_sink comp="1526" pin=2"/></net>

<net id="1538"><net_src comp="1084" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1539"><net_src comp="1081" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="1544"><net_src comp="1130" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="1126" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="1550"><net_src comp="1164" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1551"><net_src comp="1160" pin="1"/><net_sink comp="1546" pin=1"/></net>

<net id="1558"><net_src comp="1177" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1559"><net_src comp="142" pin="0"/><net_sink comp="1552" pin=1"/></net>

<net id="1560"><net_src comp="1180" pin="1"/><net_sink comp="1552" pin=2"/></net>

<net id="1561"><net_src comp="1190" pin="1"/><net_sink comp="1552" pin=3"/></net>

<net id="1562"><net_src comp="1552" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1566"><net_src comp="404" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1569"><net_src comp="1563" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1570"><net_src comp="1563" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1574"><net_src comp="422" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1576"><net_src comp="1571" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1577"><net_src comp="1571" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1581"><net_src comp="432" pin="4"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1583"><net_src comp="1578" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1584"><net_src comp="1578" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1585"><net_src comp="1578" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1586"><net_src comp="1578" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1587"><net_src comp="1578" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1588"><net_src comp="1578" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1589"><net_src comp="1578" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1590"><net_src comp="1578" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1594"><net_src comp="442" pin="4"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1597"><net_src comp="1591" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1598"><net_src comp="1591" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1599"><net_src comp="1591" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1603"><net_src comp="1410" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1608"><net_src comp="477" pin="4"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1611"><net_src comp="1605" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1612"><net_src comp="1605" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1613"><net_src comp="1605" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1614"><net_src comp="1605" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1615"><net_src comp="1605" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1616"><net_src comp="1605" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1620"><net_src comp="493" pin="4"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1625"><net_src comp="1425" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1630"><net_src comp="510" pin="4"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1635"><net_src comp="519" pin="4"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1640"><net_src comp="533" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1645"><net_src comp="541" pin="4"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1650"><net_src comp="558" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1655"><net_src comp="603" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1660"><net_src comp="612" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1665"><net_src comp="615" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1670"><net_src comp="667" pin="4"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1675"><net_src comp="735" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1680"><net_src comp="314" pin="4"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1682"><net_src comp="1677" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1683"><net_src comp="1677" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1687"><net_src comp="233" pin="4"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1692"><net_src comp="242" pin="4"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1697"><net_src comp="323" pin="4"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1702"><net_src comp="251" pin="4"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1704"><net_src comp="1699" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1708"><net_src comp="260" pin="4"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1710"><net_src comp="1705" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1714"><net_src comp="1477" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1716"><net_src comp="1711" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1720"><net_src comp="1483" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1725"><net_src comp="1489" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1730"><net_src comp="767" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1735"><net_src comp="853" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1740"><net_src comp="1494" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1745"><net_src comp="341" pin="4"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1750"><net_src comp="904" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1752"><net_src comp="1747" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1756"><net_src comp="948" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1761"><net_src comp="1518" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1766"><net_src comp="968" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1771"><net_src comp="997" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1776"><net_src comp="1003" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1781"><net_src comp="1526" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1786"><net_src comp="278" pin="4"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1791"><net_src comp="1036" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1796"><net_src comp="350" pin="4"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1801"><net_src comp="287" pin="4"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1806"><net_src comp="1045" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1811"><net_src comp="359" pin="4"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1816"><net_src comp="368" pin="4"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1821"><net_src comp="1534" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1826"><net_src comp="377" pin="4"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1831"><net_src comp="1107" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1836"><net_src comp="1116" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1841"><net_src comp="1540" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1846"><net_src comp="1136" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1851"><net_src comp="296" pin="4"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1856"><net_src comp="1546" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1861"><net_src comp="1171" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1866"><net_src comp="305" pin="4"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1871"><net_src comp="1220" pin="4"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1876"><net_src comp="1236" pin="2"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1881"><net_src comp="386" pin="4"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1886"><net_src comp="1272" pin="4"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1891"><net_src comp="1288" pin="2"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1896"><net_src comp="1297" pin="2"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1901"><net_src comp="1309" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1906"><net_src comp="1318" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1911"><net_src comp="1327" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1916"><net_src comp="1338" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1921"><net_src comp="1350" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1926"><net_src comp="1359" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1931"><net_src comp="1369" pin="4"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1936"><net_src comp="1384" pin="4"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="226" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {10 }
	Port: y_1_V | {10 }
	Port: y_2_V | {10 }
	Port: y_3_V | {10 }
	Port: y_4_V | {10 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 }
  - Chain level:
	State 1
		sext_ln700 : 1
		sext_ln703 : 1
		p_0 : 1
		sext_ln1192_1 : 1
		mul_ln1192 : 2
		p_Val2_s : 1
		sub_ln703_1 : 1
		p_4 : 2
		add_ln703_2 : 1
		p_Val2_5 : 2
		p_Val2_4 : 1
		p_3 : 1
		p_Val2_9 : 1
		sext_ln1118_24 : 1
		mul_ln1192_5 : 2
		ret_V_39 : 3
		trunc_ln708_6 : 4
		mul_ln703 : 2
		ret_V_20 : 3
		mul_ln700_5 : 2
		rhs_V_6 : 1
		ret_V_42 : 3
		trunc_ln708_9 : 4
		mul_ln1192_8 : 2
		ret_V_43 : 3
		trunc_ln708_s : 4
	State 2
		p_s : 1
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_30 : 3
		trunc_ln : 4
		sext_ln1118_13 : 1
		sext_ln1118_14 : 1
		r_V_33 : 2
		trunc_ln708_2 : 3
		p_Val2_6 : 4
		mul_ln700_4 : 1
		ret_V_40 : 2
		trunc_ln708_7 : 3
	State 3
		sext_ln1118_4 : 1
		add_ln703_1 : 1
		p_2 : 2
		ret_V_35 : 1
		lhs_V_4 : 2
		ret_V_13 : 3
		sext_ln1118_21 : 4
		mul_ln1193 : 5
		ret_V_36 : 6
		trunc_ln708_4 : 7
		r_V_38 : 2
		sext_ln1118_26 : 1
		sext_ln1118_27 : 1
		r_V_39 : 2
		add_ln1192_23 : 3
		ret_V_44 : 4
		trunc_ln708_10 : 5
		p_11 : 6
	State 4
		ret_V_34 : 1
		p_9 : 1
		r_V_14 : 1
		lhs_V_3 : 2
		ret_V_11 : 3
		r_V_16 : 4
		r_V_17 : 5
		sext_ln703_5 : 1
		ret_V_16 : 2
	State 5
		sext_ln1118_8 : 1
		add_ln1192_2 : 2
		add_ln1192_3 : 1
		sext_ln1192 : 2
		add_ln1192 : 3
		sext_ln1118_9 : 1
		tmp_3 : 1
		sext_ln1118_10 : 2
		r_V_30 : 3
		sext_ln1118_11 : 4
		ret_V_29 : 5
		r_V_32 : 1
		ret_V_32 : 2
		ret_V : 3
		sext_ln728_2 : 4
		mul_ln728_1 : 5
		sext_ln1193_3 : 1
		ret_V_6 : 6
		r_V_35 : 1
		r_V_7 : 1
		shl_ln703 : 2
		r_V_36 : 1
		rhs_V_1 : 2
		sub_ln1192 : 2
		sext_ln1192_6 : 3
		r_V_10 : 1
		sext_ln1118_18 : 2
		shl_ln1118_5 : 2
		r_V_11 : 3
		r_V_37 : 1
		sext_ln728_4 : 1
		ret_V_9 : 2
		add_ln700_1 : 4
		r_V_15 : 1
		sext_ln700_6 : 2
		mul_ln700_2 : 3
		r_V_18 : 1
		r_V_19 : 1
		sext_ln728_6 : 2
		sext_ln728_7 : 1
		mul_ln1193_1 : 3
		ret_V_38 : 4
		ret_V_23 : 1
	State 6
		ret_V_28 : 1
		r_V_34 : 1
		tmp : 2
		sext_ln700_11 : 3
		ret_V_7 : 4
		sext_ln1118_17 : 5
		r_V_5 : 6
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln700_3 : 1
		sext_ln1118_22 : 1
		r_V_20 : 2
		r_V_21 : 1
		r_V_23 : 1
		r_V_24 : 1
		sext_ln1116_9 : 2
		sext_ln1118_25 : 2
		r_V_25 : 3
		r_V_26 : 1
	State 7
		add_ln1192_1 : 1
		sext_ln700_1 : 2
		mul_ln700 : 3
		sext_ln700_3 : 1
		add_ln700 : 4
		r_V_31 : 1
		tmp_4 : 2
		rhs_V : 3
		ret_V_31 : 5
		trunc_ln708_1 : 6
		mul_ln1192_2 : 1
		sub_ln700_1 : 1
		tmp_s : 1
		rhs_V_4 : 2
		ret_V_37 : 3
		trunc_ln708_5 : 4
		mul_ln1192_6 : 1
		r_V_22 : 1
		mul_ln1192_9 : 1
		r_V_29 : 1
	State 8
		mul_ln1192_3 : 1
		mul_ln1192_7 : 1
		mul_ln1192_10 : 1
	State 9
		mul_ln1192_4 : 1
		trunc_ln708_8 : 1
		trunc_ln708_11 : 1
	State 10
		trunc_ln708_3 : 1
		write_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296 |    1    |  3.618  |   739   |   1299  |
|          | grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305 |    1    |  3.618  |   739   |   1299  |
|   call   | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386 |    1    |  3.618  |   739   |   1277  |
|          | grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395 |    1    |  3.618  |   739   |   1277  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |               r_V_35_fu_904              |    0    |    0    |    0    |    40   |
|          |            mul_ln700_2_fu_997            |    2    |    0    |    0    |    40   |
|          |              r_V_18_fu_1003              |    0    |    0    |    0    |    40   |
|          |              r_V_19_fu_1012              |    0    |    0    |    0    |    49   |
|          |             ret_V_28_fu_1045             |    1    |    0    |    0    |    8    |
|          |            mul_ln700_1_fu_1094           |    2    |    0    |    0    |    50   |
|          |            mul_ln700_3_fu_1116           |    3    |    0    |    0    |    21   |
|          |              r_V_21_fu_1136              |    0    |    0    |    0    |    40   |
|          |              r_V_23_fu_1145              |    0    |    0    |    0    |    49   |
|          |              r_V_24_fu_1154              |    0    |    0    |    0    |    40   |
|          |              r_V_26_fu_1171              |    0    |    0    |    0    |    40   |
|          |              r_V_31_fu_1197              |    0    |    0    |    0    |    40   |
|          |           mul_ln1192_2_fu_1236           |    2    |    0    |    0    |    25   |
|          |           mul_ln1192_6_fu_1288           |    2    |    0    |    0    |    29   |
|    mul   |              r_V_22_fu_1297              |    0    |    0    |    0    |    40   |
|          |           mul_ln1192_9_fu_1309           |    2    |    0    |    0    |    22   |
|          |              r_V_29_fu_1318              |    0    |    0    |    0    |    40   |
|          |           mul_ln1192_3_fu_1327           |    3    |    0    |    0    |    17   |
|          |           mul_ln1192_7_fu_1338           |    3    |    0    |    0    |    30   |
|          |           mul_ln1192_10_fu_1350          |    3    |    0    |    0    |    21   |
|          |           mul_ln1192_4_fu_1359           |    3    |    0    |    0    |    21   |
|          |            mul_ln1192_fu_1410            |    1    |    0    |    0    |    0    |
|          |              r_V_14_fu_1477              |    1    |    0    |    0    |    0    |
|          |              r_V_17_fu_1483              |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1489            |    1    |    0    |    0    |    0    |
|          |               r_V_7_fu_1502              |    1    |    0    |    0    |    0    |
|          |              r_V_10_fu_1510              |    1    |    0    |    0    |    0    |
|          |               r_V_5_fu_1534              |    1    |    0    |    0    |    0    |
|          |              r_V_20_fu_1540              |    1    |    0    |    0    |    0    |
|          |              r_V_25_fu_1546              |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            add_ln703_2_fu_470            |    0    |    0    |    0    |    19   |
|          |             add_ln703_fu_528             |    0    |    0    |    0    |    19   |
|          |              ret_V_30_fu_536             |    0    |    0    |    0    |    25   |
|          |            add_ln703_1_fu_630            |    0    |    0    |    0    |    18   |
|          |              ret_V_13_fu_650             |    0    |    0    |    0    |    20   |
|          |           add_ln1192_23_fu_709           |    0    |    0    |    0    |    18   |
|          |              ret_V_44_fu_715             |    0    |    0    |    0    |    18   |
|          |            add_ln703_3_fu_740            |    0    |    0    |    0    |    19   |
|          |              ret_V_11_fu_753             |    0    |    0    |    0    |    20   |
|          |              ret_V_16_fu_767             |    0    |    0    |    0    |    15   |
|          |            add_ln1192_2_fu_805           |    0    |    0    |    0    |    21   |
|    add   |            add_ln1192_3_fu_811           |    0    |    0    |    0    |    19   |
|          |             add_ln1192_fu_821            |    0    |    0    |    0    |    18   |
|          |               r_V_30_fu_843              |    0    |    0    |    0    |    17   |
|          |               ret_V_fu_877               |    0    |    0    |    0    |    18   |
|          |            add_ln700_1_fu_968            |    0    |    0    |    0    |    18   |
|          |             ret_V_23_fu_1036             |    0    |    0    |    0    |    15   |
|          |              ret_V_7_fu_1075             |    0    |    0    |    0    |    23   |
|          |             ret_V_18_fu_1121             |    0    |    0    |    0    |    32   |
|          |             ret_V_31_fu_1215             |    0    |    0    |    0    |    31   |
|          |             ret_V_37_fu_1266             |    0    |    0    |    0    |    18   |
|          |             ret_V_41_fu_1364             |    0    |    0    |    0    |    67   |
|          |             ret_V_45_fu_1379             |    0    |    0    |    0    |    61   |
|          |             ret_V_33_fu_1394             |    0    |    0    |    0    |    55   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            sub_ln703_1_fu_463            |    0    |    0    |    0    |    19   |
|          |               r_V_33_fu_573              |    0    |    0    |    0    |    24   |
|          |             sub_ln703_fu_626             |    0    |    0    |    0    |    18   |
|          |              ret_V_35_fu_640             |    0    |    0    |    0    |    19   |
|          |               r_V_38_fu_676              |    0    |    0    |    0    |    24   |
|          |               r_V_39_fu_703              |    0    |    0    |    0    |    24   |
|          |              ret_V_34_fu_735             |    0    |    0    |    0    |    19   |
|          |              ret_V_29_fu_853             |    0    |    0    |    0    |    18   |
|    sub   |               r_V_32_fu_862              |    0    |    0    |    0    |    19   |
|          |              ret_V_32_fu_871             |    0    |    0    |    0    |    18   |
|          |               r_V_36_fu_915              |    0    |    0    |    0    |    21   |
|          |             sub_ln1192_fu_929            |    0    |    0    |    0    |    18   |
|          |               r_V_11_fu_948              |    0    |    0    |    0    |    33   |
|          |               r_V_15_fu_984              |    0    |    0    |    0    |    33   |
|          |              r_V_34_fu_1054              |    0    |    0    |    0    |    15   |
|          |             sub_ln700_fu_1107            |    0    |    0    |    0    |    43   |
|          |            sub_ln700_1_fu_1249           |    0    |    0    |    0    |    18   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1416               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1425               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1433               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1442               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1451               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1459               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1518               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1526               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  mulsub  |                grp_fu_1468               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  mul_sub |                grp_fu_1494               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmuladd|                grp_fu_1552               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_192           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_198         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_205         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_212         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_219         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_226         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             p_Val2_10_fu_404             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_422             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_432             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_442             |    0    |    0    |    0    |    0    |
|          |              p_Val2_7_fu_477             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_493           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_510           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_519           |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln_fu_541             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_579           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_603           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_667           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_10_fu_721          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_1220          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_1272          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_1369          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_11_fu_1384          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1399          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln700_fu_414            |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_418            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_454           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_24_fu_489          |    0    |    0    |    0    |    0    |
|          |             sext_ln728_fu_533            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_13_fu_558          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_14_fu_569          |    0    |    0    |    0    |    0    |
|          |            sext_ln700_9_fu_590           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_10_fu_593           |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_612              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_622           |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_637              |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_646              |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_21_fu_656          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_26_fu_688          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_27_fu_699          |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_732              |    0    |    0    |    0    |    0    |
|          |               r_V_13_fu_746              |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_749              |    0    |    0    |    0    |    0    |
|          |               r_V_16_fu_759              |    0    |    0    |    0    |    0    |
|          |            sext_ln703_5_fu_763           |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_773            |    0    |    0    |    0    |    0    |
|          |               r_V_6_fu_776               |    0    |    0    |    0    |    0    |
|          |                r_V_fu_779                |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_782           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_785           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_788           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_791           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_801           |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_817            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_827           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_10_fu_839          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_11_fu_849          |    0    |    0    |    0    |    0    |
|          |               r_V_9_fu_859               |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_868           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_2_fu_883           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_3_fu_887           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_3_fu_897           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_1_fu_901           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_934           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_18_fu_938          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_19_fu_954          |    0    |    0    |    0    |    0    |
|          |            sext_ln728_4_fu_964           |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1118_20_fu_974          |    0    |    0    |    0    |    0    |
|          |            sext_ln700_6_fu_990           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_7_fu_994           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_4_fu_1009          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_6_fu_1018           |    0    |    0    |    0    |    0    |
|          |           sext_ln728_7_fu_1029           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_6_fu_1033           |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_1_fu_1042          |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_1051           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_15_fu_1060          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_11_fu_1071          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_16_fu_1081          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_17_fu_1084          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_4_fu_1088           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_5_fu_1091           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_8_fu_1113           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_22_fu_1126          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_23_fu_1130          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_5_fu_1133          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_7_fu_1142          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_8_fu_1151          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_9_fu_1160          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_25_fu_1164          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_10_fu_1168          |    0    |    0    |    0    |    0    |
|          |           sext_ln1193_2_fu_1177          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1180           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_3_fu_1190           |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_1194           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1211              |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_1230          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_1233          |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1262             |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_1282          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_1285          |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_6_fu_1294          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1303          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1306          |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_11_fu_1315          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_1324          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_1332          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_1335          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1344          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1347          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_1356          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln51_fu_458            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              rhs_V_6_fu_502              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_3_fu_551           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_4_fu_562           |    0    |    0    |    0    |    0    |
|          |              rhs_V_5_fu_596              |    0    |    0    |    0    |    0    |
|          |               shl_ln_fu_615              |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_660              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_7_fu_681           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_8_fu_692           |    0    |    0    |    0    |    0    |
|          |               tmp_2_fu_794               |    0    |    0    |    0    |    0    |
|          |               tmp_3_fu_831               |    0    |    0    |    0    |    0    |
|bitconcatenate|               tmp_5_fu_890               |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_921              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_5_fu_941           |    0    |    0    |    0    |    0    |
|          |              lhs_V_1_fu_957              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_6_fu_977           |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_1022             |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1063               |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_1100             |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_1183              |    0    |    0    |    0    |    0    |
|          |               tmp_4_fu_1203              |    0    |    0    |    0    |    0    |
|          |            shl_ln700_1_fu_1242           |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_1254              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|    shl   |             shl_ln703_fu_910             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    65   |  68.742 |  14041  |  26150  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln700_1_reg_1763 |   24   |
|    lhs_V_2_reg_1657   |   13   |
| mul_ln1192_10_reg_1918|   54   |
| mul_ln1192_2_reg_1873 |   48   |
| mul_ln1192_3_reg_1908 |   48   |
| mul_ln1192_4_reg_1923 |   48   |
| mul_ln1192_6_reg_1888 |   53   |
| mul_ln1192_7_reg_1913 |   60   |
| mul_ln1192_9_reg_1898 |   50   |
|  mul_ln1192_reg_1600  |   18   |
|  mul_ln700_2_reg_1768 |   48   |
|  mul_ln700_3_reg_1833 |   48   |
|   mul_ln728_reg_1722  |   18   |
|      p_0_reg_1677     |    8   |
|     p_10_reg_1798     |    8   |
|     p_11_reg_1863     |    8   |
|      p_1_reg_1808     |    8   |
|      p_2_reg_1813     |    8   |
|      p_3_reg_1705     |    8   |
|      p_4_reg_1689     |    8   |
|      p_5_reg_1783     |    8   |
|      p_6_reg_1848     |    8   |
|      p_7_reg_1793     |    8   |
|      p_8_reg_1823     |    8   |
|      p_9_reg_1878     |    8   |
|   p_Val2_10_reg_1563  |   12   |
|   p_Val2_1_reg_1571   |   12   |
|   p_Val2_2_reg_1578   |   12   |
|   p_Val2_3_reg_1591   |   12   |
|   p_Val2_4_reg_1699   |    8   |
|   p_Val2_5_reg_1694   |    8   |
|   p_Val2_6_reg_1742   |    8   |
|   p_Val2_7_reg_1605   |   12   |
|   p_Val2_s_reg_1684   |    8   |
|    r_V_11_reg_1753    |   26   |
|    r_V_14_reg_1711    |   24   |
|    r_V_17_reg_1717    |   28   |
|    r_V_18_reg_1773    |   16   |
|    r_V_20_reg_1838    |   43   |
|    r_V_21_reg_1843    |   16   |
|    r_V_22_reg_1893    |   16   |
|    r_V_25_reg_1853    |   34   |
|    r_V_26_reg_1858    |   16   |
|    r_V_29_reg_1903    |   16   |
|    r_V_35_reg_1747    |   16   |
|     r_V_5_reg_1818    |   40   |
|   ret_V_16_reg_1727   |    9   |
|   ret_V_20_reg_1622   |   20   |
|   ret_V_23_reg_1788   |    9   |
|   ret_V_28_reg_1803   |   17   |
|   ret_V_29_reg_1732   |   15   |
|   ret_V_34_reg_1672   |   13   |
|   ret_V_38_reg_1778   |   25   |
|    ret_V_6_reg_1737   |   20   |
|    ret_V_9_reg_1758   |   20   |
|sext_ln1118_13_reg_1647|   18   |
|  sext_ln728_reg_1637  |   18   |
|    shl_ln_reg_1662    |   14   |
|   sub_ln700_reg_1828  |   36   |
|trunc_ln708_11_reg_1933|   12   |
| trunc_ln708_1_reg_1868|   12   |
| trunc_ln708_4_reg_1667|   12   |
| trunc_ln708_5_reg_1883|   12   |
| trunc_ln708_6_reg_1617|   12   |
| trunc_ln708_7_reg_1652|   12   |
| trunc_ln708_8_reg_1928|   12   |
| trunc_ln708_9_reg_1627|   12   |
| trunc_ln708_s_reg_1632|   12   |
|   trunc_ln_reg_1642   |   12   |
+-----------------------+--------+
|         Total         |  1363  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251 |  p1  |   2  |  12  |   24   ||    9    |
| grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260 |  p1  |   2  |  12  |   24   ||    9    |
| grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314 |  p1  |   2  |  12  |   24   ||    9    |
| grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332 |  p1  |   2  |  12  |   24   ||    9    |
|                grp_fu_1451               |  p0  |   2  |  12  |   24   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   120  ||  3.015  ||    45   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   65   |   68   |  14041 |  26150 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |    -   |  1363  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   65   |   71   |  15404 |  26195 |
+-----------+--------+--------+--------+--------+--------+
