CLK_CONFG	,	V_16
ENOMEM	,	V_23
vlv2_plat_configure_clock	,	F_11
freq_type	,	V_2
__iomem	,	T_1
vlv2_plat_clk_probe	,	F_13
pmc_base	,	V_8
conf	,	V_12
dev_info	,	F_16
clk_num	,	V_1
pdev	,	V_18
PLT_CLK_CTL_OFFSET	,	F_3
dev	,	V_22
u32	,	T_2
CLK_CONFG_FORCE_OFF	,	V_15
REG_SET_FIELD	,	F_6
ret	,	V_11
clk_mutex	,	V_9
platform_driver_register	,	F_20
"memio map is not set\n"	,	L_3
pr_err	,	F_2
"wrong clock type\n"	,	L_2
device	,	V_24
MAX_CLK_COUNT	,	V_4
ioremap_nocache	,	F_14
"vlv2_plat_clk initialized\n"	,	L_6
CLK_CONFG_FORCE_ON	,	V_14
VLV2_PMC_CLK_BASE_ADDRESS	,	V_20
vlv2_plat_clk_init	,	F_19
dev_err	,	F_15
CLK_FREQ_TYPE_XTAL	,	V_6
mutex_unlock	,	F_8
"Invalid clock configuration requested\n"	,	L_4
vlv2_plat_set_clock_freq	,	F_1
addr	,	V_3
PMC_MAP_SIZE	,	V_21
REG_GET_FIELD	,	F_10
vlv2_plat_clk_driver	,	V_25
readl	,	F_7
"I/O memory remapping failed\n"	,	L_5
writel	,	F_5
i	,	V_19
CLK_FREQ_TYPE	,	V_10
vlv2_suspend	,	F_18
EINVAL	,	V_5
vlv2_resume	,	F_17
CLK_FREQ_TYPE_PLL	,	V_7
mutex_lock	,	F_4
__init	,	T_3
vlv2_plat_get_clock_freq	,	F_9
vlv2_plat_get_clock_status	,	F_12
platform_device	,	V_17
"Clock number out of range (%d)\n"	,	L_1
CLK_CONFG_D3_GATED	,	V_13
