;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT @300, @2
	SLT 721, -10
	SUB #172, @-300
	SUB 10, @0
	SUB #101, <-1
	SUB @127, 106
	SLT 12, @10
	SUB 10, @0
	CMP @121, 146
	MOV 12, @14
	MOV @121, 106
	MOV @121, 106
	SPL @12, #201
	SPL @12, #201
	SUB #72, @1
	SUB 10, @0
	SLT 721, -10
	MOV -1, <-20
	MOV -1, <-20
	SUB -712, @-10
	SLT 721, -10
	MOV -1, <-20
	SPL @12, #201
	SUB #101, <-1
	SUB @30, @2
	SPL @12, #201
	SPL 0, #2
	SPL @12, #201
	SLT 721, -10
	SPL @12, #201
	SUB #101, <-1
	SPL 0, <332
	SPL 0, <332
	SUB #101, <-1
	SPL 160, 209
	SLT 721, -10
	SPL 160, 209
	CMP 12, @14
	MOV -7, <-20
	MOV -7, <-20
	SLT <300, 92
	SLT <300, 92
	MOV -7, <-20
	SPL 0, <332
	MOV -1, <-26
