"D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd=work"
"D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd=work"
