// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_ConvertInputToStream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_A_BUS_AWVALID,
        m_axi_A_BUS_AWREADY,
        m_axi_A_BUS_AWADDR,
        m_axi_A_BUS_AWID,
        m_axi_A_BUS_AWLEN,
        m_axi_A_BUS_AWSIZE,
        m_axi_A_BUS_AWBURST,
        m_axi_A_BUS_AWLOCK,
        m_axi_A_BUS_AWCACHE,
        m_axi_A_BUS_AWPROT,
        m_axi_A_BUS_AWQOS,
        m_axi_A_BUS_AWREGION,
        m_axi_A_BUS_AWUSER,
        m_axi_A_BUS_WVALID,
        m_axi_A_BUS_WREADY,
        m_axi_A_BUS_WDATA,
        m_axi_A_BUS_WSTRB,
        m_axi_A_BUS_WLAST,
        m_axi_A_BUS_WID,
        m_axi_A_BUS_WUSER,
        m_axi_A_BUS_ARVALID,
        m_axi_A_BUS_ARREADY,
        m_axi_A_BUS_ARADDR,
        m_axi_A_BUS_ARID,
        m_axi_A_BUS_ARLEN,
        m_axi_A_BUS_ARSIZE,
        m_axi_A_BUS_ARBURST,
        m_axi_A_BUS_ARLOCK,
        m_axi_A_BUS_ARCACHE,
        m_axi_A_BUS_ARPROT,
        m_axi_A_BUS_ARQOS,
        m_axi_A_BUS_ARREGION,
        m_axi_A_BUS_ARUSER,
        m_axi_A_BUS_RVALID,
        m_axi_A_BUS_RREADY,
        m_axi_A_BUS_RDATA,
        m_axi_A_BUS_RLAST,
        m_axi_A_BUS_RID,
        m_axi_A_BUS_RFIFONUM,
        m_axi_A_BUS_RUSER,
        m_axi_A_BUS_RRESP,
        m_axi_A_BUS_BVALID,
        m_axi_A_BUS_BREADY,
        m_axi_A_BUS_BRESP,
        m_axi_A_BUS_BID,
        m_axi_A_BUS_BUSER,
        A,
        conv_a_din,
        conv_a_num_data_valid,
        conv_a_fifo_cap,
        conv_a_full_n,
        conv_a_write,
        mm_a_din,
        mm_a_num_data_valid,
        mm_a_fifo_cap,
        mm_a_full_n,
        mm_a_write,
        mode,
        R,
        C,
        N,
        M,
        R_c46_din,
        R_c46_num_data_valid,
        R_c46_fifo_cap,
        R_c46_full_n,
        R_c46_write,
        C_c48_din,
        C_c48_num_data_valid,
        C_c48_fifo_cap,
        C_c48_full_n,
        C_c48_write,
        N_c51_din,
        N_c51_num_data_valid,
        N_c51_fifo_cap,
        N_c51_full_n,
        N_c51_write,
        M_c56_din,
        M_c56_num_data_valid,
        M_c56_fifo_cap,
        M_c56_full_n,
        M_c56_write,
        mode_c72_din,
        mode_c72_num_data_valid,
        mode_c72_fifo_cap,
        mode_c72_full_n,
        mode_c72_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_A_BUS_AWVALID;
input   m_axi_A_BUS_AWREADY;
output  [63:0] m_axi_A_BUS_AWADDR;
output  [0:0] m_axi_A_BUS_AWID;
output  [31:0] m_axi_A_BUS_AWLEN;
output  [2:0] m_axi_A_BUS_AWSIZE;
output  [1:0] m_axi_A_BUS_AWBURST;
output  [1:0] m_axi_A_BUS_AWLOCK;
output  [3:0] m_axi_A_BUS_AWCACHE;
output  [2:0] m_axi_A_BUS_AWPROT;
output  [3:0] m_axi_A_BUS_AWQOS;
output  [3:0] m_axi_A_BUS_AWREGION;
output  [0:0] m_axi_A_BUS_AWUSER;
output   m_axi_A_BUS_WVALID;
input   m_axi_A_BUS_WREADY;
output  [511:0] m_axi_A_BUS_WDATA;
output  [63:0] m_axi_A_BUS_WSTRB;
output   m_axi_A_BUS_WLAST;
output  [0:0] m_axi_A_BUS_WID;
output  [0:0] m_axi_A_BUS_WUSER;
output   m_axi_A_BUS_ARVALID;
input   m_axi_A_BUS_ARREADY;
output  [63:0] m_axi_A_BUS_ARADDR;
output  [0:0] m_axi_A_BUS_ARID;
output  [31:0] m_axi_A_BUS_ARLEN;
output  [2:0] m_axi_A_BUS_ARSIZE;
output  [1:0] m_axi_A_BUS_ARBURST;
output  [1:0] m_axi_A_BUS_ARLOCK;
output  [3:0] m_axi_A_BUS_ARCACHE;
output  [2:0] m_axi_A_BUS_ARPROT;
output  [3:0] m_axi_A_BUS_ARQOS;
output  [3:0] m_axi_A_BUS_ARREGION;
output  [0:0] m_axi_A_BUS_ARUSER;
input   m_axi_A_BUS_RVALID;
output   m_axi_A_BUS_RREADY;
input  [511:0] m_axi_A_BUS_RDATA;
input   m_axi_A_BUS_RLAST;
input  [0:0] m_axi_A_BUS_RID;
input  [8:0] m_axi_A_BUS_RFIFONUM;
input  [0:0] m_axi_A_BUS_RUSER;
input  [1:0] m_axi_A_BUS_RRESP;
input   m_axi_A_BUS_BVALID;
output   m_axi_A_BUS_BREADY;
input  [1:0] m_axi_A_BUS_BRESP;
input  [0:0] m_axi_A_BUS_BID;
input  [0:0] m_axi_A_BUS_BUSER;
input  [63:0] A;
output  [511:0] conv_a_din;
input  [7:0] conv_a_num_data_valid;
input  [7:0] conv_a_fifo_cap;
input   conv_a_full_n;
output   conv_a_write;
output  [511:0] mm_a_din;
input  [7:0] mm_a_num_data_valid;
input  [7:0] mm_a_fifo_cap;
input   mm_a_full_n;
output   mm_a_write;
input  [0:0] mode;
input  [31:0] R;
input  [31:0] C;
input  [31:0] N;
input  [31:0] M;
output  [31:0] R_c46_din;
input  [2:0] R_c46_num_data_valid;
input  [2:0] R_c46_fifo_cap;
input   R_c46_full_n;
output   R_c46_write;
output  [31:0] C_c48_din;
input  [2:0] C_c48_num_data_valid;
input  [2:0] C_c48_fifo_cap;
input   C_c48_full_n;
output   C_c48_write;
output  [31:0] N_c51_din;
input  [2:0] N_c51_num_data_valid;
input  [2:0] N_c51_fifo_cap;
input   N_c51_full_n;
output   N_c51_write;
output  [31:0] M_c56_din;
input  [2:0] M_c56_num_data_valid;
input  [2:0] M_c56_fifo_cap;
input   M_c56_full_n;
output   M_c56_write;
output  [0:0] mode_c72_din;
input  [2:0] mode_c72_num_data_valid;
input  [2:0] mode_c72_fifo_cap;
input   mode_c72_full_n;
output   mode_c72_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_A_BUS_ARVALID;
reg[63:0] m_axi_A_BUS_ARADDR;
reg[0:0] m_axi_A_BUS_ARID;
reg[31:0] m_axi_A_BUS_ARLEN;
reg[2:0] m_axi_A_BUS_ARSIZE;
reg[1:0] m_axi_A_BUS_ARBURST;
reg[1:0] m_axi_A_BUS_ARLOCK;
reg[3:0] m_axi_A_BUS_ARCACHE;
reg[2:0] m_axi_A_BUS_ARPROT;
reg[3:0] m_axi_A_BUS_ARQOS;
reg[3:0] m_axi_A_BUS_ARREGION;
reg[0:0] m_axi_A_BUS_ARUSER;
reg m_axi_A_BUS_RREADY;
reg conv_a_write;
reg mm_a_write;
reg R_c46_write;
reg C_c48_write;
reg N_c51_write;
reg M_c56_write;
reg mode_c72_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    R_c46_blk_n;
reg    C_c48_blk_n;
reg    N_c51_blk_n;
reg    M_c56_blk_n;
reg    mode_c72_blk_n;
reg    ap_block_state1;
wire   [0:0] mode_read_read_fu_102_p2;
wire   [27:0] trunc_ln_fu_202_p4;
reg   [27:0] trunc_ln_reg_301;
wire   [59:0] bound38_fu_182_p2;
reg   [59:0] bound38_reg_306;
wire   [87:0] bound45_fu_186_p2;
reg   [87:0] bound45_reg_311;
wire   [27:0] div_fu_242_p4;
reg   [27:0] div_reg_316;
wire   [59:0] bound_fu_194_p2;
reg   [59:0] bound_reg_322;
wire   [91:0] bound4_fu_198_p2;
reg   [91:0] bound4_reg_327;
wire   [119:0] bound17_fu_190_p2;
reg   [119:0] bound17_reg_333;
wire    ap_CS_fsm_state4;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_idle;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_ready;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWVALID;
wire   [63:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWADDR;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWID;
wire   [31:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLEN;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWSIZE;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWBURST;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLOCK;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWCACHE;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWPROT;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWQOS;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWREGION;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWUSER;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WVALID;
wire   [511:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WDATA;
wire   [63:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WSTRB;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WLAST;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WID;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WUSER;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARVALID;
wire   [63:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARADDR;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARID;
wire   [31:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLEN;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARSIZE;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARBURST;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLOCK;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARCACHE;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARPROT;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARQOS;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARREGION;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARUSER;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_RREADY;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_BREADY;
wire   [511:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_din;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_write;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_done;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_idle;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_ready;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWVALID;
wire   [63:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWADDR;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWID;
wire   [31:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLEN;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWSIZE;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWBURST;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLOCK;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWCACHE;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWPROT;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWQOS;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWREGION;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWUSER;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WVALID;
wire   [511:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WDATA;
wire   [63:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WSTRB;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WLAST;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WID;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WUSER;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARVALID;
wire   [63:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARADDR;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARID;
wire   [31:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLEN;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARSIZE;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARBURST;
wire   [1:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLOCK;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARCACHE;
wire   [2:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARPROT;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARQOS;
wire   [3:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARREGION;
wire   [0:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARUSER;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_RREADY;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_BREADY;
wire   [511:0] grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_din;
wire    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_write;
reg    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg;
reg   [5:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state2;
reg    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state5;
wire   [27:0] bound38_fu_182_p0;
wire   [31:0] bound38_fu_182_p1;
wire   [27:0] bound45_fu_186_p0;
wire   [59:0] bound45_fu_186_p1;
wire   [27:0] bound17_fu_190_p0;
wire   [91:0] bound17_fu_190_p1;
wire   [31:0] bound_fu_194_p0;
wire   [27:0] bound_fu_194_p1;
wire   [31:0] bound4_fu_198_p0;
wire   [59:0] bound4_fu_198_p1;
wire   [27:0] trunc_ln1_fu_212_p4;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire   [119:0] bound17_fu_190_p00;
wire   [119:0] bound17_fu_190_p10;
wire   [59:0] bound38_fu_182_p00;
wire   [59:0] bound38_fu_182_p10;
wire   [87:0] bound45_fu_186_p00;
wire   [87:0] bound45_fu_186_p10;
wire   [91:0] bound4_fu_198_p00;
wire   [91:0] bound4_fu_198_p10;
wire   [59:0] bound_fu_194_p00;
wire   [59:0] bound_fu_194_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg = 1'b0;
#0 grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg = 1'b0;
end

top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start),
    .ap_done(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done),
    .ap_idle(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_idle),
    .ap_ready(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_ready),
    .m_axi_A_BUS_AWVALID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWVALID),
    .m_axi_A_BUS_AWREADY(1'b0),
    .m_axi_A_BUS_AWADDR(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWADDR),
    .m_axi_A_BUS_AWID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWID),
    .m_axi_A_BUS_AWLEN(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLEN),
    .m_axi_A_BUS_AWSIZE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWSIZE),
    .m_axi_A_BUS_AWBURST(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWBURST),
    .m_axi_A_BUS_AWLOCK(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLOCK),
    .m_axi_A_BUS_AWCACHE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWCACHE),
    .m_axi_A_BUS_AWPROT(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWPROT),
    .m_axi_A_BUS_AWQOS(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWQOS),
    .m_axi_A_BUS_AWREGION(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWREGION),
    .m_axi_A_BUS_AWUSER(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWUSER),
    .m_axi_A_BUS_WVALID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WVALID),
    .m_axi_A_BUS_WREADY(1'b0),
    .m_axi_A_BUS_WDATA(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WDATA),
    .m_axi_A_BUS_WSTRB(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WSTRB),
    .m_axi_A_BUS_WLAST(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WLAST),
    .m_axi_A_BUS_WID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WID),
    .m_axi_A_BUS_WUSER(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WUSER),
    .m_axi_A_BUS_ARVALID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARVALID),
    .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
    .m_axi_A_BUS_ARADDR(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARADDR),
    .m_axi_A_BUS_ARID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARID),
    .m_axi_A_BUS_ARLEN(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLEN),
    .m_axi_A_BUS_ARSIZE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARSIZE),
    .m_axi_A_BUS_ARBURST(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARBURST),
    .m_axi_A_BUS_ARLOCK(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLOCK),
    .m_axi_A_BUS_ARCACHE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARCACHE),
    .m_axi_A_BUS_ARPROT(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARPROT),
    .m_axi_A_BUS_ARQOS(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARQOS),
    .m_axi_A_BUS_ARREGION(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARREGION),
    .m_axi_A_BUS_ARUSER(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARUSER),
    .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
    .m_axi_A_BUS_RREADY(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_RREADY),
    .m_axi_A_BUS_RDATA(m_axi_A_BUS_RDATA),
    .m_axi_A_BUS_RLAST(m_axi_A_BUS_RLAST),
    .m_axi_A_BUS_RID(m_axi_A_BUS_RID),
    .m_axi_A_BUS_RFIFONUM(m_axi_A_BUS_RFIFONUM),
    .m_axi_A_BUS_RUSER(m_axi_A_BUS_RUSER),
    .m_axi_A_BUS_RRESP(m_axi_A_BUS_RRESP),
    .m_axi_A_BUS_BVALID(1'b0),
    .m_axi_A_BUS_BREADY(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_BREADY),
    .m_axi_A_BUS_BRESP(2'd0),
    .m_axi_A_BUS_BID(1'd0),
    .m_axi_A_BUS_BUSER(1'd0),
    .mm_a_din(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_din),
    .mm_a_num_data_valid(8'd0),
    .mm_a_fifo_cap(8'd0),
    .mm_a_full_n(mm_a_full_n),
    .mm_a_write(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_write),
    .bound45(bound45_reg_311),
    .N(N),
    .bound38(bound38_reg_306),
    .A(A)
);

top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start),
    .ap_done(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_done),
    .ap_idle(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_idle),
    .ap_ready(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_ready),
    .m_axi_A_BUS_AWVALID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWVALID),
    .m_axi_A_BUS_AWREADY(1'b0),
    .m_axi_A_BUS_AWADDR(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWADDR),
    .m_axi_A_BUS_AWID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWID),
    .m_axi_A_BUS_AWLEN(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLEN),
    .m_axi_A_BUS_AWSIZE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWSIZE),
    .m_axi_A_BUS_AWBURST(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWBURST),
    .m_axi_A_BUS_AWLOCK(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLOCK),
    .m_axi_A_BUS_AWCACHE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWCACHE),
    .m_axi_A_BUS_AWPROT(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWPROT),
    .m_axi_A_BUS_AWQOS(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWQOS),
    .m_axi_A_BUS_AWREGION(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWREGION),
    .m_axi_A_BUS_AWUSER(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWUSER),
    .m_axi_A_BUS_WVALID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WVALID),
    .m_axi_A_BUS_WREADY(1'b0),
    .m_axi_A_BUS_WDATA(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WDATA),
    .m_axi_A_BUS_WSTRB(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WSTRB),
    .m_axi_A_BUS_WLAST(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WLAST),
    .m_axi_A_BUS_WID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WID),
    .m_axi_A_BUS_WUSER(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WUSER),
    .m_axi_A_BUS_ARVALID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARVALID),
    .m_axi_A_BUS_ARREADY(m_axi_A_BUS_ARREADY),
    .m_axi_A_BUS_ARADDR(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARADDR),
    .m_axi_A_BUS_ARID(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARID),
    .m_axi_A_BUS_ARLEN(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLEN),
    .m_axi_A_BUS_ARSIZE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARSIZE),
    .m_axi_A_BUS_ARBURST(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARBURST),
    .m_axi_A_BUS_ARLOCK(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLOCK),
    .m_axi_A_BUS_ARCACHE(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARCACHE),
    .m_axi_A_BUS_ARPROT(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARPROT),
    .m_axi_A_BUS_ARQOS(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARQOS),
    .m_axi_A_BUS_ARREGION(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARREGION),
    .m_axi_A_BUS_ARUSER(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARUSER),
    .m_axi_A_BUS_RVALID(m_axi_A_BUS_RVALID),
    .m_axi_A_BUS_RREADY(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_RREADY),
    .m_axi_A_BUS_RDATA(m_axi_A_BUS_RDATA),
    .m_axi_A_BUS_RLAST(m_axi_A_BUS_RLAST),
    .m_axi_A_BUS_RID(m_axi_A_BUS_RID),
    .m_axi_A_BUS_RFIFONUM(m_axi_A_BUS_RFIFONUM),
    .m_axi_A_BUS_RUSER(m_axi_A_BUS_RUSER),
    .m_axi_A_BUS_RRESP(m_axi_A_BUS_RRESP),
    .m_axi_A_BUS_BVALID(1'b0),
    .m_axi_A_BUS_BREADY(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_BREADY),
    .m_axi_A_BUS_BRESP(2'd0),
    .m_axi_A_BUS_BID(1'd0),
    .m_axi_A_BUS_BUSER(1'd0),
    .conv_a_din(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_din),
    .conv_a_num_data_valid(8'd0),
    .conv_a_fifo_cap(8'd0),
    .conv_a_full_n(conv_a_full_n),
    .conv_a_write(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_write),
    .bound17(bound17_reg_333),
    .empty(div_reg_316),
    .bound4(bound4_reg_327),
    .div(div_reg_316),
    .bound(bound_reg_322),
    .C(C),
    .N(N),
    .A(A)
);

top_mul_28ns_32ns_60_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 60 ))
mul_28ns_32ns_60_1_1_U570(
    .din0(bound38_fu_182_p0),
    .din1(bound38_fu_182_p1),
    .dout(bound38_fu_182_p2)
);

top_mul_28ns_60ns_88_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 60 ),
    .dout_WIDTH( 88 ))
mul_28ns_60ns_88_1_1_U571(
    .din0(bound45_fu_186_p0),
    .din1(bound45_fu_186_p1),
    .dout(bound45_fu_186_p2)
);

top_mul_28ns_92ns_120_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 92 ),
    .dout_WIDTH( 120 ))
mul_28ns_92ns_120_1_1_U572(
    .din0(bound17_fu_190_p0),
    .din1(bound17_fu_190_p1),
    .dout(bound17_fu_190_p2)
);

top_mul_32ns_28ns_60_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 60 ))
mul_32ns_28ns_60_1_1_U573(
    .din0(bound_fu_194_p0),
    .din1(bound_fu_194_p1),
    .dout(bound_fu_194_p2)
);

top_mul_32ns_60ns_92_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 60 ),
    .dout_WIDTH( 92 ))
mul_32ns_60ns_92_1_1_U574(
    .din0(bound4_fu_198_p0),
    .din1(bound4_fu_198_p1),
    .dout(bound4_fu_198_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_ready == 1'b1)) begin
            grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg <= 1'b1;
        end else if ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_ready == 1'b1)) begin
            grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bound17_reg_333 <= bound17_fu_190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        bound38_reg_306 <= bound38_fu_182_p2;
        bound45_reg_311 <= bound45_fu_186_p2;
        bound4_reg_327 <= bound4_fu_198_p2;
        bound_reg_322 <= bound_fu_194_p2;
        div_reg_316 <= {{N[31:4]}};
        trunc_ln_reg_301 <= {{M[31:4]}};
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        C_c48_blk_n = C_c48_full_n;
    end else begin
        C_c48_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        C_c48_write = 1'b1;
    end else begin
        C_c48_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        M_c56_blk_n = M_c56_full_n;
    end else begin
        M_c56_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        M_c56_write = 1'b1;
    end else begin
        M_c56_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        N_c51_blk_n = N_c51_full_n;
    end else begin
        N_c51_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        N_c51_write = 1'b1;
    end else begin
        N_c51_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        R_c46_blk_n = R_c46_full_n;
    end else begin
        R_c46_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        R_c46_write = 1'b1;
    end else begin
        R_c46_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1))) begin
        conv_a_write = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_write;
    end else begin
        conv_a_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARADDR = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARADDR = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARADDR;
    end else begin
        m_axi_A_BUS_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARBURST = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARBURST = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARBURST;
    end else begin
        m_axi_A_BUS_ARBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARCACHE = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARCACHE = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARCACHE;
    end else begin
        m_axi_A_BUS_ARCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARID = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARID = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARID;
    end else begin
        m_axi_A_BUS_ARID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARLEN = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARLEN = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLEN;
    end else begin
        m_axi_A_BUS_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARLOCK = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARLOCK = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLOCK;
    end else begin
        m_axi_A_BUS_ARLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARPROT = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARPROT = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARPROT;
    end else begin
        m_axi_A_BUS_ARPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARQOS = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARQOS = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARQOS;
    end else begin
        m_axi_A_BUS_ARQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARREGION = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARREGION = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARREGION;
    end else begin
        m_axi_A_BUS_ARREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARSIZE = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARSIZE = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARSIZE;
    end else begin
        m_axi_A_BUS_ARSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARUSER = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARUSER = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARUSER;
    end else begin
        m_axi_A_BUS_ARUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_ARVALID = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_ARVALID = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARVALID;
    end else begin
        m_axi_A_BUS_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (mode == 1'd1)))) begin
        m_axi_A_BUS_RREADY = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_A_BUS_RREADY = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_RREADY;
    end else begin
        m_axi_A_BUS_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mm_a_write = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_write;
    end else begin
        mm_a_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mode_c72_blk_n = mode_c72_full_n;
    end else begin
        mode_c72_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        mode_c72_write = 1'b1;
    end else begin
        mode_c72_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (mode == 1'd1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state1) & (mode_read_read_fu_102_p2 == 1'd0) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_c48_din = C;

assign M_c56_din = M;

assign N_c51_din = N;

assign R_c46_din = R;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((1'b0 == M_c56_full_n) | (1'b0 == N_c51_full_n) | (1'b0 == C_c48_full_n) | (1'b0 == R_c46_full_n) | (ap_done_reg == 1'b1) | (mode_c72_full_n == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_done == 1'b0) & (mode == 1'd1));
end

assign bound17_fu_190_p0 = bound17_fu_190_p00;

assign bound17_fu_190_p00 = trunc_ln_reg_301;

assign bound17_fu_190_p1 = bound17_fu_190_p10;

assign bound17_fu_190_p10 = bound4_reg_327;

assign bound38_fu_182_p0 = bound38_fu_182_p00;

assign bound38_fu_182_p00 = trunc_ln_fu_202_p4;

assign bound38_fu_182_p1 = bound38_fu_182_p10;

assign bound38_fu_182_p10 = N;

assign bound45_fu_186_p0 = bound45_fu_186_p00;

assign bound45_fu_186_p00 = trunc_ln1_fu_212_p4;

assign bound45_fu_186_p1 = bound45_fu_186_p10;

assign bound45_fu_186_p10 = bound38_fu_182_p2;

assign bound4_fu_198_p0 = bound4_fu_198_p00;

assign bound4_fu_198_p00 = R;

assign bound4_fu_198_p1 = bound4_fu_198_p10;

assign bound4_fu_198_p10 = bound_fu_194_p2;

assign bound_fu_194_p0 = bound_fu_194_p00;

assign bound_fu_194_p00 = C;

assign bound_fu_194_p1 = bound_fu_194_p10;

assign bound_fu_194_p10 = div_fu_242_p4;

assign conv_a_din = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_din;

assign div_fu_242_p4 = {{N[31:4]}};

assign grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg;

assign grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg;

assign m_axi_A_BUS_AWADDR = 64'd0;

assign m_axi_A_BUS_AWBURST = 2'd0;

assign m_axi_A_BUS_AWCACHE = 4'd0;

assign m_axi_A_BUS_AWID = 1'd0;

assign m_axi_A_BUS_AWLEN = 32'd0;

assign m_axi_A_BUS_AWLOCK = 2'd0;

assign m_axi_A_BUS_AWPROT = 3'd0;

assign m_axi_A_BUS_AWQOS = 4'd0;

assign m_axi_A_BUS_AWREGION = 4'd0;

assign m_axi_A_BUS_AWSIZE = 3'd0;

assign m_axi_A_BUS_AWUSER = 1'd0;

assign m_axi_A_BUS_AWVALID = 1'b0;

assign m_axi_A_BUS_BREADY = 1'b0;

assign m_axi_A_BUS_WDATA = 512'd0;

assign m_axi_A_BUS_WID = 1'd0;

assign m_axi_A_BUS_WLAST = 1'b0;

assign m_axi_A_BUS_WSTRB = 64'd0;

assign m_axi_A_BUS_WUSER = 1'd0;

assign m_axi_A_BUS_WVALID = 1'b0;

assign mm_a_din = grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_din;

assign mode_c72_din = mode;

assign mode_read_read_fu_102_p2 = mode;

assign trunc_ln1_fu_212_p4 = {{R[31:4]}};

assign trunc_ln_fu_202_p4 = {{M[31:4]}};

endmodule //top_ConvertInputToStream
