v 20130925 2
L 100 0 100 400 3 15 0 0 -1 -1
L 100 400 400 400 3 15 0 0 -1 -1
L 100 0 400 0 3 15 0 0 -1 -1
A 400 200 200 270 180 3 15 0 0 -1 -1
V 625 200 25 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 650 200 700 200 1 0 1
{
T 625 250 5 6 0 1 0 0 1
pinnumber=3
T 700 150 5 8 0 1 0 2 1
pinseq=3
T 550 200 9 8 0 1 0 6 1
pinlabel=Y
T 550 200 5 8 0 1 0 8 1
pintype=out
}
P 100 100 0 100 1 0 1
{
T 50 -25 5 6 0 1 0 6 1
pinnumber=2
T 0 50 5 8 0 1 0 8 1
pinseq=2
T 150 100 9 8 0 1 0 0 1
pinlabel=B
T 150 100 5 8 0 1 0 2 1
pintype=in
}
P 100 300 0 300 1 0 1
{
T 50 350 5 6 0 1 0 6 1
pinnumber=1
T 0 250 5 8 0 1 0 8 1
pinseq=1
T 150 300 9 8 0 1 0 0 1
pinlabel=A
T 150 300 5 8 0 1 0 2 1
pintype=in
}
T 0 1925 5 10 0 0 0 0 1
device=4093
T 0 725 5 10 0 0 0 0 1
slot=1
T 0 925 5 10 0 0 0 0 1
numslots=4
T 0 1125 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 0 1325 5 10 0 0 0 0 1
slotdef=2:5,6,4
T 0 1525 5 10 0 0 0 0 1
slotdef=3:8,9,10
T 0 1725 5 10 0 0 0 0 1
slotdef=4:12,13,11
L 200 100 300 100 3 10 0 0 -1 -1
L 300 100 375 300 3 10 0 0 -1 -1
L 250 100 325 300 3 10 0 0 -1 -1
L 325 300 425 300 3 10 0 0 -1 -1
T 100 500 8 10 1 1 0 0 1
refdes=U?
T 0 2125 5 10 0 0 0 0 1
footprint=DIP14
T 0 2325 5 10 0 0 0 0 1
description=4 NAND Schmitt triggers
T 0 2525 5 10 0 0 0 0 1
net=VDD:14
T 0 2725 5 10 0 0 0 0 1
net=VSS:7
T 0 2925 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4093B_CNV_3.pdf
