//--------------------------------------------------------------------------------
// Auto-generated by LiteX (d89f19e55) on 2025-11-26 22:25:01
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
// CSR Includes.
//--------------------------------------------------------------------------------

#include <generated/soc.h>
#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H
#include <stdint.h>
#include <system.h>
#ifndef CSR_ACCESSORS_DEFINED
#include <hw/common.h>
#endif /* ! CSR_ACCESSORS_DEFINED */

#ifndef CSR_BASE
#define CSR_BASE 0x0L
#endif /* ! CSR_BASE */

//--------------------------------------------------------------------------------
// CSR Registers/Fields Definition.
//--------------------------------------------------------------------------------

/* CTRL Registers */
#define CSR_CTRL_BASE (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x4L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x8L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* CTRL Fields */
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1

/* ICAP Registers */
#define CSR_ICAP_BASE (CSR_BASE + 0x1000L)
#define CSR_ICAP_ADDR_ADDR (CSR_BASE + 0x1000L)
#define CSR_ICAP_ADDR_SIZE 1
#define CSR_ICAP_DATA_ADDR (CSR_BASE + 0x1004L)
#define CSR_ICAP_DATA_SIZE 1
#define CSR_ICAP_WRITE_ADDR (CSR_BASE + 0x1008L)
#define CSR_ICAP_WRITE_SIZE 1
#define CSR_ICAP_DONE_ADDR (CSR_BASE + 0x100cL)
#define CSR_ICAP_DONE_SIZE 1
#define CSR_ICAP_READ_ADDR (CSR_BASE + 0x1010L)
#define CSR_ICAP_READ_SIZE 1

/* ICAP Fields */

/* FLASH_CS_N Registers */
#define CSR_FLASH_CS_N_BASE (CSR_BASE + 0x1800L)
#define CSR_FLASH_CS_N_OUT_ADDR (CSR_BASE + 0x1800L)
#define CSR_FLASH_CS_N_OUT_SIZE 1

/* FLASH_CS_N Fields */

/* XADC Registers */
#define CSR_XADC_BASE (CSR_BASE + 0x2000L)
#define CSR_XADC_TEMPERATURE_ADDR (CSR_BASE + 0x2000L)
#define CSR_XADC_TEMPERATURE_SIZE 1
#define CSR_XADC_VCCINT_ADDR (CSR_BASE + 0x2004L)
#define CSR_XADC_VCCINT_SIZE 1
#define CSR_XADC_VCCAUX_ADDR (CSR_BASE + 0x2008L)
#define CSR_XADC_VCCAUX_SIZE 1
#define CSR_XADC_VCCBRAM_ADDR (CSR_BASE + 0x200cL)
#define CSR_XADC_VCCBRAM_SIZE 1
#define CSR_XADC_EOC_ADDR (CSR_BASE + 0x2010L)
#define CSR_XADC_EOC_SIZE 1
#define CSR_XADC_EOS_ADDR (CSR_BASE + 0x2014L)
#define CSR_XADC_EOS_SIZE 1

/* XADC Fields */

/* DNA Registers */
#define CSR_DNA_BASE (CSR_BASE + 0x2800L)
#define CSR_DNA_ID_ADDR (CSR_BASE + 0x2800L)
#define CSR_DNA_ID_SIZE 2

/* DNA Fields */

/* FLASH Registers */
#define CSR_FLASH_BASE (CSR_BASE + 0x3000L)
#define CSR_FLASH_SPI_CONTROL_ADDR (CSR_BASE + 0x3000L)
#define CSR_FLASH_SPI_CONTROL_SIZE 1
#define CSR_FLASH_SPI_STATUS_ADDR (CSR_BASE + 0x3004L)
#define CSR_FLASH_SPI_STATUS_SIZE 1
#define CSR_FLASH_SPI_MOSI_ADDR (CSR_BASE + 0x3008L)
#define CSR_FLASH_SPI_MOSI_SIZE 2
#define CSR_FLASH_SPI_MISO_ADDR (CSR_BASE + 0x3010L)
#define CSR_FLASH_SPI_MISO_SIZE 2
#define CSR_FLASH_SPI_CS_ADDR (CSR_BASE + 0x3018L)
#define CSR_FLASH_SPI_CS_SIZE 1
#define CSR_FLASH_SPI_LOOPBACK_ADDR (CSR_BASE + 0x301cL)
#define CSR_FLASH_SPI_LOOPBACK_SIZE 1

/* FLASH Fields */
#define CSR_FLASH_SPI_CONTROL_START_OFFSET 0
#define CSR_FLASH_SPI_CONTROL_START_SIZE 1
#define CSR_FLASH_SPI_CONTROL_LENGTH_OFFSET 8
#define CSR_FLASH_SPI_CONTROL_LENGTH_SIZE 8
#define CSR_FLASH_SPI_STATUS_DONE_OFFSET 0
#define CSR_FLASH_SPI_STATUS_DONE_SIZE 1
#define CSR_FLASH_SPI_STATUS_MODE_OFFSET 1
#define CSR_FLASH_SPI_STATUS_MODE_SIZE 1
#define CSR_FLASH_SPI_CS_SEL_OFFSET 0
#define CSR_FLASH_SPI_CS_SEL_SIZE 1
#define CSR_FLASH_SPI_CS_MODE_OFFSET 16
#define CSR_FLASH_SPI_CS_MODE_SIZE 1
#define CSR_FLASH_SPI_LOOPBACK_MODE_OFFSET 0
#define CSR_FLASH_SPI_LOOPBACK_MODE_SIZE 1

/* LEDS Registers */
#define CSR_LEDS_BASE (CSR_BASE + 0x3800L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x3800L)
#define CSR_LEDS_OUT_SIZE 1

/* LEDS Fields */

/* IDENTIFIER_MEM Registers */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x4000L)

/* IDENTIFIER_MEM Fields */

/* PCIE_PHY Registers */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x5000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x5004L)
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x5008L)
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x500cL)
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x5010L)
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x5014L)
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_PHY Fields */
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_MSI Registers */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x5800L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x5800L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR (CSR_BASE + 0x5804L)
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR (CSR_BASE + 0x5808L)
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* PCIE_MSI Fields */

/* PCIE_DMA0 Registers */
#define CSR_PCIE_DMA0_BASE (CSR_BASE + 0x6000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR (CSR_BASE + 0x6000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDR (CSR_BASE + 0x6004L)
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDR (CSR_BASE + 0x600cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x6010L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x6014L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_ADDR (CSR_BASE + 0x6018L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_ADDR (CSR_BASE + 0x601cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR (CSR_BASE + 0x6020L)
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDR (CSR_BASE + 0x6024L)
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDR (CSR_BASE + 0x602cL)
#define CSR_PCIE_DMA0_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x6030L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x6034L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_ADDR (CSR_BASE + 0x6038L)
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_RESET_ADDR (CSR_BASE + 0x603cL)
#define CSR_PCIE_DMA0_READER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_ADDR (CSR_BASE + 0x6040L)
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_SYNCHRONIZER_BYPASS_ADDR (CSR_BASE + 0x6044L)
#define CSR_PCIE_DMA0_SYNCHRONIZER_BYPASS_SIZE 1
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_ADDR (CSR_BASE + 0x6048L)
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_ADDR (CSR_BASE + 0x604cL)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_ADDR (CSR_BASE + 0x6050L)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_ADDR (CSR_BASE + 0x6054L)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_ADDR (CSR_BASE + 0x6058L)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_SIZE 1

/* PCIE_DMA0 Fields */
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_MODE_OFFSET 0
#define CSR_PCIE_DMA0_SYNCHRONIZER_ENABLE_MODE_SIZE 2
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_SIZE 24

/* CAPABILITY Registers */
#define CSR_CAPABILITY_BASE (CSR_BASE + 0x6800L)
#define CSR_CAPABILITY_API_VERSION_ADDR (CSR_BASE + 0x6800L)
#define CSR_CAPABILITY_API_VERSION_SIZE 1
#define CSR_CAPABILITY_FEATURES_ADDR (CSR_BASE + 0x6804L)
#define CSR_CAPABILITY_FEATURES_SIZE 1
#define CSR_CAPABILITY_PCIE_CONFIG_ADDR (CSR_BASE + 0x6808L)
#define CSR_CAPABILITY_PCIE_CONFIG_SIZE 1
#define CSR_CAPABILITY_ETH_CONFIG_ADDR (CSR_BASE + 0x680cL)
#define CSR_CAPABILITY_ETH_CONFIG_SIZE 1
#define CSR_CAPABILITY_SATA_CONFIG_ADDR (CSR_BASE + 0x6810L)
#define CSR_CAPABILITY_SATA_CONFIG_SIZE 1

/* CAPABILITY Fields */
#define CSR_CAPABILITY_FEATURES_PCIE_OFFSET 0
#define CSR_CAPABILITY_FEATURES_PCIE_SIZE 1
#define CSR_CAPABILITY_FEATURES_ETH_OFFSET 1
#define CSR_CAPABILITY_FEATURES_ETH_SIZE 1
#define CSR_CAPABILITY_FEATURES_SATA_OFFSET 2
#define CSR_CAPABILITY_FEATURES_SATA_SIZE 1
#define CSR_CAPABILITY_FEATURES_GPIO_OFFSET 3
#define CSR_CAPABILITY_FEATURES_GPIO_SIZE 1
#define CSR_CAPABILITY_FEATURES_WR_OFFSET 4
#define CSR_CAPABILITY_FEATURES_WR_SIZE 1
#define CSR_CAPABILITY_PCIE_CONFIG_SPEED_OFFSET 0
#define CSR_CAPABILITY_PCIE_CONFIG_SPEED_SIZE 2
#define CSR_CAPABILITY_PCIE_CONFIG_LANES_OFFSET 2
#define CSR_CAPABILITY_PCIE_CONFIG_LANES_SIZE 2
#define CSR_CAPABILITY_ETH_CONFIG_SPEED_OFFSET 0
#define CSR_CAPABILITY_ETH_CONFIG_SPEED_SIZE 2
#define CSR_CAPABILITY_SATA_CONFIG_GEN_OFFSET 0
#define CSR_CAPABILITY_SATA_CONFIG_GEN_SIZE 2

/* TIME_GEN Registers */
#define CSR_TIME_GEN_BASE (CSR_BASE + 0x8800L)
#define CSR_TIME_GEN_CONTROL_ADDR (CSR_BASE + 0x8800L)
#define CSR_TIME_GEN_CONTROL_SIZE 1
#define CSR_TIME_GEN_READ_TIME_ADDR (CSR_BASE + 0x8804L)
#define CSR_TIME_GEN_READ_TIME_SIZE 2
#define CSR_TIME_GEN_WRITE_TIME_ADDR (CSR_BASE + 0x880cL)
#define CSR_TIME_GEN_WRITE_TIME_SIZE 2
#define CSR_TIME_GEN_TIME_ADJUSTMENT_ADDR (CSR_BASE + 0x8814L)
#define CSR_TIME_GEN_TIME_ADJUSTMENT_SIZE 2

/* TIME_GEN Fields */
#define CSR_TIME_GEN_CONTROL_ENABLE_OFFSET 0
#define CSR_TIME_GEN_CONTROL_ENABLE_SIZE 1
#define CSR_TIME_GEN_CONTROL_READ_OFFSET 1
#define CSR_TIME_GEN_CONTROL_READ_SIZE 1
#define CSR_TIME_GEN_CONTROL_WRITE_OFFSET 2
#define CSR_TIME_GEN_CONTROL_WRITE_SIZE 1

/* SI5351 Registers */
#define CSR_SI5351_BASE (CSR_BASE + 0xa000L)
#define CSR_SI5351_I2C_PHY_SPEED_MODE_ADDR (CSR_BASE + 0xa000L)
#define CSR_SI5351_I2C_PHY_SPEED_MODE_SIZE 1
#define CSR_SI5351_I2C_MASTER_ACTIVE_ADDR (CSR_BASE + 0xa004L)
#define CSR_SI5351_I2C_MASTER_ACTIVE_SIZE 1
#define CSR_SI5351_I2C_MASTER_SETTINGS_ADDR (CSR_BASE + 0xa008L)
#define CSR_SI5351_I2C_MASTER_SETTINGS_SIZE 1
#define CSR_SI5351_I2C_MASTER_ADDR_ADDR (CSR_BASE + 0xa00cL)
#define CSR_SI5351_I2C_MASTER_ADDR_SIZE 1
#define CSR_SI5351_I2C_MASTER_RXTX_ADDR (CSR_BASE + 0xa010L)
#define CSR_SI5351_I2C_MASTER_RXTX_SIZE 1
#define CSR_SI5351_I2C_MASTER_STATUS_ADDR (CSR_BASE + 0xa014L)
#define CSR_SI5351_I2C_MASTER_STATUS_SIZE 1
#define CSR_SI5351_PWM_ENABLE_ADDR (CSR_BASE + 0xa018L)
#define CSR_SI5351_PWM_ENABLE_SIZE 1
#define CSR_SI5351_PWM_WIDTH_ADDR (CSR_BASE + 0xa01cL)
#define CSR_SI5351_PWM_WIDTH_SIZE 1
#define CSR_SI5351_PWM_PERIOD_ADDR (CSR_BASE + 0xa020L)
#define CSR_SI5351_PWM_PERIOD_SIZE 1
#define CSR_SI5351_CONTROL_ADDR (CSR_BASE + 0xa024L)
#define CSR_SI5351_CONTROL_SIZE 1
#define CSR_SI5351_STATUS_ADDR (CSR_BASE + 0xa028L)
#define CSR_SI5351_STATUS_SIZE 1

/* SI5351 Fields */
#define CSR_SI5351_I2C_MASTER_SETTINGS_LEN_TX_OFFSET 0
#define CSR_SI5351_I2C_MASTER_SETTINGS_LEN_TX_SIZE 3
#define CSR_SI5351_I2C_MASTER_SETTINGS_LEN_RX_OFFSET 8
#define CSR_SI5351_I2C_MASTER_SETTINGS_LEN_RX_SIZE 3
#define CSR_SI5351_I2C_MASTER_SETTINGS_RECOVER_OFFSET 16
#define CSR_SI5351_I2C_MASTER_SETTINGS_RECOVER_SIZE 1
#define CSR_SI5351_I2C_MASTER_STATUS_TX_READY_OFFSET 0
#define CSR_SI5351_I2C_MASTER_STATUS_TX_READY_SIZE 1
#define CSR_SI5351_I2C_MASTER_STATUS_RX_READY_OFFSET 1
#define CSR_SI5351_I2C_MASTER_STATUS_RX_READY_SIZE 1
#define CSR_SI5351_I2C_MASTER_STATUS_NACK_OFFSET 8
#define CSR_SI5351_I2C_MASTER_STATUS_NACK_SIZE 1
#define CSR_SI5351_I2C_MASTER_STATUS_TX_UNFINISHED_OFFSET 16
#define CSR_SI5351_I2C_MASTER_STATUS_TX_UNFINISHED_SIZE 1
#define CSR_SI5351_I2C_MASTER_STATUS_RX_UNFINISHED_OFFSET 17
#define CSR_SI5351_I2C_MASTER_STATUS_RX_UNFINISHED_SIZE 1
#define CSR_SI5351_CONTROL_VERSION_OFFSET 0
#define CSR_SI5351_CONTROL_VERSION_SIZE 1
#define CSR_SI5351_CONTROL_CLK_IN_SRC_OFFSET 1
#define CSR_SI5351_CONTROL_CLK_IN_SRC_SIZE 1
#define CSR_SI5351_CONTROL_SS_EN_OFFSET 2
#define CSR_SI5351_CONTROL_SS_EN_SIZE 1
#define CSR_SI5351_CONTROL_SEQ_RESET_OFFSET 8
#define CSR_SI5351_CONTROL_SEQ_RESET_SIZE 1
#define CSR_SI5351_STATUS_SEQ_DONE_OFFSET 8
#define CSR_SI5351_STATUS_SEQ_DONE_SIZE 1

/* GPIO Registers */
#define CSR_GPIO_BASE (CSR_BASE + 0xa800L)
#define CSR_GPIO_CONTROL_ADDR (CSR_BASE + 0xa800L)
#define CSR_GPIO_CONTROL_SIZE 1
#define CSR_GPIO__O_ADDR (CSR_BASE + 0xa804L)
#define CSR_GPIO__O_SIZE 1
#define CSR_GPIO_OE_ADDR (CSR_BASE + 0xa808L)
#define CSR_GPIO_OE_SIZE 1
#define CSR_GPIO__I_ADDR (CSR_BASE + 0xa80cL)
#define CSR_GPIO__I_SIZE 1

/* GPIO Fields */
#define CSR_GPIO_CONTROL_ENABLE_OFFSET 0
#define CSR_GPIO_CONTROL_ENABLE_SIZE 1
#define CSR_GPIO_CONTROL_SOURCE_OFFSET 1
#define CSR_GPIO_CONTROL_SOURCE_SIZE 1
#define CSR_GPIO_CONTROL_LOOPBACK_OFFSET 2
#define CSR_GPIO_CONTROL_LOOPBACK_SIZE 1
#define CSR_GPIO__O_DATA_OFFSET 0
#define CSR_GPIO__O_DATA_SIZE 4
#define CSR_GPIO_OE_ENABLE_OFFSET 0
#define CSR_GPIO_OE_ENABLE_SIZE 4
#define CSR_GPIO__I_DATA_OFFSET 0
#define CSR_GPIO__I_DATA_SIZE 4

/* MAIN Registers */
#define CSR_MAIN_BASE (CSR_BASE + 0xb000L)
#define CSR_MAIN_TEST_TIME_ADDR (CSR_BASE + 0xb000L)
#define CSR_MAIN_TEST_TIME_SIZE 2

/* MAIN Fields */

/* HEADER Registers */
#define CSR_HEADER_BASE (CSR_BASE + 0xb800L)
#define CSR_HEADER_TX_CONTROL_ADDR (CSR_BASE + 0xb800L)
#define CSR_HEADER_TX_CONTROL_SIZE 1
#define CSR_HEADER_TX_FRAME_CYCLES_ADDR (CSR_BASE + 0xb804L)
#define CSR_HEADER_TX_FRAME_CYCLES_SIZE 1
#define CSR_HEADER_RX_CONTROL_ADDR (CSR_BASE + 0xb808L)
#define CSR_HEADER_RX_CONTROL_SIZE 1
#define CSR_HEADER_RX_FRAME_CYCLES_ADDR (CSR_BASE + 0xb80cL)
#define CSR_HEADER_RX_FRAME_CYCLES_SIZE 1
#define CSR_HEADER_LAST_TX_HEADER_ADDR (CSR_BASE + 0xb810L)
#define CSR_HEADER_LAST_TX_HEADER_SIZE 2
#define CSR_HEADER_LAST_TX_TIMESTAMP_ADDR (CSR_BASE + 0xb818L)
#define CSR_HEADER_LAST_TX_TIMESTAMP_SIZE 2
#define CSR_HEADER_LAST_RX_HEADER_ADDR (CSR_BASE + 0xb820L)
#define CSR_HEADER_LAST_RX_HEADER_SIZE 2
#define CSR_HEADER_LAST_RX_TIMESTAMP_ADDR (CSR_BASE + 0xb828L)
#define CSR_HEADER_LAST_RX_TIMESTAMP_SIZE 2

/* HEADER Fields */
#define CSR_HEADER_TX_CONTROL_ENABLE_OFFSET 0
#define CSR_HEADER_TX_CONTROL_ENABLE_SIZE 1
#define CSR_HEADER_TX_CONTROL_HEADER_ENABLE_OFFSET 1
#define CSR_HEADER_TX_CONTROL_HEADER_ENABLE_SIZE 1
#define CSR_HEADER_RX_CONTROL_ENABLE_OFFSET 0
#define CSR_HEADER_RX_CONTROL_ENABLE_SIZE 1
#define CSR_HEADER_RX_CONTROL_HEADER_ENABLE_OFFSET 1
#define CSR_HEADER_RX_CONTROL_HEADER_ENABLE_SIZE 1

/* AD9361 Registers */
#define CSR_AD9361_BASE (CSR_BASE + 0xc000L)
#define CSR_AD9361_CONFIG_ADDR (CSR_BASE + 0xc000L)
#define CSR_AD9361_CONFIG_SIZE 1
#define CSR_AD9361_CTRL_ADDR (CSR_BASE + 0xc004L)
#define CSR_AD9361_CTRL_SIZE 1
#define CSR_AD9361_STAT_ADDR (CSR_BASE + 0xc008L)
#define CSR_AD9361_STAT_SIZE 1
#define CSR_AD9361_BITMODE_ADDR (CSR_BASE + 0xc00cL)
#define CSR_AD9361_BITMODE_SIZE 1
#define CSR_AD9361_SPI_CONTROL_ADDR (CSR_BASE + 0xc010L)
#define CSR_AD9361_SPI_CONTROL_SIZE 1
#define CSR_AD9361_SPI_STATUS_ADDR (CSR_BASE + 0xc014L)
#define CSR_AD9361_SPI_STATUS_SIZE 1
#define CSR_AD9361_SPI_MOSI_ADDR (CSR_BASE + 0xc018L)
#define CSR_AD9361_SPI_MOSI_SIZE 1
#define CSR_AD9361_SPI_MISO_ADDR (CSR_BASE + 0xc01cL)
#define CSR_AD9361_SPI_MISO_SIZE 1
#define CSR_AD9361_PHY_CONTROL_ADDR (CSR_BASE + 0xc020L)
#define CSR_AD9361_PHY_CONTROL_SIZE 1
#define CSR_AD9361_RFIC_TIME_ADDR (CSR_BASE + 0xc024L)
#define CSR_AD9361_RFIC_TIME_SIZE 2
#define CSR_AD9361_SCHEDULER_TX_CONTROL_ADDR (CSR_BASE + 0xc02cL)
#define CSR_AD9361_SCHEDULER_TX_CONTROL_SIZE 1
#define CSR_AD9361_SCHEDULER_TX_FIFO_LEVEL_ADDR (CSR_BASE + 0xc030L)
#define CSR_AD9361_SCHEDULER_TX_FIFO_LEVEL_SIZE 1
#define CSR_AD9361_SCHEDULER_TX_CURRENT_TS_ADDR (CSR_BASE + 0xc034L)
#define CSR_AD9361_SCHEDULER_TX_CURRENT_TS_SIZE 2
#define CSR_AD9361_SCHEDULER_TX_READ_TIME_ADDR (CSR_BASE + 0xc03cL)
#define CSR_AD9361_SCHEDULER_TX_READ_TIME_SIZE 2
#define CSR_AD9361_SCHEDULER_TX_WRITE_TIME_ADDR (CSR_BASE + 0xc044L)
#define CSR_AD9361_SCHEDULER_TX_WRITE_TIME_SIZE 2
#define CSR_AD9361_PRBS_TX_ADDR (CSR_BASE + 0xc04cL)
#define CSR_AD9361_PRBS_TX_SIZE 1
#define CSR_AD9361_PRBS_RX_ADDR (CSR_BASE + 0xc050L)
#define CSR_AD9361_PRBS_RX_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_ADDR (CSR_BASE + 0xc054L)
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_LOW_STATUS_ADDR (CSR_BASE + 0xc058L)
#define CSR_AD9361_AGC_COUNT_RX1_LOW_STATUS_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_ADDR (CSR_BASE + 0xc05cL)
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_STATUS_ADDR (CSR_BASE + 0xc060L)
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_STATUS_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_ADDR (CSR_BASE + 0xc064L)
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_LOW_STATUS_ADDR (CSR_BASE + 0xc068L)
#define CSR_AD9361_AGC_COUNT_RX2_LOW_STATUS_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_ADDR (CSR_BASE + 0xc06cL)
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_STATUS_ADDR (CSR_BASE + 0xc070L)
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_STATUS_SIZE 1

/* AD9361 Fields */
#define CSR_AD9361_CONFIG_RST_N_OFFSET 0
#define CSR_AD9361_CONFIG_RST_N_SIZE 1
#define CSR_AD9361_CONFIG_ENABLE_OFFSET 1
#define CSR_AD9361_CONFIG_ENABLE_SIZE 1
#define CSR_AD9361_CONFIG_TXNRX_OFFSET 4
#define CSR_AD9361_CONFIG_TXNRX_SIZE 1
#define CSR_AD9361_CONFIG_EN_AGC_OFFSET 5
#define CSR_AD9361_CONFIG_EN_AGC_SIZE 1
#define CSR_AD9361_CTRL_CTRL_OFFSET 0
#define CSR_AD9361_CTRL_CTRL_SIZE 4
#define CSR_AD9361_STAT_STAT_OFFSET 0
#define CSR_AD9361_STAT_STAT_SIZE 8
#define CSR_AD9361_BITMODE_MODE_OFFSET 0
#define CSR_AD9361_BITMODE_MODE_SIZE 1
#define CSR_AD9361_SPI_CONTROL_START_OFFSET 0
#define CSR_AD9361_SPI_CONTROL_START_SIZE 1
#define CSR_AD9361_SPI_CONTROL_LENGTH_OFFSET 8
#define CSR_AD9361_SPI_CONTROL_LENGTH_SIZE 8
#define CSR_AD9361_SPI_STATUS_DONE_OFFSET 0
#define CSR_AD9361_SPI_STATUS_DONE_SIZE 1
#define CSR_AD9361_PHY_CONTROL_MODE_OFFSET 0
#define CSR_AD9361_PHY_CONTROL_MODE_SIZE 1
#define CSR_AD9361_PHY_CONTROL_LOOPBACK_OFFSET 1
#define CSR_AD9361_PHY_CONTROL_LOOPBACK_SIZE 1
#define CSR_AD9361_SCHEDULER_TX_CONTROL_ENABLE_OFFSET 0
#define CSR_AD9361_SCHEDULER_TX_CONTROL_ENABLE_SIZE 1
#define CSR_AD9361_SCHEDULER_TX_CONTROL_READ_OFFSET 1
#define CSR_AD9361_SCHEDULER_TX_CONTROL_READ_SIZE 1
#define CSR_AD9361_SCHEDULER_TX_CONTROL_WRITE_OFFSET 2
#define CSR_AD9361_SCHEDULER_TX_CONTROL_WRITE_SIZE 1
#define CSR_AD9361_SCHEDULER_TX_CONTROL_READ_CURRENT_TS_OFFSET 3
#define CSR_AD9361_SCHEDULER_TX_CONTROL_READ_CURRENT_TS_SIZE 1
#define CSR_AD9361_PRBS_TX_ENABLE_OFFSET 0
#define CSR_AD9361_PRBS_TX_ENABLE_SIZE 1
#define CSR_AD9361_PRBS_RX_SYNCED_OFFSET 0
#define CSR_AD9361_PRBS_RX_SYNCED_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_ENABLE_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_ENABLE_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_CLEAR_OFFSET 1
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_CLEAR_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_THRESHOLD_OFFSET 16
#define CSR_AD9361_AGC_COUNT_RX1_LOW_CONTROL_THRESHOLD_SIZE 16
#define CSR_AD9361_AGC_COUNT_RX1_LOW_STATUS_COUNT_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX1_LOW_STATUS_COUNT_SIZE 32
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_ENABLE_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_ENABLE_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_CLEAR_OFFSET 1
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_CLEAR_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_THRESHOLD_OFFSET 16
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_CONTROL_THRESHOLD_SIZE 16
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_STATUS_COUNT_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX1_HIGH_STATUS_COUNT_SIZE 32
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_ENABLE_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_ENABLE_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_CLEAR_OFFSET 1
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_CLEAR_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_THRESHOLD_OFFSET 16
#define CSR_AD9361_AGC_COUNT_RX2_LOW_CONTROL_THRESHOLD_SIZE 16
#define CSR_AD9361_AGC_COUNT_RX2_LOW_STATUS_COUNT_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX2_LOW_STATUS_COUNT_SIZE 32
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_ENABLE_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_ENABLE_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_CLEAR_OFFSET 1
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_CLEAR_SIZE 1
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_THRESHOLD_OFFSET 16
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_CONTROL_THRESHOLD_SIZE 16
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_STATUS_COUNT_OFFSET 0
#define CSR_AD9361_AGC_COUNT_RX2_HIGH_STATUS_COUNT_SIZE 32

/* CROSSBAR Registers */
#define CSR_CROSSBAR_BASE (CSR_BASE + 0xc800L)
#define CSR_CROSSBAR_MUX_SEL_ADDR (CSR_BASE + 0xc800L)
#define CSR_CROSSBAR_MUX_SEL_SIZE 1
#define CSR_CROSSBAR_DEMUX_SEL_ADDR (CSR_BASE + 0xc804L)
#define CSR_CROSSBAR_DEMUX_SEL_SIZE 1

/* CROSSBAR Fields */

/* PCIE_ENDPOINT Registers */
#define CSR_PCIE_ENDPOINT_BASE (CSR_BASE + 0xd800L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_ADDR (CSR_BASE + 0xd800L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0xd804L)
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0xd808L)
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0xd80cL)
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0xd810L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0xd814L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_ENDPOINT Fields */
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_SIZE 6

/* CLK_MEASUREMENT Registers */
#define CSR_CLK_MEASUREMENT_BASE (CSR_BASE + 0xf000L)
#define CSR_CLK_MEASUREMENT_CLK0_LATCH_ADDR (CSR_BASE + 0xf000L)
#define CSR_CLK_MEASUREMENT_CLK0_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK0_VALUE_ADDR (CSR_BASE + 0xf004L)
#define CSR_CLK_MEASUREMENT_CLK0_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK1_LATCH_ADDR (CSR_BASE + 0xf00cL)
#define CSR_CLK_MEASUREMENT_CLK1_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK1_VALUE_ADDR (CSR_BASE + 0xf010L)
#define CSR_CLK_MEASUREMENT_CLK1_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK2_LATCH_ADDR (CSR_BASE + 0xf018L)
#define CSR_CLK_MEASUREMENT_CLK2_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK2_VALUE_ADDR (CSR_BASE + 0xf01cL)
#define CSR_CLK_MEASUREMENT_CLK2_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK3_LATCH_ADDR (CSR_BASE + 0xf024L)
#define CSR_CLK_MEASUREMENT_CLK3_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK3_VALUE_ADDR (CSR_BASE + 0xf028L)
#define CSR_CLK_MEASUREMENT_CLK3_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_CLK4_LATCH_ADDR (CSR_BASE + 0xf030L)
#define CSR_CLK_MEASUREMENT_CLK4_LATCH_SIZE 1
#define CSR_CLK_MEASUREMENT_CLK4_VALUE_ADDR (CSR_BASE + 0xf034L)
#define CSR_CLK_MEASUREMENT_CLK4_VALUE_SIZE 2
#define CSR_CLK_MEASUREMENT_LATCH_ALL_ADDR (CSR_BASE + 0xf03cL)
#define CSR_CLK_MEASUREMENT_LATCH_ALL_SIZE 1

/* CLK_MEASUREMENT Fields */

//--------------------------------------------------------------------------------
// CSR Registers Access Functions.
//--------------------------------------------------------------------------------

#ifndef LITEX_CSR_ACCESS_FUNCTIONS
#define LITEX_CSR_ACCESS_FUNCTIONS 1
#endif

#if LITEX_CSR_ACCESS_FUNCTIONS

/* CTRL Access Functions */
static inline uint32_t ctrl_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x0L));
}
static inline void ctrl_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x0L));
}
static inline uint32_t ctrl_scratch_read(void) {
	return csr_read_simple((CSR_BASE + 0x4L));
}
static inline void ctrl_scratch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x4L));
}
static inline uint32_t ctrl_bus_errors_read(void) {
	return csr_read_simple((CSR_BASE + 0x8L));
}

/* ICAP Access Functions */
static inline uint32_t icap_addr_read(void) {
	return csr_read_simple((CSR_BASE + 0x1000L));
}
static inline void icap_addr_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1000L));
}
static inline uint32_t icap_data_read(void) {
	return csr_read_simple((CSR_BASE + 0x1004L));
}
static inline void icap_data_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1004L));
}
static inline uint32_t icap_write_read(void) {
	return csr_read_simple((CSR_BASE + 0x1008L));
}
static inline void icap_write_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1008L));
}
static inline uint32_t icap_done_read(void) {
	return csr_read_simple((CSR_BASE + 0x100cL));
}
static inline uint32_t icap_read_read(void) {
	return csr_read_simple((CSR_BASE + 0x1010L));
}
static inline void icap_read_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1010L));
}

/* FLASH_CS_N Access Functions */
static inline uint32_t flash_cs_n_out_read(void) {
	return csr_read_simple((CSR_BASE + 0x1800L));
}
static inline void flash_cs_n_out_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x1800L));
}

/* XADC Access Functions */
static inline uint32_t xadc_temperature_read(void) {
	return csr_read_simple((CSR_BASE + 0x2000L));
}
static inline uint32_t xadc_vccint_read(void) {
	return csr_read_simple((CSR_BASE + 0x2004L));
}
static inline uint32_t xadc_vccaux_read(void) {
	return csr_read_simple((CSR_BASE + 0x2008L));
}
static inline uint32_t xadc_vccbram_read(void) {
	return csr_read_simple((CSR_BASE + 0x200cL));
}
static inline uint32_t xadc_eoc_read(void) {
	return csr_read_simple((CSR_BASE + 0x2010L));
}
static inline uint32_t xadc_eos_read(void) {
	return csr_read_simple((CSR_BASE + 0x2014L));
}

/* DNA Access Functions */
static inline uint64_t dna_id_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x2800L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x2804L));
	return r;
}

/* FLASH Access Functions */
static inline uint32_t flash_spi_control_read(void) {
	return csr_read_simple((CSR_BASE + 0x3000L));
}
static inline void flash_spi_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3000L));
}
static inline uint32_t flash_spi_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x3004L));
}
static inline uint64_t flash_spi_mosi_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x3008L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x300cL));
	return r;
}
static inline void flash_spi_mosi_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x3008L));
	csr_write_simple(v, (CSR_BASE + 0x300cL));
}
static inline uint64_t flash_spi_miso_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x3010L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x3014L));
	return r;
}
static inline uint32_t flash_spi_cs_read(void) {
	return csr_read_simple((CSR_BASE + 0x3018L));
}
static inline void flash_spi_cs_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3018L));
}
static inline uint32_t flash_spi_loopback_read(void) {
	return csr_read_simple((CSR_BASE + 0x301cL));
}
static inline void flash_spi_loopback_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x301cL));
}

/* LEDS Access Functions */
static inline uint32_t leds_out_read(void) {
	return csr_read_simple((CSR_BASE + 0x3800L));
}
static inline void leds_out_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x3800L));
}

/* IDENTIFIER_MEM Access Functions */

/* PCIE_PHY Access Functions */
static inline uint32_t pcie_phy_phy_link_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x5000L));
}
static inline uint32_t pcie_phy_phy_msi_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x5004L));
}
static inline uint32_t pcie_phy_phy_msix_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x5008L));
}
static inline uint32_t pcie_phy_phy_bus_master_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x500cL));
}
static inline uint32_t pcie_phy_phy_max_request_size_read(void) {
	return csr_read_simple((CSR_BASE + 0x5010L));
}
static inline uint32_t pcie_phy_phy_max_payload_size_read(void) {
	return csr_read_simple((CSR_BASE + 0x5014L));
}

/* PCIE_MSI Access Functions */
static inline uint32_t pcie_msi_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x5800L));
}
static inline void pcie_msi_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5800L));
}
static inline uint32_t pcie_msi_clear_read(void) {
	return csr_read_simple((CSR_BASE + 0x5804L));
}
static inline void pcie_msi_clear_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x5804L));
}
static inline uint32_t pcie_msi_vector_read(void) {
	return csr_read_simple((CSR_BASE + 0x5808L));
}

/* PCIE_DMA0 Access Functions */
static inline uint32_t pcie_dma0_writer_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x6000L));
}
static inline void pcie_dma0_writer_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6000L));
}
static inline uint64_t pcie_dma0_writer_table_value_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x6004L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x6008L));
	return r;
}
static inline void pcie_dma0_writer_table_value_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x6004L));
	csr_write_simple(v, (CSR_BASE + 0x6008L));
}
static inline uint32_t pcie_dma0_writer_table_we_read(void) {
	return csr_read_simple((CSR_BASE + 0x600cL));
}
static inline void pcie_dma0_writer_table_we_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x600cL));
}
static inline uint32_t pcie_dma0_writer_table_loop_prog_n_read(void) {
	return csr_read_simple((CSR_BASE + 0x6010L));
}
static inline void pcie_dma0_writer_table_loop_prog_n_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6010L));
}
static inline uint32_t pcie_dma0_writer_table_loop_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x6014L));
}
static inline uint32_t pcie_dma0_writer_table_level_read(void) {
	return csr_read_simple((CSR_BASE + 0x6018L));
}
static inline uint32_t pcie_dma0_writer_table_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x601cL));
}
static inline void pcie_dma0_writer_table_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x601cL));
}
static inline uint32_t pcie_dma0_reader_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x6020L));
}
static inline void pcie_dma0_reader_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6020L));
}
static inline uint64_t pcie_dma0_reader_table_value_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x6024L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x6028L));
	return r;
}
static inline void pcie_dma0_reader_table_value_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x6024L));
	csr_write_simple(v, (CSR_BASE + 0x6028L));
}
static inline uint32_t pcie_dma0_reader_table_we_read(void) {
	return csr_read_simple((CSR_BASE + 0x602cL));
}
static inline void pcie_dma0_reader_table_we_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x602cL));
}
static inline uint32_t pcie_dma0_reader_table_loop_prog_n_read(void) {
	return csr_read_simple((CSR_BASE + 0x6030L));
}
static inline void pcie_dma0_reader_table_loop_prog_n_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6030L));
}
static inline uint32_t pcie_dma0_reader_table_loop_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x6034L));
}
static inline uint32_t pcie_dma0_reader_table_level_read(void) {
	return csr_read_simple((CSR_BASE + 0x6038L));
}
static inline uint32_t pcie_dma0_reader_table_reset_read(void) {
	return csr_read_simple((CSR_BASE + 0x603cL));
}
static inline void pcie_dma0_reader_table_reset_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x603cL));
}
static inline uint32_t pcie_dma0_loopback_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x6040L));
}
static inline void pcie_dma0_loopback_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6040L));
}
static inline uint32_t pcie_dma0_synchronizer_bypass_read(void) {
	return csr_read_simple((CSR_BASE + 0x6044L));
}
static inline void pcie_dma0_synchronizer_bypass_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6044L));
}
static inline uint32_t pcie_dma0_synchronizer_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0x6048L));
}
static inline void pcie_dma0_synchronizer_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6048L));
}
static inline uint32_t pcie_dma0_buffering_reader_fifo_control_read(void) {
	return csr_read_simple((CSR_BASE + 0x604cL));
}
static inline void pcie_dma0_buffering_reader_fifo_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x604cL));
}
static inline uint32_t pcie_dma0_buffering_reader_fifo_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x6050L));
}
static inline uint32_t pcie_dma0_buffering_writer_fifo_control_read(void) {
	return csr_read_simple((CSR_BASE + 0x6054L));
}
static inline void pcie_dma0_buffering_writer_fifo_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x6054L));
}
static inline uint32_t pcie_dma0_buffering_writer_fifo_status_read(void) {
	return csr_read_simple((CSR_BASE + 0x6058L));
}

/* CAPABILITY Access Functions */
static inline uint32_t capability_api_version_read(void) {
	return csr_read_simple((CSR_BASE + 0x6800L));
}
static inline uint32_t capability_features_read(void) {
	return csr_read_simple((CSR_BASE + 0x6804L));
}
static inline uint32_t capability_pcie_config_read(void) {
	return csr_read_simple((CSR_BASE + 0x6808L));
}
static inline uint32_t capability_eth_config_read(void) {
	return csr_read_simple((CSR_BASE + 0x680cL));
}
static inline uint32_t capability_sata_config_read(void) {
	return csr_read_simple((CSR_BASE + 0x6810L));
}

/* TIME_GEN Access Functions */
static inline uint32_t time_gen_control_read(void) {
	return csr_read_simple((CSR_BASE + 0x8800L));
}
static inline void time_gen_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0x8800L));
}
static inline uint64_t time_gen_read_time_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x8804L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x8808L));
	return r;
}
static inline uint64_t time_gen_write_time_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x880cL));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x8810L));
	return r;
}
static inline void time_gen_write_time_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x880cL));
	csr_write_simple(v, (CSR_BASE + 0x8810L));
}
static inline uint64_t time_gen_time_adjustment_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0x8814L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0x8818L));
	return r;
}
static inline void time_gen_time_adjustment_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0x8814L));
	csr_write_simple(v, (CSR_BASE + 0x8818L));
}

/* SI5351 Access Functions */
static inline uint32_t si5351_i2c_phy_speed_mode_read(void) {
	return csr_read_simple((CSR_BASE + 0xa000L));
}
static inline void si5351_i2c_phy_speed_mode_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa000L));
}
static inline uint32_t si5351_i2c_master_active_read(void) {
	return csr_read_simple((CSR_BASE + 0xa004L));
}
static inline void si5351_i2c_master_active_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa004L));
}
static inline uint32_t si5351_i2c_master_settings_read(void) {
	return csr_read_simple((CSR_BASE + 0xa008L));
}
static inline void si5351_i2c_master_settings_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa008L));
}
static inline uint32_t si5351_i2c_master_addr_read(void) {
	return csr_read_simple((CSR_BASE + 0xa00cL));
}
static inline void si5351_i2c_master_addr_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa00cL));
}
static inline uint32_t si5351_i2c_master_rxtx_read(void) {
	return csr_read_simple((CSR_BASE + 0xa010L));
}
static inline void si5351_i2c_master_rxtx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa010L));
}
static inline uint32_t si5351_i2c_master_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xa014L));
}
static inline uint32_t si5351_pwm_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0xa018L));
}
static inline void si5351_pwm_enable_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa018L));
}
static inline uint32_t si5351_pwm_width_read(void) {
	return csr_read_simple((CSR_BASE + 0xa01cL));
}
static inline void si5351_pwm_width_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa01cL));
}
static inline uint32_t si5351_pwm_period_read(void) {
	return csr_read_simple((CSR_BASE + 0xa020L));
}
static inline void si5351_pwm_period_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa020L));
}
static inline uint32_t si5351_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xa024L));
}
static inline void si5351_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa024L));
}
static inline uint32_t si5351_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xa028L));
}

/* GPIO Access Functions */
static inline uint32_t gpio_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xa800L));
}
static inline void gpio_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa800L));
}
static inline uint32_t gpio__o_read(void) {
	return csr_read_simple((CSR_BASE + 0xa804L));
}
static inline void gpio__o_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa804L));
}
static inline uint32_t gpio_oe_read(void) {
	return csr_read_simple((CSR_BASE + 0xa808L));
}
static inline void gpio_oe_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xa808L));
}
static inline uint32_t gpio__i_read(void) {
	return csr_read_simple((CSR_BASE + 0xa80cL));
}

/* MAIN Access Functions */
static inline uint64_t main_test_time_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xb000L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xb004L));
	return r;
}

/* HEADER Access Functions */
static inline uint32_t header_tx_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xb800L));
}
static inline void header_tx_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xb800L));
}
static inline uint32_t header_tx_frame_cycles_read(void) {
	return csr_read_simple((CSR_BASE + 0xb804L));
}
static inline void header_tx_frame_cycles_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xb804L));
}
static inline uint32_t header_rx_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xb808L));
}
static inline void header_rx_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xb808L));
}
static inline uint32_t header_rx_frame_cycles_read(void) {
	return csr_read_simple((CSR_BASE + 0xb80cL));
}
static inline void header_rx_frame_cycles_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xb80cL));
}
static inline uint64_t header_last_tx_header_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xb810L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xb814L));
	return r;
}
static inline uint64_t header_last_tx_timestamp_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xb818L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xb81cL));
	return r;
}
static inline uint64_t header_last_rx_header_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xb820L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xb824L));
	return r;
}
static inline uint64_t header_last_rx_timestamp_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xb828L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xb82cL));
	return r;
}

/* AD9361 Access Functions */
static inline uint32_t ad9361_config_read(void) {
	return csr_read_simple((CSR_BASE + 0xc000L));
}
static inline void ad9361_config_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc000L));
}
static inline uint32_t ad9361_ctrl_read(void) {
	return csr_read_simple((CSR_BASE + 0xc004L));
}
static inline void ad9361_ctrl_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc004L));
}
static inline uint32_t ad9361_stat_read(void) {
	return csr_read_simple((CSR_BASE + 0xc008L));
}
static inline uint32_t ad9361_bitmode_read(void) {
	return csr_read_simple((CSR_BASE + 0xc00cL));
}
static inline void ad9361_bitmode_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc00cL));
}
static inline uint32_t ad9361_spi_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xc010L));
}
static inline void ad9361_spi_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc010L));
}
static inline uint32_t ad9361_spi_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xc014L));
}
static inline uint32_t ad9361_spi_mosi_read(void) {
	return csr_read_simple((CSR_BASE + 0xc018L));
}
static inline void ad9361_spi_mosi_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc018L));
}
static inline uint32_t ad9361_spi_miso_read(void) {
	return csr_read_simple((CSR_BASE + 0xc01cL));
}
static inline uint32_t ad9361_phy_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xc020L));
}
static inline void ad9361_phy_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc020L));
}
static inline uint64_t ad9361_rfic_time_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xc024L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xc028L));
	return r;
}
static inline uint32_t ad9361_scheduler_tx_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xc02cL));
}
static inline void ad9361_scheduler_tx_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc02cL));
}
static inline uint32_t ad9361_scheduler_tx_fifo_level_read(void) {
	return csr_read_simple((CSR_BASE + 0xc030L));
}
static inline uint64_t ad9361_scheduler_tx_current_ts_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xc034L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xc038L));
	return r;
}
static inline uint64_t ad9361_scheduler_tx_read_time_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xc03cL));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xc040L));
	return r;
}
static inline uint64_t ad9361_scheduler_tx_write_time_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xc044L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xc048L));
	return r;
}
static inline void ad9361_scheduler_tx_write_time_write(uint64_t v) {
	csr_write_simple(v >> 32, (CSR_BASE + 0xc044L));
	csr_write_simple(v, (CSR_BASE + 0xc048L));
}
static inline uint32_t ad9361_prbs_tx_read(void) {
	return csr_read_simple((CSR_BASE + 0xc04cL));
}
static inline void ad9361_prbs_tx_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc04cL));
}
static inline uint32_t ad9361_prbs_rx_read(void) {
	return csr_read_simple((CSR_BASE + 0xc050L));
}
static inline uint32_t ad9361_agc_count_rx1_low_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xc054L));
}
static inline void ad9361_agc_count_rx1_low_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc054L));
}
static inline uint32_t ad9361_agc_count_rx1_low_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xc058L));
}
static inline uint32_t ad9361_agc_count_rx1_high_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xc05cL));
}
static inline void ad9361_agc_count_rx1_high_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc05cL));
}
static inline uint32_t ad9361_agc_count_rx1_high_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xc060L));
}
static inline uint32_t ad9361_agc_count_rx2_low_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xc064L));
}
static inline void ad9361_agc_count_rx2_low_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc064L));
}
static inline uint32_t ad9361_agc_count_rx2_low_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xc068L));
}
static inline uint32_t ad9361_agc_count_rx2_high_control_read(void) {
	return csr_read_simple((CSR_BASE + 0xc06cL));
}
static inline void ad9361_agc_count_rx2_high_control_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc06cL));
}
static inline uint32_t ad9361_agc_count_rx2_high_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xc070L));
}

/* CROSSBAR Access Functions */
static inline uint32_t crossbar_mux_sel_read(void) {
	return csr_read_simple((CSR_BASE + 0xc800L));
}
static inline void crossbar_mux_sel_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc800L));
}
static inline uint32_t crossbar_demux_sel_read(void) {
	return csr_read_simple((CSR_BASE + 0xc804L));
}
static inline void crossbar_demux_sel_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xc804L));
}

/* PCIE_ENDPOINT Access Functions */
static inline uint32_t pcie_endpoint_phy_link_status_read(void) {
	return csr_read_simple((CSR_BASE + 0xd800L));
}
static inline uint32_t pcie_endpoint_phy_msi_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0xd804L));
}
static inline uint32_t pcie_endpoint_phy_msix_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0xd808L));
}
static inline uint32_t pcie_endpoint_phy_bus_master_enable_read(void) {
	return csr_read_simple((CSR_BASE + 0xd80cL));
}
static inline uint32_t pcie_endpoint_phy_max_request_size_read(void) {
	return csr_read_simple((CSR_BASE + 0xd810L));
}
static inline uint32_t pcie_endpoint_phy_max_payload_size_read(void) {
	return csr_read_simple((CSR_BASE + 0xd814L));
}

/* CLK_MEASUREMENT Access Functions */
static inline uint32_t clk_measurement_clk0_latch_read(void) {
	return csr_read_simple((CSR_BASE + 0xf000L));
}
static inline void clk_measurement_clk0_latch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xf000L));
}
static inline uint64_t clk_measurement_clk0_value_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xf004L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xf008L));
	return r;
}
static inline uint32_t clk_measurement_clk1_latch_read(void) {
	return csr_read_simple((CSR_BASE + 0xf00cL));
}
static inline void clk_measurement_clk1_latch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xf00cL));
}
static inline uint64_t clk_measurement_clk1_value_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xf010L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xf014L));
	return r;
}
static inline uint32_t clk_measurement_clk2_latch_read(void) {
	return csr_read_simple((CSR_BASE + 0xf018L));
}
static inline void clk_measurement_clk2_latch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xf018L));
}
static inline uint64_t clk_measurement_clk2_value_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xf01cL));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xf020L));
	return r;
}
static inline uint32_t clk_measurement_clk3_latch_read(void) {
	return csr_read_simple((CSR_BASE + 0xf024L));
}
static inline void clk_measurement_clk3_latch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xf024L));
}
static inline uint64_t clk_measurement_clk3_value_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xf028L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xf02cL));
	return r;
}
static inline uint32_t clk_measurement_clk4_latch_read(void) {
	return csr_read_simple((CSR_BASE + 0xf030L));
}
static inline void clk_measurement_clk4_latch_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xf030L));
}
static inline uint64_t clk_measurement_clk4_value_read(void) {
	uint64_t r = csr_read_simple((CSR_BASE + 0xf034L));
	r <<= 32;
	r |= csr_read_simple((CSR_BASE + 0xf038L));
	return r;
}
static inline uint32_t clk_measurement_latch_all_read(void) {
	return csr_read_simple((CSR_BASE + 0xf03cL));
}
static inline void clk_measurement_latch_all_write(uint32_t v) {
	csr_write_simple(v, (CSR_BASE + 0xf03cL));
}
#endif /* LITEX_CSR_ACCESS_FUNCTIONS */

#endif /* ! __GENERATED_CSR_H */
