#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 30 18:49:17 2018
# Process ID: 5890
# Current directory: /home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/HTA256_test/HTA256_test.srcs/sources_1/bd/design_1/ip/design_1_HTA2048_theta_0_0/design_1_HTA2048_theta_0_0.dcp' for cell 'design_1_i/HTA2048_theta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_acc2048_2048_mau_0_0/design_1_acc2048_2048_mau_0_0.dcp' for cell 'design_1_i/acc2048_2048_mau_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2096.785 ; gain = 498.578 ; free physical = 9748 ; free virtual = 29659
Finished Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/HTA2048_test/HTA2048_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2096.785 ; gain = 835.746 ; free physical = 9754 ; free virtual = 29665
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2128.801 ; gain = 32.016 ; free physical = 9747 ; free virtual = 29658

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14c129419

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2140.801 ; gain = 12.000 ; free physical = 9759 ; free virtual = 29670

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 188c83a90

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9747 ; free virtual = 29658
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ccca58bd

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9747 ; free virtual = 29658
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 47 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15db5ad97

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9746 ; free virtual = 29657
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15db5ad97

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9746 ; free virtual = 29657
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1540b72ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9746 ; free virtual = 29657
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1540b72ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9746 ; free virtual = 29657
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9746 ; free virtual = 29657
Ending Logic Optimization Task | Checksum: 1540b72ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2140.801 ; gain = 0.000 ; free physical = 9763 ; free virtual = 29674

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.251 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1540b72ef

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9741 ; free virtual = 29652
Ending Power Optimization Task | Checksum: 1540b72ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2438.203 ; gain = 297.402 ; free physical = 9732 ; free virtual = 29643

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1540b72ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9732 ; free virtual = 29643
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2438.203 ; gain = 341.418 ; free physical = 9732 ; free virtual = 29643
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9722 ; free virtual = 29634
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e6e50ac1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9722 ; free virtual = 29634
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9722 ; free virtual = 29634

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 703bcea0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9715 ; free virtual = 29627

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8b84c224

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9705 ; free virtual = 29618

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8b84c224

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9705 ; free virtual = 29618
Phase 1 Placer Initialization | Checksum: 8b84c224

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9706 ; free virtual = 29618

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 107d6515e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9699 ; free virtual = 29611

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9688 ; free virtual = 29601

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 63902808

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9688 ; free virtual = 29601
Phase 2 Global Placement | Checksum: 131f7206f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9689 ; free virtual = 29601

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 131f7206f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9690 ; free virtual = 29603

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b13fe065

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9689 ; free virtual = 29601

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b0a6f40f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9688 ; free virtual = 29601

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b0a6f40f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9688 ; free virtual = 29601

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b0a6f40f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9688 ; free virtual = 29601

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c94bf2e2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9688 ; free virtual = 29600

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 174ac214b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9683 ; free virtual = 29596

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: ecbd0878

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9682 ; free virtual = 29595

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: ecbd0878

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9684 ; free virtual = 29596
Phase 3 Detail Placement | Checksum: ecbd0878

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9683 ; free virtual = 29596

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15078b3be

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15078b3be

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9701 ; free virtual = 29613
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.509. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 180ce5a8d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9685 ; free virtual = 29598
Phase 4.1 Post Commit Optimization | Checksum: 180ce5a8d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9685 ; free virtual = 29597

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180ce5a8d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9686 ; free virtual = 29599

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 180ce5a8d

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9685 ; free virtual = 29598

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18a0dcbcc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9685 ; free virtual = 29598
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18a0dcbcc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9685 ; free virtual = 29598
Ending Placer Task | Checksum: 13424a359

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9694 ; free virtual = 29607
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9694 ; free virtual = 29607
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9683 ; free virtual = 29605
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9682 ; free virtual = 29597
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9691 ; free virtual = 29606
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9692 ; free virtual = 29607
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a6af887d ConstDB: 0 ShapeSum: 8d751adc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11b29891c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9568 ; free virtual = 29483
Post Restoration Checksum: NetGraph: d102f7c3 NumContArr: 4a269159 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11b29891c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9567 ; free virtual = 29482

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11b29891c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9551 ; free virtual = 29467

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11b29891c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9551 ; free virtual = 29467
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 28fe8f548

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9537 ; free virtual = 29453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.485  | TNS=0.000  | WHS=-0.173 | THS=-25.189|

Phase 2 Router Initialization | Checksum: 27e38c859

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9540 ; free virtual = 29456

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2679354ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9554 ; free virtual = 29470

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2104
 Number of Nodes with overlaps = 638
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.552 | TNS=-2.448 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e39844d8

Time (s): cpu = 00:02:37 ; elapsed = 00:01:10 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9530 ; free virtual = 29446

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 273
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.192 | TNS=-0.439 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13275c042

Time (s): cpu = 00:03:44 ; elapsed = 00:01:36 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9542 ; free virtual = 29458

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.050 | TNS=-0.097 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 9c99cbbe

Time (s): cpu = 00:04:43 ; elapsed = 00:01:59 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.075  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: c9b0c9b3

Time (s): cpu = 00:05:49 ; elapsed = 00:02:24 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459
Phase 4 Rip-up And Reroute | Checksum: c9b0c9b3

Time (s): cpu = 00:05:49 ; elapsed = 00:02:24 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c9b0c9b3

Time (s): cpu = 00:05:49 ; elapsed = 00:02:24 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c9b0c9b3

Time (s): cpu = 00:05:49 ; elapsed = 00:02:24 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9561 ; free virtual = 29477
Phase 5 Delay and Skew Optimization | Checksum: c9b0c9b3

Time (s): cpu = 00:05:49 ; elapsed = 00:02:24 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: df0a2451

Time (s): cpu = 00:05:49 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.190  | TNS=0.000  | WHS=0.074  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: df0a2451

Time (s): cpu = 00:05:49 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459
Phase 6 Post Hold Fix | Checksum: df0a2451

Time (s): cpu = 00:05:49 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29459

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.9271 %
  Global Horizontal Routing Utilization  = 2.88117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 185b3c2d1

Time (s): cpu = 00:05:49 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9542 ; free virtual = 29459

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 185b3c2d1

Time (s): cpu = 00:05:49 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9541 ; free virtual = 29457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dd5a42fc

Time (s): cpu = 00:05:50 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9542 ; free virtual = 29458

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.190  | TNS=0.000  | WHS=0.074  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1dd5a42fc

Time (s): cpu = 00:05:50 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29460
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:50 ; elapsed = 00:02:25 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9564 ; free virtual = 29481

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:53 ; elapsed = 00:02:27 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9564 ; free virtual = 29481
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2438.203 ; gain = 0.000 ; free physical = 9549 ; free virtual = 29477
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/HTA2048_test/HTA2048_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 18:53:48 2018...
