{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 22:17:35 2024 " "Info: Processing started: Fri Jun 21 22:17:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|zero " "Warning: Node \"Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|zero\" is a latch" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 543 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[2\] " "Info: Assuming node \"KEY\[2\]\" is an undefined clock" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Decoder0~2 " "Info: Detected gated clock \"Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Decoder0~2\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 555 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Decoder0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[0\] " "Info: Detected ripple clock \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[0\]\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\] " "Info: Detected ripple clock \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\]\" as buffer" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[2\] register Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[3\] memory Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_l3j1:auto_generated\|ram_block1a0~portb_address_reg3 99.17 MHz 10.084 ns Internal " "Info: Clock \"KEY\[2\]\" has Internal fmax of 99.17 MHz between source register \"Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[3\]\" and destination memory \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_l3j1:auto_generated\|ram_block1a0~portb_address_reg3\" (period= 10.084 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.900 ns + Longest register memory " "Info: + Longest register to memory delay is 9.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[3\] 1 REG LCFF_X44_Y13_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y13_N13; Fanout = 10; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.150 ns) 1.505 ns Datapath_Multi_cycle_Processor:comb_30\|Mux_32_bit:comp2\|mux_out\[3\]~33 2 COMB LCCOMB_X37_Y17_N8 384 " "Info: 2: + IC(1.355 ns) + CELL(0.150 ns) = 1.505 ns; Loc. = LCCOMB_X37_Y17_N8; Fanout = 384; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Mux_32_bit:comp2\|mux_out\[3\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[3]~33 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 656 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.420 ns) 3.457 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2856 3 COMB LCCOMB_X46_Y21_N2 1 " "Info: 3: + IC(1.532 ns) + CELL(0.420 ns) = 3.457 ns; Loc. = LCCOMB_X46_Y21_N2; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2856'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[3]~33 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2856 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.150 ns) 4.040 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2857 4 COMB LCCOMB_X45_Y21_N2 1 " "Info: 4: + IC(0.433 ns) + CELL(0.150 ns) = 4.040 ns; Loc. = LCCOMB_X45_Y21_N2; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2857'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2856 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2857 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.275 ns) 5.902 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2865 5 COMB LCCOMB_X37_Y18_N4 1 " "Info: 5: + IC(1.587 ns) + CELL(0.275 ns) = 5.902 ns; Loc. = LCCOMB_X37_Y18_N4; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2865'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2857 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2865 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 6.431 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2876 6 COMB LCCOMB_X37_Y18_N6 1 " "Info: 6: + IC(0.254 ns) + CELL(0.275 ns) = 6.431 ns; Loc. = LCCOMB_X37_Y18_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2876'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2865 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2876 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 6.829 ns Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2887 7 COMB LCCOMB_X37_Y18_N28 2 " "Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 6.829 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory~2887'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2876 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2887 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.150 ns) 8.421 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content~84 8 COMB LCCOMB_X48_Y20_N8 2 " "Info: 8: + IC(1.442 ns) + CELL(0.150 ns) = 8.421 ns; Loc. = LCCOMB_X48_Y20_N8; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content~84'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2887 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~84 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 637 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.142 ns) 9.900 ns Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_l3j1:auto_generated\|ram_block1a0~portb_address_reg3 9 MEM M4K_X52_Y18 32 " "Info: 9: + IC(1.337 ns) + CELL(0.142 ns) = 9.900 ns; Loc. = M4K_X52_Y18; Fanout = 32; MEM Node = 'Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_l3j1:auto_generated\|ram_block1a0~portb_address_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~84 Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_l3j1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/db/altsyncram_l3j1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 17.29 % ) " "Info: Total cell delay = 1.712 ns ( 17.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.188 ns ( 82.71 % ) " "Info: Total interconnect delay = 8.188 ns ( 82.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[3]~33 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2856 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2857 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2865 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2876 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2887 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~84 Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] {} Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[3]~33 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2856 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2857 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2865 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2876 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2887 {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~84 {} Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 {} } { 0.000ns 1.355ns 1.532ns 0.433ns 1.587ns 0.254ns 0.248ns 1.442ns 1.337ns } { 0.000ns 0.150ns 0.420ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.101 ns - Smallest " "Info: - Smallest clock skew is 0.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 2.767 ns + Shortest memory " "Info: + Shortest clock path from clock \"KEY\[2\]\" to destination memory is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[2\]~clkctrl 2 COMB CLKCTRL_G3 2452 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2452; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[2] KEY[2]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.689 ns) 2.767 ns Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_l3j1:auto_generated\|ram_block1a0~portb_address_reg3 3 MEM M4K_X52_Y18 32 " "Info: 3: + IC(0.961 ns) + CELL(0.689 ns) = 2.767 ns; Loc. = M4K_X52_Y18; Fanout = 32; MEM Node = 'Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_l3j1:auto_generated\|ram_block1a0~portb_address_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_l3j1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/db/altsyncram_l3j1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.00 % ) " "Info: Total cell delay = 1.688 ns ( 61.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 39.00 % ) " "Info: Total interconnect delay = 1.079 ns ( 39.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 2.666 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[2\]\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[2\]~clkctrl 2 COMB CLKCTRL_G3 2452 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2452; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[2] KEY[2]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[3\] 3 REG LCFF_X44_Y13_N13 10 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X44_Y13_N13; Fanout = 10; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp16\|content\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_l3j1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/db/altsyncram_l3j1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[3]~33 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2856 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2857 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2865 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2876 Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2887 Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~84 Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] {} Datapath_Multi_cycle_Processor:comb_30|Mux_32_bit:comp2|mux_out[3]~33 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2856 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2857 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2865 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2876 {} Datapath_Multi_cycle_Processor:comb_30|Data_Memory:comp3|DMemory~2887 {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content~84 {} Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 {} } { 0.000ns 1.355ns 1.532ns 0.433ns 1.587ns 0.254ns 0.248ns 1.442ns 1.337ns } { 0.000ns 0.150ns 0.420ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.142ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|Register_File:comp7|altsyncram:Regfile_rtl_1|altsyncram_l3j1:auto_generated|ram_block1a0~portb_address_reg3 {} } { 0.000ns 0.000ns 0.118ns 0.961ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp16|content[3] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY\[2\] 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"KEY\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state.s8 Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\] KEY\[2\] 155 ps " "Info: Found hold time violation between source  pin or register \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state.s8\" and destination pin or register \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\]\" for clock \"KEY\[2\]\" (Hold time is 155 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.689 ns + Largest " "Info: + Largest clock skew is 0.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 3.361 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[2\]\" to destination register is 3.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.537 ns) 3.361 ns Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\] 2 REG LCFF_X45_Y14_N7 14 " "Info: 2: + IC(1.825 ns) + CELL(0.537 ns) = 3.361 ns; Loc. = LCFF_X45_Y14_N7; Fanout = 14; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { KEY[2] Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.70 % ) " "Info: Total cell delay = 1.536 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 54.30 % ) " "Info: Total interconnect delay = 1.825 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { KEY[2] Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { KEY[2] {} KEY[2]~combout {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] {} } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[2\]\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[2\]~clkctrl 2 COMB CLKCTRL_G3 2452 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2452; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[2] KEY[2]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state.s8 3 REG LCFF_X45_Y14_N13 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X45_Y14_N13; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state.s8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { KEY[2] Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { KEY[2] {} KEY[2]~combout {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] {} } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.550 ns - Shortest register register " "Info: - Shortest register to register delay is 0.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state.s8 1 REG LCFF_X45_Y14_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y14_N13; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state.s8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 0.466 ns Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|WideOr13~0 2 COMB LCCOMB_X45_Y14_N6 1 " "Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X45_Y14_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|WideOr13~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 Datapath_Multi_cycle_Processor:comb_30|controller:comp20|WideOr13~0 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.550 ns Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\] 3 REG LCFF_X45_Y14_N7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.550 ns; Loc. = LCFF_X45_Y14_N7; Fanout = 14; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUop\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|WideOr13~0 Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.55 % ) " "Info: Total cell delay = 0.234 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.316 ns ( 57.45 % ) " "Info: Total interconnect delay = 0.316 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 Datapath_Multi_cycle_Processor:comb_30|controller:comp20|WideOr13~0 Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|WideOr13~0 {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { KEY[2] Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { KEY[2] {} KEY[2]~combout {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] {} } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 Datapath_Multi_cycle_Processor:comb_30|controller:comp20|WideOr13~0 Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.550 ns" { Datapath_Multi_cycle_Processor:comb_30|controller:comp20|state.s8 {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|WideOr13~0 {} Datapath_Multi_cycle_Processor:comb_30|controller:comp20|ALUop[1] {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[2\] LEDR\[2\] Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[0\] 17.081 ns register " "Info: tco from clock \"KEY\[2\]\" to destination pin \"LEDR\[2\]\" through register \"Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[0\]\" is 17.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 2.679 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[2\]\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[2\] 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[2\]~clkctrl 2 COMB CLKCTRL_G3 2452 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2452; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[2] KEY[2]~clkctrl } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[0\] 3 REG LCFF_X45_Y16_N21 4 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X45_Y16_N21; Fanout = 4; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.152 ns + Longest register pin " "Info: + Longest register to pin delay is 14.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[0\] 1 REG LCFF_X45_Y16_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y16_N21; Fanout = 4; REG Node = 'Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\|content\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 639 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.393 ns) 1.694 ns Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp14\|mux_out\[0\]~111 2 COMB LCCOMB_X44_Y14_N12 11 " "Info: 2: + IC(1.301 ns) + CELL(0.393 ns) = 1.694 ns; Loc. = LCCOMB_X44_Y14_N12; Fanout = 11; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp14\|mux_out\[0\]~111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp14|mux_out[0]~111 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 678 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.438 ns) 2.902 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~25 3 COMB LCCOMB_X45_Y16_N10 2 " "Info: 3: + IC(0.770 ns) + CELL(0.438 ns) = 2.902 ns; Loc. = LCCOMB_X45_Y16_N10; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp14|mux_out[0]~111 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~25 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.393 ns) 4.253 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~30 4 COMB LCCOMB_X47_Y17_N18 2 " "Info: 4: + IC(0.958 ns) + CELL(0.393 ns) = 4.253 ns; Loc. = LCCOMB_X47_Y17_N18; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~25 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~30 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.324 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~32 5 COMB LCCOMB_X47_Y17_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.324 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~30 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.395 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~34 6 COMB LCCOMB_X47_Y17_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.395 ns; Loc. = LCCOMB_X47_Y17_N22; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.466 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~36 7 COMB LCCOMB_X47_Y17_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.466 ns; Loc. = LCCOMB_X47_Y17_N24; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.537 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~38 8 COMB LCCOMB_X47_Y17_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.537 ns; Loc. = LCCOMB_X47_Y17_N26; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.608 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~40 9 COMB LCCOMB_X47_Y17_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.608 ns; Loc. = LCCOMB_X47_Y17_N28; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~40 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.754 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~42 10 COMB LCCOMB_X47_Y17_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 4.754 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~40 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~42 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.825 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~44 11 COMB LCCOMB_X47_Y16_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.825 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~42 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~44 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.896 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~46 12 COMB LCCOMB_X47_Y16_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.896 ns; Loc. = LCCOMB_X47_Y16_N2; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~44 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~46 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.967 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~49 13 COMB LCCOMB_X47_Y16_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.967 ns; Loc. = LCCOMB_X47_Y16_N4; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~46 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~49 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.377 ns Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~51 14 COMB LCCOMB_X47_Y16_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.377 ns; Loc. = LCCOMB_X47_Y16_N6; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|Add0~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~49 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~51 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.150 ns) 6.290 ns Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp19\|mux_out\[10\]~108 15 COMB LCCOMB_X46_Y14_N16 1 " "Info: 15: + IC(0.763 ns) + CELL(0.150 ns) = 6.290 ns; Loc. = LCCOMB_X46_Y14_N16; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp19\|mux_out\[10\]~108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~51 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~108 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 678 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.420 ns) 7.987 ns Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp19\|mux_out\[10\]~109 16 COMB LCCOMB_X46_Y17_N22 2 " "Info: 16: + IC(1.277 ns) + CELL(0.420 ns) = 7.987 ns; Loc. = LCCOMB_X46_Y17_N22; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp19\|mux_out\[10\]~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~108 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~109 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 678 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.533 ns) + CELL(2.632 ns) 14.152 ns LEDR\[2\] 17 PIN PIN_P4 0 " "Info: 17: + IC(3.533 ns) + CELL(2.632 ns) = 14.152 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'LEDR\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.165 ns" { Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~109 LEDR[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.550 ns ( 39.22 % ) " "Info: Total cell delay = 5.550 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.602 ns ( 60.78 % ) " "Info: Total interconnect delay = 8.602 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.152 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp14|mux_out[0]~111 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~25 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~30 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~40 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~42 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~44 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~46 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~49 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~51 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~108 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~109 LEDR[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.152 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp14|mux_out[0]~111 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~25 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~30 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~40 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~42 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~44 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~46 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~49 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~51 {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~108 {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~109 {} LEDR[2] {} } { 0.000ns 1.301ns 0.770ns 0.958ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.763ns 1.277ns 3.533ns } { 0.000ns 0.393ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { KEY[2] KEY[2]~clkctrl Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.152 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp14|mux_out[0]~111 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~25 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~30 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~40 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~42 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~44 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~46 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~49 Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~51 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~108 Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~109 LEDR[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.152 ns" { Datapath_Multi_cycle_Processor:comb_30|holding_reg:comp4|content[0] {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp14|mux_out[0]~111 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~25 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~30 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~32 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~34 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~36 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~38 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~40 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~42 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~44 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~46 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~49 {} Datapath_Multi_cycle_Processor:comb_30|alu:comp15|Add0~51 {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~108 {} Datapath_Multi_cycle_Processor:comb_30|Mux4_32_bit:comp19|mux_out[10]~109 {} LEDR[2] {} } { 0.000ns 1.301ns 0.770ns 0.958ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.763ns 1.277ns 3.533ns } { 0.000ns 0.393ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 22:17:36 2024 " "Info: Processing ended: Fri Jun 21 22:17:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
