#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Sep  8 12:40:45 2016
# Process ID: 27114
# Current directory: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado
# Command line: vivado
# Log file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'testing_stream_have_last_signal_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 5941.590 ; gain = 160.000 ; free physical = 9530 ; free virtual = 30125
open_bd_design {/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:counter_stream_have_last_hls:1.0 - counter_stream_have_last_hls_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <testing_stream_have_last_signal_system> from BD file </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6042.348 ; gain = 98.758 ; free physical = 9588 ; free virtual = 30183
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* BD design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_intf_nets counter_stream_have_last_hls_0_counter] [get_bd_cells counter_stream_have_last_hls_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_hls/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_hls/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:counter_stream_have_last_hls:1.0 counter_stream_have_last_hls_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /counter_stream_have_last_hls_0/counter. Setting parameter on /counter_stream_have_last_hls_0/counter failed
endgroup
set_property location {2.5 808 141} [get_bd_cells counter_stream_have_last_hls_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins counter_stream_have_last_hls_0/s_axi_cpuControl]
connect_bd_intf_net [get_bd_intf_pins counter_stream_have_last_hls_0/counter] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins counter_stream_have_last_hls_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </counter_stream_have_last_hls_0/s_axi_cpuControl/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
assign_bd_address
</counter_stream_have_last_hls_0/s_axi_cpuControl/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
reset_target all [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd]
export_ip_user_files -of_objects  [get_files  /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd] -top
INFO: [BD 41-1662] The design 'testing_stream_have_last_signal_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system_wrapper.vhd
Wrote  : </home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/testing_stream_have_last_signal_system.bd> 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'testing_stream_have_last_signal_system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system.vhd
VHDL Output written to : /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] testing_stream_have_last_signal_system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'testing_stream_have_last_signal_system_counter_stream_have_last_hls_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block counter_stream_have_last_hls_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testing_stream_have_last_signal_system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hw_handoff/testing_stream_have_last_signal_system.hwh
Generated Block Design Tcl file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hw_handoff/testing_stream_have_last_signal_system_bd.tcl
Generated Hardware Definition File /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.srcs/sources_1/bd/testing_stream_have_last_signal_system/hdl/testing_stream_have_last_signal_system.hwdef
[Thu Sep  8 12:49:14 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/synth_1/runme.log
[Thu Sep  8 12:49:14 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 6266.816 ; gain = 161.496 ; free physical = 9353 ; free virtual = 29917
file copy -force /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.runs/impl_1/testing_stream_have_last_signal_system_wrapper.sysdef /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf

launch_sdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk -hwspec /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/axi_stream_have_last_signal_vivado/project_1/project_1.sdk/testing_stream_have_last_signal_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
