<stg><name>fft_Pipeline_3</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln36_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln36

]]></Node>
<StgValue><ssdm name="sext_ln36_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln36_cast = sext i62 %sext_ln36_read

]]></Node>
<StgValue><ssdm name="sext_ln36_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
load-store-loop2:0 %loop_index3_load = load i11 %loop_index3

]]></Node>
<StgValue><ssdm name="loop_index3_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop2:4 %exitcond107 = icmp_eq  i11 %loop_index3_load, i11 1024

]]></Node>
<StgValue><ssdm name="exitcond107"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop2:6 %empty_46 = add i11 %loop_index3_load, i11 1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2:7 %br_ln0 = br i1 %exitcond107, void %load-store-loop2.split, void %memcpy-split1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="11">
<![CDATA[
load-store-loop2.split:0 %empty_47 = trunc i11 %loop_index3_load

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2.split:1 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %loop_index3_load, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop2.split:2 %p_cast3 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:3 %OUT_R_o_0_addr = getelementptr i32 %OUT_R_o_0, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="OUT_R_o_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:4 %OUT_R_o_1_addr = getelementptr i32 %OUT_R_o_1, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="OUT_R_o_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:5 %OUT_R_o_2_addr = getelementptr i32 %OUT_R_o_2, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="OUT_R_o_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:6 %OUT_R_o_3_addr = getelementptr i32 %OUT_R_o_3, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="OUT_R_o_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:7 %OUT_R_o_0_load = load i8 %OUT_R_o_0_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_0_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:8 %OUT_R_o_1_load = load i8 %OUT_R_o_1_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:9 %OUT_R_o_2_load = load i8 %OUT_R_o_2_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:10 %OUT_R_o_3_load = load i8 %OUT_R_o_3_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2.split:14 %store_ln0 = store i11 %empty_46, i11 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop2:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop2:2 %output_1_addr = getelementptr i32 %output_1, i64 %sext_ln36_cast

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:7 %OUT_R_o_0_load = load i8 %OUT_R_o_0_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:8 %OUT_R_o_1_load = load i8 %OUT_R_o_1_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:9 %OUT_R_o_2_load = load i8 %OUT_R_o_2_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
load-store-loop2.split:10 %OUT_R_o_3_load = load i8 %OUT_R_o_3_addr

]]></Node>
<StgValue><ssdm name="OUT_R_o_3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
load-store-loop2.split:11 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %OUT_R_o_0_load, i32 %OUT_R_o_1_load, i32 %OUT_R_o_2_load, i32 %OUT_R_o_3_load, i2 %empty_47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
memcpy-split1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop2.split:12 %empty_48 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
load-store-loop2.split:13 %write_ln36 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %output_1_addr, i32 %empty_48, i4 15

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2.split:15 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
