{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 12:51:51 2004 " "Info: Processing started: Tue Dec 21 12:51:51 2004" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "edh:U12B\|reset_crc~101 " "Warning: Node edh:U12B\|reset_crc~101 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 135 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkoa " "Info: Assuming node txclkoa is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkoa" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scl " "Info: Assuming node scl is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkob " "Info: Assuming node txclkob is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkob" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clkout " "Info: Assuming node clkout is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 48 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "clkout" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclka_n " "Info: Assuming node rxclka_n is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka_n" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclkb_n " "Info: Assuming node rxclkb_n is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb_n" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0 " "Info: Detected ripple clock hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hd_framegen.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hdsdi_generator:U9A\|hd_framegenerator:hdframe\|line_clk~reg0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "rxclkb2 " "Info: Detected ripple clock rxclkb2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 934 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkb2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "rxclka2 " "Info: Detected ripple clock rxclka2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 928 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclka2" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~258 " "Info: Detected gated clock channelregs:u3\|reduce_nor~258 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~258" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|read " "Info: Detected ripple clock spi:u1\|read as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|read" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~7 " "Info: Detected gated clock channelregs:u3\|reduce_nor~7 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~7" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|readYcrc " "Info: Detected gated clock channelregs:u3\|readYcrc as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 75 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|readYcrc" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[3\] " "Info: Detected ripple clock spi:u1\|address\[3\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[1\] " "Info: Detected ripple clock spi:u1\|address\[1\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[4\] " "Info: Detected ripple clock spi:u1\|address\[4\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[5\] " "Info: Detected ripple clock spi:u1\|address\[5\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[5\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[6\] " "Info: Detected ripple clock spi:u1\|address\[6\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[6\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[7\] " "Info: Detected ripple clock spi:u1\|address\[7\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[7\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclkb2 " "Info: Detected ripple clock txclkb2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 922 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkb2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclka2 " "Info: Detected ripple clock txclka2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 916 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclka2" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~255 " "Info: Detected gated clock channelregs:u3\|reduce_nor~255 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~255" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[2\] " "Info: Detected ripple clock spi:u1\|address\[2\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[0\] " "Info: Detected ripple clock spi:u1\|address\[0\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[0\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|write " "Info: Detected ripple clock spi:u1\|write as buffer" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|write" } } } }  } 0}  } {  } 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "rxclka_p register video_detect:U11A\|count\[2\] register edh:U12A\|data_out\[8\] 6.738 ns " "Info: Slack time is 6.738 ns for clock rxclka_p between source register video_detect:U11A\|count\[2\] and destination register edh:U12A\|data_out\[8\]" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "79.87 MHz 12.521 ns " "Info: Fmax is 79.87 MHz (period= 12.521 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.027 ns + Largest register register " "Info: + Largest register to register requirement is 19.027 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "19.259 ns + " "Info: + Setup relationship between source and destination is 19.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 19.259 ns " "Info: + Latch edge is 19.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination rxclka_p 19.259 ns 0.000 ns  50 " "Info: Clock period of Destination clock rxclka_p is 19.259 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source rxclka_p 19.259 ns 0.000 ns  50 " "Info: Clock period of Source clock rxclka_p is 19.259 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns + Largest " "Info: + Largest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclka_p destination 2.421 ns + Shortest register " "Info: + Shortest clock path from clock rxclka_p to destination register is 2.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclka_p 1 CLK PIN_J3 247 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 247; CLK Node = 'rxclka_p'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.547 ns) 2.421 ns edh:U12A\|data_out\[8\] 2 REG LC_X13_Y16_N9 1 " "Info: 2: + IC(0.744 ns) + CELL(0.547 ns) = 2.421 ns; Loc. = LC_X13_Y16_N9; Fanout = 1; REG Node = 'edh:U12A\|data_out\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.291 ns" { rxclka_p edh:U12A|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 69.27 % " "Info: Total cell delay = 1.677 ns ( 69.27 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.744 ns 30.73 % " "Info: Total interconnect delay = 0.744 ns ( 30.73 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.421 ns" { rxclka_p edh:U12A|data_out[8] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclka_p source 2.451 ns - Longest register " "Info: - Longest clock path from clock rxclka_p to source register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclka_p 1 CLK PIN_J3 247 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 247; CLK Node = 'rxclka_p'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.547 ns) 2.451 ns video_detect:U11A\|count\[2\] 2 REG LC_X11_Y20_N1 38 " "Info: 2: + IC(0.774 ns) + CELL(0.547 ns) = 2.451 ns; Loc. = LC_X11_Y20_N1; Fanout = 38; REG Node = 'video_detect:U11A\|count\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.321 ns" { rxclka_p video_detect:U11A|count[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 68.42 % " "Info: Total cell delay = 1.677 ns ( 68.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns 31.58 % " "Info: Total interconnect delay = 0.774 ns ( 31.58 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[2] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.421 ns" { rxclka_p edh:U12A|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 48 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.421 ns" { rxclka_p edh:U12A|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.289 ns - Longest register register " "Info: - Longest register to register delay is 12.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_detect:U11A\|count\[2\] 1 REG LC_X11_Y20_N1 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y20_N1; Fanout = 38; REG Node = 'video_detect:U11A\|count\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { video_detect:U11A|count[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.454 ns) 0.866 ns edh:U12A\|LessThan~2266 2 COMB LC_X11_Y20_N2 4 " "Info: 2: + IC(0.412 ns) + CELL(0.454 ns) = 0.866 ns; Loc. = LC_X11_Y20_N2; Fanout = 4; COMB Node = 'edh:U12A\|LessThan~2266'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.866 ns" { video_detect:U11A|count[2] edh:U12A|LessThan~2266 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.088 ns) 1.925 ns edh:U12A\|LessThan~2267 3 COMB LC_X11_Y21_N1 1 " "Info: 3: + IC(0.971 ns) + CELL(0.088 ns) = 1.925 ns; Loc. = LC_X11_Y21_N1; Fanout = 1; COMB Node = 'edh:U12A\|LessThan~2267'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.059 ns" { edh:U12A|LessThan~2266 edh:U12A|LessThan~2267 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.340 ns) 2.787 ns edh:U12A\|edh_insert~568 4 COMB LC_X11_Y21_N2 14 " "Info: 4: + IC(0.522 ns) + CELL(0.340 ns) = 2.787 ns; Loc. = LC_X11_Y21_N2; Fanout = 14; COMB Node = 'edh:U12A\|edh_insert~568'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.862 ns" { edh:U12A|LessThan~2267 edh:U12A|edh_insert~568 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.088 ns) 3.796 ns edh:U12A\|add~449 5 COMB LC_X9_Y21_N5 1 " "Info: 5: + IC(0.921 ns) + CELL(0.088 ns) = 3.796 ns; Loc. = LC_X9_Y21_N5; Fanout = 1; COMB Node = 'edh:U12A\|add~449'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.009 ns" { edh:U12A|edh_insert~568 edh:U12A|add~449 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.340 ns) 5.339 ns edh:U12A\|edhcount\[8\]~235 6 COMB LC_X12_Y19_N9 1 " "Info: 6: + IC(1.203 ns) + CELL(0.340 ns) = 5.339 ns; Loc. = LC_X12_Y19_N9; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[8\]~235'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.543 ns" { edh:U12A|add~449 edh:U12A|edhcount[8]~235 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.225 ns) 5.907 ns edh:U12A\|reduce_nor~424 7 COMB LC_X12_Y19_N7 1 " "Info: 7: + IC(0.343 ns) + CELL(0.225 ns) = 5.907 ns; Loc. = LC_X12_Y19_N7; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~424'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.568 ns" { edh:U12A|edhcount[8]~235 edh:U12A|reduce_nor~424 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.225 ns) 6.475 ns edh:U12A\|reduce_nor~425 8 COMB LC_X12_Y19_N5 1 " "Info: 8: + IC(0.343 ns) + CELL(0.225 ns) = 6.475 ns; Loc. = LC_X12_Y19_N5; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~425'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.568 ns" { edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.088 ns) 7.514 ns edh:U12A\|reduce_nor~426 9 COMB LC_X13_Y16_N6 5 " "Info: 9: + IC(0.951 ns) + CELL(0.088 ns) = 7.514 ns; Loc. = LC_X13_Y16_N6; Fanout = 5; COMB Node = 'edh:U12A\|reduce_nor~426'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.039 ns" { edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.088 ns) 7.923 ns edh:U12A\|reduce_nor~429 10 COMB LC_X13_Y16_N2 8 " "Info: 10: + IC(0.321 ns) + CELL(0.088 ns) = 7.923 ns; Loc. = LC_X13_Y16_N2; Fanout = 8; COMB Node = 'edh:U12A\|reduce_nor~429'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.409 ns" { edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~429 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.454 ns) 8.733 ns edh:U12A\|reduce_nor~417 11 COMB LC_X13_Y16_N5 14 " "Info: 11: + IC(0.356 ns) + CELL(0.454 ns) = 8.733 ns; Loc. = LC_X13_Y16_N5; Fanout = 14; COMB Node = 'edh:U12A\|reduce_nor~417'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.810 ns" { edh:U12A|reduce_nor~429 edh:U12A|reduce_nor~417 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.225 ns) 9.988 ns edh:U12A\|edhword\[8\]~800 12 COMB LC_X14_Y14_N5 1 " "Info: 12: + IC(1.030 ns) + CELL(0.225 ns) = 9.988 ns; Loc. = LC_X14_Y14_N5; Fanout = 1; COMB Node = 'edh:U12A\|edhword\[8\]~800'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.255 ns" { edh:U12A|reduce_nor~417 edh:U12A|edhword[8]~800 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.340 ns) 11.265 ns edh:U12A\|edhword\[8\]~24 13 COMB LC_X13_Y16_N8 2 " "Info: 13: + IC(0.937 ns) + CELL(0.340 ns) = 11.265 ns; Loc. = LC_X13_Y16_N8; Fanout = 2; COMB Node = 'edh:U12A\|edhword\[8\]~24'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.277 ns" { edh:U12A|edhword[8]~800 edh:U12A|edhword[8]~24 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.225 ns) 11.845 ns edh:U12A\|Mux~583 14 COMB LC_X13_Y16_N4 1 " "Info: 14: + IC(0.355 ns) + CELL(0.225 ns) = 11.845 ns; Loc. = LC_X13_Y16_N4; Fanout = 1; COMB Node = 'edh:U12A\|Mux~583'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.580 ns" { edh:U12A|edhword[8]~24 edh:U12A|Mux~583 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.089 ns) 12.289 ns edh:U12A\|data_out\[8\] 15 REG LC_X13_Y16_N9 1 " "Info: 15: + IC(0.355 ns) + CELL(0.089 ns) = 12.289 ns; Loc. = LC_X13_Y16_N9; Fanout = 1; REG Node = 'edh:U12A\|data_out\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.444 ns" { edh:U12A|Mux~583 edh:U12A|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.269 ns 26.60 % " "Info: Total cell delay = 3.269 ns ( 26.60 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.020 ns 73.40 % " "Info: Total interconnect delay = 9.020 ns ( 73.40 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "12.289 ns" { video_detect:U11A|count[2] edh:U12A|LessThan~2266 edh:U12A|LessThan~2267 edh:U12A|edh_insert~568 edh:U12A|add~449 edh:U12A|edhcount[8]~235 edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~429 edh:U12A|reduce_nor~417 edh:U12A|edhword[8]~800 edh:U12A|edhword[8]~24 edh:U12A|Mux~583 edh:U12A|data_out[8] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.421 ns" { rxclka_p edh:U12A|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { rxclka_p video_detect:U11A|count[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "12.289 ns" { video_detect:U11A|count[2] edh:U12A|LessThan~2266 edh:U12A|LessThan~2267 edh:U12A|edh_insert~568 edh:U12A|add~449 edh:U12A|edhcount[8]~235 edh:U12A|reduce_nor~424 edh:U12A|reduce_nor~425 edh:U12A|reduce_nor~426 edh:U12A|reduce_nor~429 edh:U12A|reduce_nor~417 edh:U12A|edhword[8]~800 edh:U12A|edhword[8]~24 edh:U12A|Mux~583 edh:U12A|data_out[8] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "rxclkb_p register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[4\] register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[4\] 17.797 ns " "Info: Slack time is 17.797 ns for clock rxclkb_p between source register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[4\] and destination register smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[4\]" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "405.19 MHz " "Info: Fmax is restricted to 405.19 MHz due to tcl and tch limits" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.307 ns + Largest register register " "Info: + Largest register to register requirement is 18.307 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "18.519 ns + " "Info: + Setup relationship between source and destination is 18.519 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination rxclkb_p 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock rxclkb_p is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.518 ns " "Info: - Launch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source rxclkb_p 37.037 ns 18.518 ns , Inverted 50 " "Info: Clock period of Source clock rxclkb_p is 37.037 ns with , Inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns + Largest " "Info: + Largest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkb_p destination 4.208 ns + Shortest register " "Info: + Shortest clock path from clock rxclkb_p to destination register is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclkb_p 1 CLK PIN_J15 877 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 877; CLK Node = 'rxclkb_p'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns rxclkb2 2 REG LC_X56_Y18_N6 475 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X56_Y18_N6; Fanout = 475; REG Node = 'rxclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { rxclkb_p rxclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 934 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.547 ns) 4.208 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[4\] 3 REG LC_X56_Y22_N2 1 " "Info: 3: + IC(1.116 ns) + CELL(0.547 ns) = 4.208 ns; Loc. = LC_X56_Y22_N2; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.663 ns" { rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 114 20 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 56.96 % " "Info: Total cell delay = 2.397 ns ( 56.96 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns 43.04 % " "Info: Total interconnect delay = 1.811 ns ( 43.04 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.208 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkb_p source 4.218 ns - Longest register " "Info: - Longest clock path from clock rxclkb_p to source register is 4.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclkb_p 1 CLK PIN_J15 877 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 877; CLK Node = 'rxclkb_p'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns rxclkb2 2 REG LC_X56_Y18_N6 475 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X56_Y18_N6; Fanout = 475; REG Node = 'rxclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { rxclkb_p rxclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 934 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.547 ns) 4.218 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[4\] 3 REG LC_X56_Y22_N8 1 " "Info: 3: + IC(1.126 ns) + CELL(0.547 ns) = 4.218 ns; Loc. = LC_X56_Y22_N8; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.673 ns" { rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 113 19 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 56.83 % " "Info: Total cell delay = 2.397 ns ( 56.83 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.821 ns 43.17 % " "Info: Total interconnect delay = 1.821 ns ( 43.17 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.218 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.208 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.218 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 113 19 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 114 20 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.208 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.218 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.510 ns - Longest register register " "Info: - Longest register to register delay is 0.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[4\] 1 REG LC_X56_Y22_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X56_Y22_N8; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_cell_L\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 113 19 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.089 ns) 0.510 ns smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[4\] 2 REG LC_X56_Y22_N2 1 " "Info: 2: + IC(0.421 ns) + CELL(0.089 ns) = 0.510 ns; Loc. = LC_X56_Y22_N2; Fanout = 1; REG Node = 'smpte_292:U7B\|dscram20_top:dscram20_top_inst\|altera_ddr_input10:altera_ddr_input_inst10\|altddio_in:altddio_in_component\|input_latch_L\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.510 ns" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_in.tdf" 114 20 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns 17.45 % " "Info: Total cell delay = 0.089 ns ( 17.45 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.421 ns 82.55 % " "Info: Total interconnect delay = 0.421 ns ( 82.55 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.510 ns" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.208 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.218 ns" { rxclkb_p rxclkb2 smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.510 ns" { smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_cell_L[4] smpte_292:U7B|dscram20_top:dscram20_top_inst|altera_ddr_input10:altera_ddr_input_inst10|altddio_in:altddio_in_component|input_latch_L[4] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkoa register eg1_292:U6A\|samplecount\[1\] register eg1_292:U6A\|Y_data_out\[2\] 70.27 MHz 14.231 ns Internal " "Info: Clock txclkoa has Internal fmax of 70.27 MHz between source register eg1_292:U6A\|samplecount\[1\] and destination register eg1_292:U6A\|Y_data_out\[2\] (period= 14.231 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.955 ns + Longest register register " "Info: + Longest register to register delay is 13.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eg1_292:U6A\|samplecount\[1\] 1 REG LC_X30_Y6_N5 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y6_N5; Fanout = 23; REG Node = 'eg1_292:U6A\|samplecount\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { eg1_292:U6A|samplecount[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 90 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.225 ns) 1.027 ns eg1_292:U6A\|LessThan~3230 2 COMB LC_X31_Y6_N6 2 " "Info: 2: + IC(0.802 ns) + CELL(0.225 ns) = 1.027 ns; Loc. = LC_X31_Y6_N6; Fanout = 2; COMB Node = 'eg1_292:U6A\|LessThan~3230'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.027 ns" { eg1_292:U6A|samplecount[1] eg1_292:U6A|LessThan~3230 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.340 ns) 2.847 ns eg1_292:U6A\|LessThan~3231 3 COMB LC_X29_Y7_N3 1 " "Info: 3: + IC(1.480 ns) + CELL(0.340 ns) = 2.847 ns; Loc. = LC_X29_Y7_N3; Fanout = 1; COMB Node = 'eg1_292:U6A\|LessThan~3231'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.820 ns" { eg1_292:U6A|LessThan~3230 eg1_292:U6A|LessThan~3231 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.088 ns) 4.113 ns eg1_292:U6A\|LessThan~3232 4 COMB LC_X31_Y5_N8 2 " "Info: 4: + IC(1.178 ns) + CELL(0.088 ns) = 4.113 ns; Loc. = LC_X31_Y5_N8; Fanout = 2; COMB Node = 'eg1_292:U6A\|LessThan~3232'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.266 ns" { eg1_292:U6A|LessThan~3231 eg1_292:U6A|LessThan~3232 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.340 ns) 4.775 ns eg1_292:U6A\|LessThan~3233 5 COMB LC_X31_Y5_N9 3 " "Info: 5: + IC(0.322 ns) + CELL(0.340 ns) = 4.775 ns; Loc. = LC_X31_Y5_N9; Fanout = 3; COMB Node = 'eg1_292:U6A\|LessThan~3233'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.662 ns" { eg1_292:U6A|LessThan~3232 eg1_292:U6A|LessThan~3233 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.088 ns) 6.097 ns eg1_292:U6A\|Y_data_out~201 6 COMB LC_X29_Y9_N2 2 " "Info: 6: + IC(1.234 ns) + CELL(0.088 ns) = 6.097 ns; Loc. = LC_X29_Y9_N2; Fanout = 2; COMB Node = 'eg1_292:U6A\|Y_data_out~201'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.322 ns" { eg1_292:U6A|LessThan~3233 eg1_292:U6A|Y_data_out~201 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.454 ns) 7.749 ns eg1_292:U6A\|Y_data_out~20184 7 COMB LC_X30_Y8_N0 1 " "Info: 7: + IC(1.198 ns) + CELL(0.454 ns) = 7.749 ns; Loc. = LC_X30_Y8_N0; Fanout = 1; COMB Node = 'eg1_292:U6A\|Y_data_out~20184'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.652 ns" { eg1_292:U6A|Y_data_out~201 eg1_292:U6A|Y_data_out~20184 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.088 ns) 8.169 ns eg1_292:U6A\|Y_data_out~20185 8 COMB LC_X30_Y8_N8 1 " "Info: 8: + IC(0.332 ns) + CELL(0.088 ns) = 8.169 ns; Loc. = LC_X30_Y8_N8; Fanout = 1; COMB Node = 'eg1_292:U6A\|Y_data_out~20185'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.420 ns" { eg1_292:U6A|Y_data_out~20184 eg1_292:U6A|Y_data_out~20185 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.225 ns) 9.618 ns eg1_292:U6A\|Y_data_out~20186 9 COMB LC_X34_Y7_N1 1 " "Info: 9: + IC(1.224 ns) + CELL(0.225 ns) = 9.618 ns; Loc. = LC_X34_Y7_N1; Fanout = 1; COMB Node = 'eg1_292:U6A\|Y_data_out~20186'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.449 ns" { eg1_292:U6A|Y_data_out~20185 eg1_292:U6A|Y_data_out~20186 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.454 ns) 10.403 ns eg1_292:U6A\|Y_data_out~20187 10 COMB LC_X34_Y7_N9 1 " "Info: 10: + IC(0.331 ns) + CELL(0.454 ns) = 10.403 ns; Loc. = LC_X34_Y7_N9; Fanout = 1; COMB Node = 'eg1_292:U6A\|Y_data_out~20187'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.785 ns" { eg1_292:U6A|Y_data_out~20186 eg1_292:U6A|Y_data_out~20187 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.225 ns) 11.889 ns eg1_292:U6A\|Y_data_out~20188 11 COMB LC_X36_Y8_N2 1 " "Info: 11: + IC(1.261 ns) + CELL(0.225 ns) = 11.889 ns; Loc. = LC_X36_Y8_N2; Fanout = 1; COMB Node = 'eg1_292:U6A\|Y_data_out~20188'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.486 ns" { eg1_292:U6A|Y_data_out~20187 eg1_292:U6A|Y_data_out~20188 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.225 ns) 12.456 ns eg1_292:U6A\|Y_data_out~20189 12 COMB LC_X36_Y8_N1 1 " "Info: 12: + IC(0.342 ns) + CELL(0.225 ns) = 12.456 ns; Loc. = LC_X36_Y8_N1; Fanout = 1; COMB Node = 'eg1_292:U6A\|Y_data_out~20189'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.567 ns" { eg1_292:U6A|Y_data_out~20188 eg1_292:U6A|Y_data_out~20189 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.568 ns) 13.955 ns eg1_292:U6A\|Y_data_out\[2\] 13 REG LC_X35_Y9_N2 3 " "Info: 13: + IC(0.931 ns) + CELL(0.568 ns) = 13.955 ns; Loc. = LC_X35_Y9_N2; Fanout = 3; REG Node = 'eg1_292:U6A\|Y_data_out\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.499 ns" { eg1_292:U6A|Y_data_out~20189 eg1_292:U6A|Y_data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.320 ns 23.79 % " "Info: Total cell delay = 3.320 ns ( 23.79 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.635 ns 76.21 % " "Info: Total interconnect delay = 10.635 ns ( 76.21 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "13.955 ns" { eg1_292:U6A|samplecount[1] eg1_292:U6A|LessThan~3230 eg1_292:U6A|LessThan~3231 eg1_292:U6A|LessThan~3232 eg1_292:U6A|LessThan~3233 eg1_292:U6A|Y_data_out~201 eg1_292:U6A|Y_data_out~20184 eg1_292:U6A|Y_data_out~20185 eg1_292:U6A|Y_data_out~20186 eg1_292:U6A|Y_data_out~20187 eg1_292:U6A|Y_data_out~20188 eg1_292:U6A|Y_data_out~20189 eg1_292:U6A|Y_data_out[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.074 ns - Smallest " "Info: - Smallest clock skew is -0.074 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa destination 5.634 ns + Shortest register " "Info: + Shortest clock path from clock txclkoa to destination register is 5.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 105; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.720 ns) 2.594 ns txclka2 2 REG LC_X8_Y16_N2 1277 " "Info: 2: + IC(0.744 ns) + CELL(0.720 ns) = 2.594 ns; Loc. = LC_X8_Y16_N2; Fanout = 1277; REG Node = 'txclka2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.464 ns" { txclkoa txclka2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 916 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.547 ns) 5.634 ns eg1_292:U6A\|Y_data_out\[2\] 3 REG LC_X35_Y9_N2 3 " "Info: 3: + IC(2.493 ns) + CELL(0.547 ns) = 5.634 ns; Loc. = LC_X35_Y9_N2; Fanout = 3; REG Node = 'eg1_292:U6A\|Y_data_out\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.040 ns" { txclka2 eg1_292:U6A|Y_data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 42.55 % " "Info: Total cell delay = 2.397 ns ( 42.55 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns 57.45 % " "Info: Total interconnect delay = 3.237 ns ( 57.45 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.634 ns" { txclkoa txclka2 eg1_292:U6A|Y_data_out[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa source 5.708 ns - Longest register " "Info: - Longest clock path from clock txclkoa to source register is 5.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 105; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.720 ns) 2.594 ns txclka2 2 REG LC_X8_Y16_N2 1277 " "Info: 2: + IC(0.744 ns) + CELL(0.720 ns) = 2.594 ns; Loc. = LC_X8_Y16_N2; Fanout = 1277; REG Node = 'txclka2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.464 ns" { txclkoa txclka2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 916 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.547 ns) 5.708 ns eg1_292:U6A\|samplecount\[1\] 3 REG LC_X30_Y6_N5 23 " "Info: 3: + IC(2.567 ns) + CELL(0.547 ns) = 5.708 ns; Loc. = LC_X30_Y6_N5; Fanout = 23; REG Node = 'eg1_292:U6A\|samplecount\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.114 ns" { txclka2 eg1_292:U6A|samplecount[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 90 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 41.99 % " "Info: Total cell delay = 2.397 ns ( 41.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns 58.01 % " "Info: Total interconnect delay = 3.311 ns ( 58.01 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.708 ns" { txclkoa txclka2 eg1_292:U6A|samplecount[1] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.634 ns" { txclkoa txclka2 eg1_292:U6A|Y_data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.708 ns" { txclkoa txclka2 eg1_292:U6A|samplecount[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 90 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "13.955 ns" { eg1_292:U6A|samplecount[1] eg1_292:U6A|LessThan~3230 eg1_292:U6A|LessThan~3231 eg1_292:U6A|LessThan~3232 eg1_292:U6A|LessThan~3233 eg1_292:U6A|Y_data_out~201 eg1_292:U6A|Y_data_out~20184 eg1_292:U6A|Y_data_out~20185 eg1_292:U6A|Y_data_out~20186 eg1_292:U6A|Y_data_out~20187 eg1_292:U6A|Y_data_out~20188 eg1_292:U6A|Y_data_out~20189 eg1_292:U6A|Y_data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.634 ns" { txclkoa txclka2 eg1_292:U6A|Y_data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.708 ns" { txclkoa txclka2 eg1_292:U6A|samplecount[1] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scl register channelregs:u2\|Ccrcreg\[19\] register spi:u1\|sdi~reg0 25.27 MHz 39.57 ns Internal " "Info: Clock scl has Internal fmax of 25.27 MHz between source register channelregs:u2\|Ccrcreg\[19\] and destination register spi:u1\|sdi~reg0 (period= 39.57 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.848 ns + Longest register register " "Info: + Longest register to register delay is 11.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:u2\|Ccrcreg\[19\] 1 REG LC_X47_Y27_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y27_N6; Fanout = 1; REG Node = 'channelregs:u2\|Ccrcreg\[19\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { channelregs:u2|Ccrcreg[19] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 137 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns channelregs:u2\|data_out\[3\]~70 2 COMB LC_X47_Y27_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X47_Y27_N6; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[3\]~70'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.291 ns" { channelregs:u2|Ccrcreg[19] channelregs:u2|data_out[3]~70 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.454 ns) 1.076 ns channelregs:u2\|data_out\[3\]~1295 3 COMB LC_X47_Y27_N2 1 " "Info: 3: + IC(0.331 ns) + CELL(0.454 ns) = 1.076 ns; Loc. = LC_X47_Y27_N2; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[3\]~1295'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.785 ns" { channelregs:u2|data_out[3]~70 channelregs:u2|data_out[3]~1295 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.225 ns) 2.821 ns channelregs:u2\|data_out\[3\]~66 4 COMB LC_X52_Y26_N2 1 " "Info: 4: + IC(1.520 ns) + CELL(0.225 ns) = 2.821 ns; Loc. = LC_X52_Y26_N2; Fanout = 1; COMB Node = 'channelregs:u2\|data_out\[3\]~66'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.745 ns" { channelregs:u2|data_out[3]~1295 channelregs:u2|data_out[3]~66 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.340 ns) 4.685 ns data_in\[3\]~454 5 COMB LC_X45_Y24_N3 1 " "Info: 5: + IC(1.524 ns) + CELL(0.340 ns) = 4.685 ns; Loc. = LC_X45_Y24_N3; Fanout = 1; COMB Node = 'data_in\[3\]~454'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.864 ns" { channelregs:u2|data_out[3]~66 data_in[3]~454 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 279 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.454 ns) 6.085 ns spi:u1\|Mux~631 6 COMB LC_X45_Y28_N5 1 " "Info: 6: + IC(0.946 ns) + CELL(0.454 ns) = 6.085 ns; Loc. = LC_X45_Y28_N5; Fanout = 1; COMB Node = 'spi:u1\|Mux~631'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.400 ns" { data_in[3]~454 spi:u1|Mux~631 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.340 ns) 7.971 ns spi:u1\|Mux~632 7 COMB LC_X52_Y24_N6 1 " "Info: 7: + IC(1.546 ns) + CELL(0.340 ns) = 7.971 ns; Loc. = LC_X52_Y24_N6; Fanout = 1; COMB Node = 'spi:u1\|Mux~632'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.886 ns" { spi:u1|Mux~631 spi:u1|Mux~632 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.639 ns) + CELL(0.238 ns) 11.848 ns spi:u1\|sdi~reg0 8 REG LC_X12_Y27_N3 1 " "Info: 8: + IC(3.639 ns) + CELL(0.238 ns) = 11.848 ns; Loc. = LC_X12_Y27_N3; Fanout = 1; REG Node = 'spi:u1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.877 ns" { spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns 19.77 % " "Info: Total cell delay = 2.342 ns ( 19.77 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.506 ns 80.23 % " "Info: Total interconnect delay = 9.506 ns ( 80.23 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "11.848 ns" { channelregs:u2|Ccrcreg[19] channelregs:u2|data_out[3]~70 channelregs:u2|data_out[3]~1295 channelregs:u2|data_out[3]~66 data_in[3]~454 spi:u1|Mux~631 spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.735 ns - Smallest " "Info: - Smallest clock skew is -7.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 3.575 ns + Shortest register " "Info: + Shortest clock path from clock scl to destination register is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.547 ns) 3.575 ns spi:u1\|sdi~reg0 2 REG LC_X12_Y27_N3 1 " "Info: 2: + IC(1.898 ns) + CELL(0.547 ns) = 3.575 ns; Loc. = LC_X12_Y27_N3; Fanout = 1; REG Node = 'spi:u1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.445 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 46.91 % " "Info: Total cell delay = 1.677 ns ( 46.91 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.898 ns 53.09 % " "Info: Total interconnect delay = 1.898 ns ( 53.09 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.575 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 11.310 ns - Longest register " "Info: - Longest clock path from clock scl to source register is 11.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.988 ns) + CELL(0.720 ns) 5.838 ns spi:u1\|address\[7\] 2 REG LC_X45_Y28_N2 2 " "Info: 2: + IC(3.988 ns) + CELL(0.720 ns) = 5.838 ns; Loc. = LC_X45_Y28_N2; Fanout = 2; REG Node = 'spi:u1\|address\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.708 ns" { scl spi:u1|address[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.454 ns) 6.704 ns channelregs:u3\|reduce_nor~255 3 COMB LC_X45_Y28_N3 14 " "Info: 3: + IC(0.412 ns) + CELL(0.454 ns) = 6.704 ns; Loc. = LC_X45_Y28_N3; Fanout = 14; COMB Node = 'channelregs:u3\|reduce_nor~255'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.866 ns" { spi:u1|address[7] channelregs:u3|reduce_nor~255 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.225 ns) 7.515 ns channelregs:u3\|reduce_nor~7 4 COMB LC_X46_Y28_N1 81 " "Info: 4: + IC(0.586 ns) + CELL(0.225 ns) = 7.515 ns; Loc. = LC_X46_Y28_N1; Fanout = 81; COMB Node = 'channelregs:u3\|reduce_nor~7'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.811 ns" { channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.225 ns) 9.399 ns channelregs:u3\|readYcrc 5 COMB LC_X52_Y25_N7 130 " "Info: 5: + IC(1.659 ns) + CELL(0.225 ns) = 9.399 ns; Loc. = LC_X52_Y25_N7; Fanout = 130; COMB Node = 'channelregs:u3\|readYcrc'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.884 ns" { channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 75 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.547 ns) 11.310 ns channelregs:u2\|Ccrcreg\[19\] 6 REG LC_X47_Y27_N6 1 " "Info: 6: + IC(1.364 ns) + CELL(0.547 ns) = 11.310 ns; Loc. = LC_X47_Y27_N6; Fanout = 1; REG Node = 'channelregs:u2\|Ccrcreg\[19\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.911 ns" { channelregs:u3|readYcrc channelregs:u2|Ccrcreg[19] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 137 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.301 ns 29.19 % " "Info: Total cell delay = 3.301 ns ( 29.19 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.009 ns 70.81 % " "Info: Total interconnect delay = 8.009 ns ( 70.81 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "11.310 ns" { scl spi:u1|address[7] channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u2|Ccrcreg[19] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.575 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "11.310 ns" { scl spi:u1|address[7] channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u2|Ccrcreg[19] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 137 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 137 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 114 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "11.848 ns" { channelregs:u2|Ccrcreg[19] channelregs:u2|data_out[3]~70 channelregs:u2|data_out[3]~1295 channelregs:u2|data_out[3]~66 data_in[3]~454 spi:u1|Mux~631 spi:u1|Mux~632 spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.575 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "11.310 ns" { scl spi:u1|address[7] channelregs:u3|reduce_nor~255 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u2|Ccrcreg[19] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkob register eg1_292:U6B\|linecount\[5\] register eg1_292:U6B\|C_data_out\[4\] 71.12 MHz 14.061 ns Internal " "Info: Clock txclkob has Internal fmax of 71.12 MHz between source register eg1_292:U6B\|linecount\[5\] and destination register eg1_292:U6B\|C_data_out\[4\] (period= 14.061 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.859 ns + Longest register register " "Info: + Longest register to register delay is 13.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eg1_292:U6B\|linecount\[5\] 1 REG LC_X54_Y7_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X54_Y7_N0; Fanout = 11; REG Node = 'eg1_292:U6B\|linecount\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { eg1_292:U6B|linecount[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 90 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.088 ns) 1.337 ns eg1_292:U6B\|LessThan~3309 2 COMB LC_X55_Y9_N3 3 " "Info: 2: + IC(1.249 ns) + CELL(0.088 ns) = 1.337 ns; Loc. = LC_X55_Y9_N3; Fanout = 3; COMB Node = 'eg1_292:U6B\|LessThan~3309'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.337 ns" { eg1_292:U6B|linecount[5] eg1_292:U6B|LessThan~3309 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.225 ns) 2.534 ns eg1_292:U6B\|LessThan~3324 3 COMB LC_X54_Y8_N0 2 " "Info: 3: + IC(0.972 ns) + CELL(0.225 ns) = 2.534 ns; Loc. = LC_X54_Y8_N0; Fanout = 2; COMB Node = 'eg1_292:U6B\|LessThan~3324'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.197 ns" { eg1_292:U6B|LessThan~3309 eg1_292:U6B|LessThan~3324 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.225 ns) 3.331 ns eg1_292:U6B\|process1~2114 4 COMB LC_X55_Y8_N1 2 " "Info: 4: + IC(0.572 ns) + CELL(0.225 ns) = 3.331 ns; Loc. = LC_X55_Y8_N1; Fanout = 2; COMB Node = 'eg1_292:U6B\|process1~2114'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.797 ns" { eg1_292:U6B|LessThan~3324 eg1_292:U6B|process1~2114 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.225 ns) 4.560 ns eg1_292:U6B\|process1~156 5 COMB LC_X54_Y9_N2 22 " "Info: 5: + IC(1.004 ns) + CELL(0.225 ns) = 4.560 ns; Loc. = LC_X54_Y9_N2; Fanout = 22; COMB Node = 'eg1_292:U6B\|process1~156'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.229 ns" { eg1_292:U6B|process1~2114 eg1_292:U6B|process1~156 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.088 ns) 5.634 ns eg1_292:U6B\|C_data_out~29899 6 COMB LC_X55_Y8_N6 3 " "Info: 6: + IC(0.986 ns) + CELL(0.088 ns) = 5.634 ns; Loc. = LC_X55_Y8_N6; Fanout = 3; COMB Node = 'eg1_292:U6B\|C_data_out~29899'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.074 ns" { eg1_292:U6B|process1~156 eg1_292:U6B|C_data_out~29899 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.088 ns) 6.922 ns eg1_292:U6B\|C_data_out~29955 7 COMB LC_X56_Y5_N7 1 " "Info: 7: + IC(1.200 ns) + CELL(0.088 ns) = 6.922 ns; Loc. = LC_X56_Y5_N7; Fanout = 1; COMB Node = 'eg1_292:U6B\|C_data_out~29955'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.288 ns" { eg1_292:U6B|C_data_out~29899 eg1_292:U6B|C_data_out~29955 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.454 ns) 8.304 ns eg1_292:U6B\|C_data_out~29962 8 COMB LC_X56_Y6_N3 1 " "Info: 8: + IC(0.928 ns) + CELL(0.454 ns) = 8.304 ns; Loc. = LC_X56_Y6_N3; Fanout = 1; COMB Node = 'eg1_292:U6B\|C_data_out~29962'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.382 ns" { eg1_292:U6B|C_data_out~29955 eg1_292:U6B|C_data_out~29962 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.088 ns) 9.888 ns eg1_292:U6B\|C_data_out~29963 9 COMB LC_X48_Y5_N3 1 " "Info: 9: + IC(1.496 ns) + CELL(0.088 ns) = 9.888 ns; Loc. = LC_X48_Y5_N3; Fanout = 1; COMB Node = 'eg1_292:U6B\|C_data_out~29963'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.584 ns" { eg1_292:U6B|C_data_out~29962 eg1_292:U6B|C_data_out~29963 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.340 ns) 11.460 ns eg1_292:U6B\|C_data_out~29964 10 COMB LC_X53_Y7_N4 1 " "Info: 10: + IC(1.232 ns) + CELL(0.340 ns) = 11.460 ns; Loc. = LC_X53_Y7_N4; Fanout = 1; COMB Node = 'eg1_292:U6B\|C_data_out~29964'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.572 ns" { eg1_292:U6B|C_data_out~29963 eg1_292:U6B|C_data_out~29964 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.225 ns) 12.031 ns eg1_292:U6B\|C_data_out~29965 11 COMB LC_X53_Y7_N8 1 " "Info: 11: + IC(0.346 ns) + CELL(0.225 ns) = 12.031 ns; Loc. = LC_X53_Y7_N8; Fanout = 1; COMB Node = 'eg1_292:U6B\|C_data_out~29965'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.571 ns" { eg1_292:U6B|C_data_out~29964 eg1_292:U6B|C_data_out~29965 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.340 ns) 12.687 ns eg1_292:U6B\|C_data_out~29966 12 COMB LC_X53_Y7_N2 1 " "Info: 12: + IC(0.316 ns) + CELL(0.340 ns) = 12.687 ns; Loc. = LC_X53_Y7_N2; Fanout = 1; COMB Node = 'eg1_292:U6B\|C_data_out~29966'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.656 ns" { eg1_292:U6B|C_data_out~29965 eg1_292:U6B|C_data_out~29966 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.238 ns) 13.859 ns eg1_292:U6B\|C_data_out\[4\] 13 REG LC_X53_Y6_N3 3 " "Info: 13: + IC(0.934 ns) + CELL(0.238 ns) = 13.859 ns; Loc. = LC_X53_Y6_N3; Fanout = 3; REG Node = 'eg1_292:U6B\|C_data_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.172 ns" { eg1_292:U6B|C_data_out~29966 eg1_292:U6B|C_data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns 18.93 % " "Info: Total cell delay = 2.624 ns ( 18.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.235 ns 81.07 % " "Info: Total interconnect delay = 11.235 ns ( 81.07 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "13.859 ns" { eg1_292:U6B|linecount[5] eg1_292:U6B|LessThan~3309 eg1_292:U6B|LessThan~3324 eg1_292:U6B|process1~2114 eg1_292:U6B|process1~156 eg1_292:U6B|C_data_out~29899 eg1_292:U6B|C_data_out~29955 eg1_292:U6B|C_data_out~29962 eg1_292:U6B|C_data_out~29963 eg1_292:U6B|C_data_out~29964 eg1_292:U6B|C_data_out~29965 eg1_292:U6B|C_data_out~29966 eg1_292:U6B|C_data_out[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkob destination 5.584 ns + Shortest register " "Info: + Shortest clock path from clock txclkob to destination register is 5.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkob 1 CLK PIN_J16 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 105; CLK Node = 'txclkob'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkob } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns txclkb2 2 REG LC_X61_Y16_N2 579 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X61_Y16_N2; Fanout = 579; REG Node = 'txclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { txclkob txclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 922 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.547 ns) 5.584 ns eg1_292:U6B\|C_data_out\[4\] 3 REG LC_X53_Y6_N3 3 " "Info: 3: + IC(2.492 ns) + CELL(0.547 ns) = 5.584 ns; Loc. = LC_X53_Y6_N3; Fanout = 3; REG Node = 'eg1_292:U6B\|C_data_out\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.039 ns" { txclkb2 eg1_292:U6B|C_data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 42.93 % " "Info: Total cell delay = 2.397 ns ( 42.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns 57.07 % " "Info: Total interconnect delay = 3.187 ns ( 57.07 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.584 ns" { txclkob txclkb2 eg1_292:U6B|C_data_out[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkob source 5.584 ns - Longest register " "Info: - Longest clock path from clock txclkob to source register is 5.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkob 1 CLK PIN_J16 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 105; CLK Node = 'txclkob'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkob } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.720 ns) 2.545 ns txclkb2 2 REG LC_X61_Y16_N2 579 " "Info: 2: + IC(0.695 ns) + CELL(0.720 ns) = 2.545 ns; Loc. = LC_X61_Y16_N2; Fanout = 579; REG Node = 'txclkb2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.415 ns" { txclkob txclkb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 922 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.547 ns) 5.584 ns eg1_292:U6B\|linecount\[5\] 3 REG LC_X54_Y7_N0 11 " "Info: 3: + IC(2.492 ns) + CELL(0.547 ns) = 5.584 ns; Loc. = LC_X54_Y7_N0; Fanout = 11; REG Node = 'eg1_292:U6B\|linecount\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.039 ns" { txclkb2 eg1_292:U6B|linecount[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 90 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 42.93 % " "Info: Total cell delay = 2.397 ns ( 42.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.187 ns 57.07 % " "Info: Total interconnect delay = 3.187 ns ( 57.07 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.584 ns" { txclkob txclkb2 eg1_292:U6B|linecount[5] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.584 ns" { txclkob txclkb2 eg1_292:U6B|C_data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.584 ns" { txclkob txclkb2 eg1_292:U6B|linecount[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 90 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/eg1_292.vhd" 110 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "13.859 ns" { eg1_292:U6B|linecount[5] eg1_292:U6B|LessThan~3309 eg1_292:U6B|LessThan~3324 eg1_292:U6B|process1~2114 eg1_292:U6B|process1~156 eg1_292:U6B|C_data_out~29899 eg1_292:U6B|C_data_out~29955 eg1_292:U6B|C_data_out~29962 eg1_292:U6B|C_data_out~29963 eg1_292:U6B|C_data_out~29964 eg1_292:U6B|C_data_out~29965 eg1_292:U6B|C_data_out~29966 eg1_292:U6B|C_data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.584 ns" { txclkob txclkb2 eg1_292:U6B|C_data_out[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.584 ns" { txclkob txclkb2 eg1_292:U6B|linecount[5] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkout register autorate:u13a\|next_freq\[1\] register autorate:u13a\|timer200ms\[21\] 99.35 MHz 10.065 ns Internal " "Info: Clock clkout has Internal fmax of 99.35 MHz between source register autorate:u13a\|next_freq\[1\] and destination register autorate:u13a\|timer200ms\[21\] (period= 10.065 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.629 ns + Longest register register " "Info: + Longest register to register delay is 9.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autorate:u13a\|next_freq\[1\] 1 REG LC_X17_Y5_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y5_N7; Fanout = 4; REG Node = 'autorate:u13a\|next_freq\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { autorate:u13a|next_freq[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 38 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.536 ns) + CELL(0.454 ns) 3.990 ns autorate:u13a\|reduce_nor~0 2 COMB LC_X25_Y26_N9 60 " "Info: 2: + IC(3.536 ns) + CELL(0.454 ns) = 3.990 ns; Loc. = LC_X25_Y26_N9; Fanout = 60; COMB Node = 'autorate:u13a\|reduce_nor~0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.990 ns" { autorate:u13a|next_freq[1] autorate:u13a|reduce_nor~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.085 ns) + CELL(0.326 ns) 8.401 ns autorate:u13a\|timer200ms\[6\]~COUT0 3 COMB LC_X13_Y4_N0 2 " "Info: 3: + IC(4.085 ns) + CELL(0.326 ns) = 8.401 ns; Loc. = LC_X13_Y4_N0; Fanout = 2; COMB Node = 'autorate:u13a\|timer200ms\[6\]~COUT0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.411 ns" { autorate:u13a|reduce_nor~0 autorate:u13a|timer200ms[6]~COUT0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 8.461 ns autorate:u13a\|timer200ms\[7\]~COUT0 4 COMB LC_X13_Y4_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.060 ns) = 8.461 ns; Loc. = LC_X13_Y4_N1; Fanout = 2; COMB Node = 'autorate:u13a\|timer200ms\[7\]~COUT0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.060 ns" { autorate:u13a|timer200ms[6]~COUT0 autorate:u13a|timer200ms[7]~COUT0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 8.521 ns autorate:u13a\|timer200ms\[8\]~COUT0 5 COMB LC_X13_Y4_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.060 ns) = 8.521 ns; Loc. = LC_X13_Y4_N2; Fanout = 2; COMB Node = 'autorate:u13a\|timer200ms\[8\]~COUT0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.060 ns" { autorate:u13a|timer200ms[7]~COUT0 autorate:u13a|timer200ms[8]~COUT0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 8.581 ns autorate:u13a\|timer200ms\[9\]~COUT0 6 COMB LC_X13_Y4_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.060 ns) = 8.581 ns; Loc. = LC_X13_Y4_N3; Fanout = 2; COMB Node = 'autorate:u13a\|timer200ms\[9\]~COUT0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.060 ns" { autorate:u13a|timer200ms[8]~COUT0 autorate:u13a|timer200ms[9]~COUT0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.137 ns) 8.718 ns autorate:u13a\|timer200ms\[10\]~COUT 7 COMB LC_X13_Y4_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.137 ns) = 8.718 ns; Loc. = LC_X13_Y4_N4; Fanout = 6; COMB Node = 'autorate:u13a\|timer200ms\[10\]~COUT'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.137 ns" { autorate:u13a|timer200ms[9]~COUT0 autorate:u13a|timer200ms[10]~COUT } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.160 ns) 8.878 ns autorate:u13a\|timer200ms\[15\]~COUT 8 COMB LC_X13_Y4_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.160 ns) = 8.878 ns; Loc. = LC_X13_Y4_N9; Fanout = 6; COMB Node = 'autorate:u13a\|timer200ms\[15\]~COUT'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.160 ns" { autorate:u13a|timer200ms[10]~COUT autorate:u13a|timer200ms[15]~COUT } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.105 ns) 8.983 ns autorate:u13a\|timer200ms\[20\]~COUT 9 COMB LC_X13_Y3_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.105 ns) = 8.983 ns; Loc. = LC_X13_Y3_N4; Fanout = 1; COMB Node = 'autorate:u13a\|timer200ms\[20\]~COUT'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.105 ns" { autorate:u13a|timer200ms[15]~COUT autorate:u13a|timer200ms[20]~COUT } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.646 ns) 9.629 ns autorate:u13a\|timer200ms\[21\] 10 REG LC_X13_Y3_N5 3 " "Info: 10: + IC(0.000 ns) + CELL(0.646 ns) = 9.629 ns; Loc. = LC_X13_Y3_N5; Fanout = 3; REG Node = 'autorate:u13a\|timer200ms\[21\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "0.646 ns" { autorate:u13a|timer200ms[20]~COUT autorate:u13a|timer200ms[21] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns 20.85 % " "Info: Total cell delay = 2.008 ns ( 20.85 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.621 ns 79.15 % " "Info: Total interconnect delay = 7.621 ns ( 79.15 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "9.629 ns" { autorate:u13a|next_freq[1] autorate:u13a|reduce_nor~0 autorate:u13a|timer200ms[6]~COUT0 autorate:u13a|timer200ms[7]~COUT0 autorate:u13a|timer200ms[8]~COUT0 autorate:u13a|timer200ms[9]~COUT0 autorate:u13a|timer200ms[10]~COUT autorate:u13a|timer200ms[15]~COUT autorate:u13a|timer200ms[20]~COUT autorate:u13a|timer200ms[21] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.234 ns - Smallest " "Info: - Smallest clock skew is -0.234 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkout destination 3.586 ns + Shortest register " "Info: + Shortest clock path from clock clkout to destination register is 3.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clkout 1 CLK PIN_T3 90 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T3; Fanout = 90; CLK Node = 'clkout'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { clkout } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.547 ns) 3.586 ns autorate:u13a\|timer200ms\[21\] 2 REG LC_X13_Y3_N5 3 " "Info: 2: + IC(1.909 ns) + CELL(0.547 ns) = 3.586 ns; Loc. = LC_X13_Y3_N5; Fanout = 3; REG Node = 'autorate:u13a\|timer200ms\[21\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.456 ns" { clkout autorate:u13a|timer200ms[21] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 46.77 % " "Info: Total cell delay = 1.677 ns ( 46.77 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns 53.23 % " "Info: Total interconnect delay = 1.909 ns ( 53.23 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.586 ns" { clkout autorate:u13a|timer200ms[21] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkout source 3.820 ns - Longest register " "Info: - Longest clock path from clock clkout to source register is 3.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clkout 1 CLK PIN_T3 90 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T3; Fanout = 90; CLK Node = 'clkout'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { clkout } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.547 ns) 3.820 ns autorate:u13a\|next_freq\[1\] 2 REG LC_X17_Y5_N7 4 " "Info: 2: + IC(2.143 ns) + CELL(0.547 ns) = 3.820 ns; Loc. = LC_X17_Y5_N7; Fanout = 4; REG Node = 'autorate:u13a\|next_freq\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.690 ns" { clkout autorate:u13a|next_freq[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 38 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 43.90 % " "Info: Total cell delay = 1.677 ns ( 43.90 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.143 ns 56.10 % " "Info: Total interconnect delay = 2.143 ns ( 56.10 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.820 ns" { clkout autorate:u13a|next_freq[1] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.586 ns" { clkout autorate:u13a|timer200ms[21] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.820 ns" { clkout autorate:u13a|next_freq[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 38 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/autorate.vhd" 144 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "9.629 ns" { autorate:u13a|next_freq[1] autorate:u13a|reduce_nor~0 autorate:u13a|timer200ms[6]~COUT0 autorate:u13a|timer200ms[7]~COUT0 autorate:u13a|timer200ms[8]~COUT0 autorate:u13a|timer200ms[9]~COUT0 autorate:u13a|timer200ms[10]~COUT autorate:u13a|timer200ms[15]~COUT autorate:u13a|timer200ms[20]~COUT autorate:u13a|timer200ms[21] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.586 ns" { clkout autorate:u13a|timer200ms[21] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.820 ns" { clkout autorate:u13a|next_freq[1] } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rxclka_n " "Info: No valid register-to-register paths exist for clock rxclka_n" {  } {  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rxclkb_n " "Info: No valid register-to-register paths exist for clock rxclkb_n" {  } {  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "scl 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock scl with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "spi:u1\|data_out\[7\] channelregs:u2\|cfgreg\[7\] scl 2.743 ns " "Info: Found hold time violation between source  pin or register spi:u1\|data_out\[7\] and destination pin or register channelregs:u2\|cfgreg\[7\] for clock scl (Hold time is 2.743 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.144 ns + Largest " "Info: + Largest clock skew is 6.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 9.877 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 9.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.733 ns) + CELL(0.720 ns) 5.583 ns spi:u1\|write 2 REG LC_X37_Y24_N5 22 " "Info: 2: + IC(3.733 ns) + CELL(0.720 ns) = 5.583 ns; Loc. = LC_X37_Y24_N5; Fanout = 22; REG Node = 'spi:u1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.453 ns" { scl spi:u1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.747 ns) + CELL(0.547 ns) 9.877 ns channelregs:u2\|cfgreg\[7\] 3 REG LC_X16_Y5_N1 9 " "Info: 3: + IC(3.747 ns) + CELL(0.547 ns) = 9.877 ns; Loc. = LC_X16_Y5_N1; Fanout = 9; REG Node = 'channelregs:u2\|cfgreg\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.294 ns" { spi:u1|write channelregs:u2|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 24.27 % " "Info: Total cell delay = 2.397 ns ( 24.27 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.480 ns 75.73 % " "Info: Total interconnect delay = 7.480 ns ( 75.73 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "9.877 ns" { scl spi:u1|write channelregs:u2|cfgreg[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 3.733 ns - Shortest register " "Info: - Shortest clock path from clock scl to source register is 3.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.547 ns) 3.733 ns spi:u1\|data_out\[7\] 2 REG LC_X13_Y27_N8 2 " "Info: 2: + IC(2.056 ns) + CELL(0.547 ns) = 3.733 ns; Loc. = LC_X13_Y27_N8; Fanout = 2; REG Node = 'spi:u1\|data_out\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.603 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 44.92 % " "Info: Total cell delay = 1.677 ns ( 44.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns 55.08 % " "Info: Total interconnect delay = 2.056 ns ( 55.08 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.733 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "9.877 ns" { scl spi:u1|write channelregs:u2|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.733 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.240 ns - Shortest register register " "Info: - Shortest register to register delay is 3.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi:u1\|data_out\[7\] 1 REG LC_X13_Y27_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y27_N8; Fanout = 2; REG Node = 'spi:u1\|data_out\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:u1|data_out[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.151 ns) + CELL(0.089 ns) 3.240 ns channelregs:u2\|cfgreg\[7\] 2 REG LC_X16_Y5_N1 9 " "Info: 2: + IC(3.151 ns) + CELL(0.089 ns) = 3.240 ns; Loc. = LC_X16_Y5_N1; Fanout = 9; REG Node = 'channelregs:u2\|cfgreg\[7\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.240 ns" { spi:u1|data_out[7] channelregs:u2|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns 2.75 % " "Info: Total cell delay = 0.089 ns ( 2.75 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.151 ns 97.25 % " "Info: Total interconnect delay = 3.151 ns ( 97.25 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.240 ns" { spi:u1|data_out[7] channelregs:u2|cfgreg[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 30 -1 0 } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "9.877 ns" { scl spi:u1|write channelregs:u2|cfgreg[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.733 ns" { scl spi:u1|data_out[7] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.240 ns" { spi:u1|data_out[7] channelregs:u2|cfgreg[7] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a2~porta_we_reg reset_n rxclkb_p 10.225 ns memory " "Info: tsu for memory upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a2~porta_we_reg (data pin = reset_n, clock pin = rxclkb_p) is 10.225 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.534 ns + Longest pin memory " "Info: + Longest pin to memory delay is 12.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset_n 1 PIN PIN_L3 1243 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_L3; Fanout = 1243; PIN Node = 'reset_n'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { reset_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.264 ns) + CELL(0.340 ns) 8.734 ns upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|decode_iga:decode2\|w_anode435w\[2\]~29 2 COMB LC_X37_Y22_N5 10 " "Info: 2: + IC(7.264 ns) + CELL(0.340 ns) = 8.734 ns; Loc. = LC_X37_Y22_N5; Fanout = 10; COMB Node = 'upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|decode_iga:decode2\|w_anode435w\[2\]~29'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "7.604 ns" { reset_n upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/decode_iga.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/decode_iga.tdf" 39 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.329 ns) 12.534 ns upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a2~porta_we_reg 3 MEM M4K_X19_Y9 0 " "Info: 3: + IC(3.471 ns) + CELL(0.329 ns) = 12.534 ns; Loc. = M4K_X19_Y9; Fanout = 0; MEM Node = 'upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a2~porta_we_reg'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.800 ns" { upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" 115 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns 14.35 % " "Info: Total cell delay = 1.799 ns ( 14.35 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.735 ns 85.65 % " "Info: Total interconnect delay = 10.735 ns ( 85.65 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "12.534 ns" { reset_n upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns + " "Info: + Micro setup delay of destination is 0.072 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" 115 2 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkb_p destination 2.381 ns - Shortest memory " "Info: - Shortest clock path from clock rxclkb_p to destination memory is 2.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns rxclkb_p 1 CLK PIN_J15 877 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 877; CLK Node = 'rxclkb_p'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { rxclkb_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.556 ns) 2.381 ns upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a2~porta_we_reg 2 MEM M4K_X19_Y9 0 " "Info: 2: + IC(0.695 ns) + CELL(0.556 ns) = 2.381 ns; Loc. = M4K_X19_Y9; Fanout = 0; MEM Node = 'upconvert:upconverta\|line_buff:line_buff_inst\|altsyncram:altsyncram_component\|altsyncram_ka81:auto_generated\|ram_block1a2~porta_we_reg'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.251 ns" { rxclkb_p upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/altsyncram_ka81.tdf" 115 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns 70.81 % " "Info: Total cell delay = 1.686 ns ( 70.81 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.695 ns 29.19 % " "Info: Total interconnect delay = 0.695 ns ( 29.19 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.381 ns" { rxclkb_p upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "12.534 ns" { reset_n upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|decode_iga:decode2|w_anode435w[2]~29 upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.381 ns" { rxclkb_p upconvert:upconverta|line_buff:line_buff_inst|altsyncram:altsyncram_component|altsyncram_ka81:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "scl ledcdb channelregs:u3\|cfgreg\[3\] 18.232 ns register " "Info: tco from clock scl to destination pin ledcdb through register channelregs:u3\|cfgreg\[3\] is 18.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 7.159 ns + Longest register " "Info: + Longest clock path from clock scl to source register is 7.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.733 ns) + CELL(0.720 ns) 5.583 ns spi:u1\|write 2 REG LC_X37_Y24_N5 22 " "Info: 2: + IC(3.733 ns) + CELL(0.720 ns) = 5.583 ns; Loc. = LC_X37_Y24_N5; Fanout = 22; REG Node = 'spi:u1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.453 ns" { scl spi:u1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.547 ns) 7.159 ns channelregs:u3\|cfgreg\[3\] 3 REG LC_X36_Y25_N9 4 " "Info: 3: + IC(1.029 ns) + CELL(0.547 ns) = 7.159 ns; Loc. = LC_X36_Y25_N9; Fanout = 4; REG Node = 'channelregs:u3\|cfgreg\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.576 ns" { spi:u1|write channelregs:u3|cfgreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 33.48 % " "Info: Total cell delay = 2.397 ns ( 33.48 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.762 ns 66.52 % " "Info: Total interconnect delay = 4.762 ns ( 66.52 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "7.159 ns" { scl spi:u1|write channelregs:u3|cfgreg[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns + Longest register pin " "Info: + Longest register to pin delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:u3\|cfgreg\[3\] 1 REG LC_X36_Y25_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N9; Fanout = 4; REG Node = 'channelregs:u3\|cfgreg\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { channelregs:u3|cfgreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.943 ns) + CELL(0.225 ns) 4.168 ns ledcdb~8 2 COMB LC_X13_Y7_N2 1 " "Info: 2: + IC(3.943 ns) + CELL(0.225 ns) = 4.168 ns; Loc. = LC_X13_Y7_N2; Fanout = 1; COMB Node = 'ledcdb~8'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.168 ns" { channelregs:u3|cfgreg[3] ledcdb~8 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.098 ns) + CELL(1.634 ns) 10.900 ns ledcdb 3 PIN PIN_T17 0 " "Info: 3: + IC(5.098 ns) + CELL(1.634 ns) = 10.900 ns; Loc. = PIN_T17; Fanout = 0; PIN Node = 'ledcdb'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "6.732 ns" { ledcdb~8 ledcdb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.859 ns 17.06 % " "Info: Total cell delay = 1.859 ns ( 17.06 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.041 ns 82.94 % " "Info: Total interconnect delay = 9.041 ns ( 82.94 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "10.900 ns" { channelregs:u3|cfgreg[3] ledcdb~8 ledcdb } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "7.159 ns" { scl spi:u1|write channelregs:u3|cfgreg[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "10.900 ns" { channelregs:u3|cfgreg[3] ledcdb~8 ledcdb } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "cd_muteb2 ledcdb 17.675 ns Longest " "Info: Longest tpd from source pin cd_muteb2 to destination pin ledcdb is 17.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns cd_muteb2 1 PIN PIN_F16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_F16; Fanout = 3; PIN Node = 'cd_muteb2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(9.473 ns) + CELL(0.340 ns) 10.943 ns ledcdb~8 2 COMB LC_X13_Y7_N2 1 " "Info: 2: + IC(9.473 ns) + CELL(0.340 ns) = 10.943 ns; Loc. = LC_X13_Y7_N2; Fanout = 1; COMB Node = 'ledcdb~8'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "9.813 ns" { cd_muteb2 ledcdb~8 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.098 ns) + CELL(1.634 ns) 17.675 ns ledcdb 3 PIN PIN_T17 0 " "Info: 3: + IC(5.098 ns) + CELL(1.634 ns) = 17.675 ns; Loc. = PIN_T17; Fanout = 0; PIN Node = 'ledcdb'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "6.732 ns" { ledcdb~8 ledcdb } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns 17.56 % " "Info: Total cell delay = 3.104 ns ( 17.56 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.571 ns 82.44 % " "Info: Total interconnect delay = 14.571 ns ( 82.44 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "17.675 ns" { cd_muteb2 ledcdb~8 ledcdb } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "channelregs:u3\|statusreg\[2\] cd_muteb2 scl 1.382 ns register " "Info: th for register channelregs:u3\|statusreg\[2\] (data pin = cd_muteb2, clock pin = scl) is 1.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 7.759 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 7.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.001 ns) + CELL(0.720 ns) 5.851 ns spi:u1\|read 2 REG LC_X45_Y27_N7 152 " "Info: 2: + IC(4.001 ns) + CELL(0.720 ns) = 5.851 ns; Loc. = LC_X45_Y27_N7; Fanout = 152; REG Node = 'spi:u1\|read'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.721 ns" { scl spi:u1|read } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.547 ns) 7.759 ns channelregs:u3\|statusreg\[2\] 3 REG LC_X51_Y27_N5 1 " "Info: 3: + IC(1.361 ns) + CELL(0.547 ns) = 7.759 ns; Loc. = LC_X51_Y27_N5; Fanout = 1; REG Node = 'channelregs:u3\|statusreg\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "1.908 ns" { spi:u1|read channelregs:u3|statusreg[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 30.89 % " "Info: Total cell delay = 2.397 ns ( 30.89 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.362 ns 69.11 % " "Info: Total interconnect delay = 5.362 ns ( 69.11 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "7.759 ns" { scl spi:u1|read channelregs:u3|statusreg[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.389 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns cd_muteb2 1 PIN PIN_F16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_F16; Fanout = 3; PIN Node = 'cd_muteb2'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb2 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.089 ns) 6.389 ns channelregs:u3\|statusreg\[2\] 2 REG LC_X51_Y27_N5 1 " "Info: 2: + IC(5.170 ns) + CELL(0.089 ns) = 6.389 ns; Loc. = LC_X51_Y27_N5; Fanout = 1; REG Node = 'channelregs:u3\|statusreg\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "5.259 ns" { cd_muteb2 channelregs:u3|statusreg[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns 19.08 % " "Info: Total cell delay = 1.219 ns ( 19.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns 80.92 % " "Info: Total interconnect delay = 5.170 ns ( 80.92 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "6.389 ns" { cd_muteb2 channelregs:u3|statusreg[2] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "7.759 ns" { scl spi:u1|read channelregs:u3|statusreg[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "6.389 ns" { cd_muteb2 channelregs:u3|statusreg[2] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "rxclka_p fclka_p pll2:pll2_inst\|altpll:altpll_component\|_clk0 1.993 ns clock " "Info: Minimum tco from clock rxclka_p to destination pin fclka_p through clock pll2:pll2_inst\|altpll:altpll_component\|_clk0 is 1.993 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "rxclka_p pll2:pll2_inst\|altpll:altpll_component\|_clk0 -1.630 ns + " "Info: + Offset between input clock rxclka_p and output clock pll2:pll2_inst\|altpll:altpll_component\|_clk0 is -1.630 ns" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.623 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 3.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll2:pll2_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll2:pll2_inst\|altpll:altpll_component\|_clk0'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { pll2:pll2_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altpll.tdf" 702 3 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(1.634 ns) 3.623 ns fclka_p 2 PIN PIN_K4 0 " "Info: 2: + IC(1.989 ns) + CELL(1.634 ns) = 3.623 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'fclka_p'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.623 ns" { pll2:pll2_inst|altpll:altpll_component|_clk0 fclka_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 31 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns 45.10 % " "Info: Total cell delay = 1.634 ns ( 45.10 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns 54.90 % " "Info: Total interconnect delay = 1.989 ns ( 54.90 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.623 ns" { pll2:pll2_inst|altpll:altpll_component|_clk0 fclka_p } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "3.623 ns" { pll2:pll2_inst|altpll:altpll_component|_clk0 fclka_p } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "txclkoa txclka 4.117 ns Shortest " "Info: Shortest tpd from source pin txclkoa to destination pin txclka is 4.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 105 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 105; CLK Node = 'txclkoa'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(1.634 ns) 4.117 ns txclka 2 PIN PIN_D1 0 " "Info: 2: + IC(1.353 ns) + CELL(1.634 ns) = 4.117 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'txclka'" {  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "2.987 ns" { txclkoa txclka } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/hdvb0.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns 67.14 % " "Info: Total cell delay = 2.764 ns ( 67.14 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns 32.86 % " "Info: Total interconnect delay = 1.353 ns ( 32.86 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/altera/fpga1_dkt/db/fpga1.quartus_db" { Floorplan "" "" "4.117 ns" { txclkoa txclka } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 12:51:59 2004 " "Info: Processing ended: Tue Dec 21 12:51:59 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0}  } {  } 0}
