Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Environment/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'Zero' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clk_div
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.PC_reg
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
