
Capstone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b640  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  0800b878  0800b878  0000c878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bd98  0800bd98  0000cd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bda0  0800bda0  0000cda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800bda4  0800bda4  0000cda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e8  20000000  0800bda8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000478  200001e8  0800bf90  0000d1e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000660  0800bf90  0000d660  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001abdf  00000000  00000000  0000d21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000032d7  00000000  00000000  00027dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001678  00000000  00000000  0002b0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001159  00000000  00000000  0002c750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00004d88  00000000  00000000  0002d8a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001ce89  00000000  00000000  00032631  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0012d0c8  00000000  00000000  0004f4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0017c582  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007084  00000000  00000000  0017c5c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  0018364c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e8 	.word	0x200001e8
 8000254:	00000000 	.word	0x00000000
 8000258:	0800b860 	.word	0x0800b860

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001ec 	.word	0x200001ec
 8000274:	0800b860 	.word	0x0800b860

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc4:	f000 b97e 	b.w	8000ec4 <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000be6:	460c      	mov	r4, r1
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d14d      	bne.n	8000c88 <__udivmoddi4+0xa8>
 8000bec:	428a      	cmp	r2, r1
 8000bee:	460f      	mov	r7, r1
 8000bf0:	4684      	mov	ip, r0
 8000bf2:	4696      	mov	lr, r2
 8000bf4:	fab2 f382 	clz	r3, r2
 8000bf8:	d960      	bls.n	8000cbc <__udivmoddi4+0xdc>
 8000bfa:	b14b      	cbz	r3, 8000c10 <__udivmoddi4+0x30>
 8000bfc:	fa02 fe03 	lsl.w	lr, r2, r3
 8000c00:	f1c3 0220 	rsb	r2, r3, #32
 8000c04:	409f      	lsls	r7, r3
 8000c06:	fa00 fc03 	lsl.w	ip, r0, r3
 8000c0a:	fa20 f202 	lsr.w	r2, r0, r2
 8000c0e:	4317      	orrs	r7, r2
 8000c10:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000c14:	fa1f f48e 	uxth.w	r4, lr
 8000c18:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c1c:	fbb7 f1f6 	udiv	r1, r7, r6
 8000c20:	fb06 7711 	mls	r7, r6, r1, r7
 8000c24:	fb01 f004 	mul.w	r0, r1, r4
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	4290      	cmp	r0, r2
 8000c2e:	d908      	bls.n	8000c42 <__udivmoddi4+0x62>
 8000c30:	eb1e 0202 	adds.w	r2, lr, r2
 8000c34:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c38:	d202      	bcs.n	8000c40 <__udivmoddi4+0x60>
 8000c3a:	4290      	cmp	r0, r2
 8000c3c:	f200 812d 	bhi.w	8000e9a <__udivmoddi4+0x2ba>
 8000c40:	4639      	mov	r1, r7
 8000c42:	1a12      	subs	r2, r2, r0
 8000c44:	fa1f fc8c 	uxth.w	ip, ip
 8000c48:	fbb2 f0f6 	udiv	r0, r2, r6
 8000c4c:	fb06 2210 	mls	r2, r6, r0, r2
 8000c50:	fb00 f404 	mul.w	r4, r0, r4
 8000c54:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c58:	4564      	cmp	r4, ip
 8000c5a:	d908      	bls.n	8000c6e <__udivmoddi4+0x8e>
 8000c5c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c64:	d202      	bcs.n	8000c6c <__udivmoddi4+0x8c>
 8000c66:	4564      	cmp	r4, ip
 8000c68:	f200 811a 	bhi.w	8000ea0 <__udivmoddi4+0x2c0>
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c72:	ebac 0c04 	sub.w	ip, ip, r4
 8000c76:	2100      	movs	r1, #0
 8000c78:	b125      	cbz	r5, 8000c84 <__udivmoddi4+0xa4>
 8000c7a:	fa2c f303 	lsr.w	r3, ip, r3
 8000c7e:	2200      	movs	r2, #0
 8000c80:	e9c5 3200 	strd	r3, r2, [r5]
 8000c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d905      	bls.n	8000c98 <__udivmoddi4+0xb8>
 8000c8c:	b10d      	cbz	r5, 8000c92 <__udivmoddi4+0xb2>
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	2100      	movs	r1, #0
 8000c94:	4608      	mov	r0, r1
 8000c96:	e7f5      	b.n	8000c84 <__udivmoddi4+0xa4>
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	d14d      	bne.n	8000d3c <__udivmoddi4+0x15c>
 8000ca0:	42a3      	cmp	r3, r4
 8000ca2:	f0c0 80f2 	bcc.w	8000e8a <__udivmoddi4+0x2aa>
 8000ca6:	4290      	cmp	r0, r2
 8000ca8:	f080 80ef 	bcs.w	8000e8a <__udivmoddi4+0x2aa>
 8000cac:	4606      	mov	r6, r0
 8000cae:	4623      	mov	r3, r4
 8000cb0:	4608      	mov	r0, r1
 8000cb2:	2d00      	cmp	r5, #0
 8000cb4:	d0e6      	beq.n	8000c84 <__udivmoddi4+0xa4>
 8000cb6:	e9c5 6300 	strd	r6, r3, [r5]
 8000cba:	e7e3      	b.n	8000c84 <__udivmoddi4+0xa4>
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f040 80a2 	bne.w	8000e06 <__udivmoddi4+0x226>
 8000cc2:	1a8a      	subs	r2, r1, r2
 8000cc4:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000cc8:	fa1f f68e 	uxth.w	r6, lr
 8000ccc:	2101      	movs	r1, #1
 8000cce:	fbb2 f4f7 	udiv	r4, r2, r7
 8000cd2:	fb07 2014 	mls	r0, r7, r4, r2
 8000cd6:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000cda:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cde:	fb06 f004 	mul.w	r0, r6, r4
 8000ce2:	4290      	cmp	r0, r2
 8000ce4:	d90f      	bls.n	8000d06 <__udivmoddi4+0x126>
 8000ce6:	eb1e 0202 	adds.w	r2, lr, r2
 8000cea:	f104 38ff 	add.w	r8, r4, #4294967295
 8000cee:	bf2c      	ite	cs
 8000cf0:	f04f 0901 	movcs.w	r9, #1
 8000cf4:	f04f 0900 	movcc.w	r9, #0
 8000cf8:	4290      	cmp	r0, r2
 8000cfa:	d903      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cfc:	f1b9 0f00 	cmp.w	r9, #0
 8000d00:	f000 80c8 	beq.w	8000e94 <__udivmoddi4+0x2b4>
 8000d04:	4644      	mov	r4, r8
 8000d06:	1a12      	subs	r2, r2, r0
 8000d08:	fa1f fc8c 	uxth.w	ip, ip
 8000d0c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d10:	fb07 2210 	mls	r2, r7, r0, r2
 8000d14:	fb00 f606 	mul.w	r6, r0, r6
 8000d18:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000d1c:	4566      	cmp	r6, ip
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x152>
 8000d20:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	d202      	bcs.n	8000d30 <__udivmoddi4+0x150>
 8000d2a:	4566      	cmp	r6, ip
 8000d2c:	f200 80bb 	bhi.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d30:	4610      	mov	r0, r2
 8000d32:	ebac 0c06 	sub.w	ip, ip, r6
 8000d36:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d3a:	e79d      	b.n	8000c78 <__udivmoddi4+0x98>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa04 fe01 	lsl.w	lr, r4, r1
 8000d46:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4a:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d4e:	40f4      	lsrs	r4, r6
 8000d50:	408a      	lsls	r2, r1
 8000d52:	431f      	orrs	r7, r3
 8000d54:	ea4e 030c 	orr.w	r3, lr, ip
 8000d58:	fa00 fe01 	lsl.w	lr, r0, r1
 8000d5c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d60:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d6c:	fb08 4410 	mls	r4, r8, r0, r4
 8000d70:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d74:	fb00 f90c 	mul.w	r9, r0, ip
 8000d78:	45a1      	cmp	r9, r4
 8000d7a:	d90e      	bls.n	8000d9a <__udivmoddi4+0x1ba>
 8000d7c:	193c      	adds	r4, r7, r4
 8000d7e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d82:	bf2c      	ite	cs
 8000d84:	f04f 0b01 	movcs.w	fp, #1
 8000d88:	f04f 0b00 	movcc.w	fp, #0
 8000d8c:	45a1      	cmp	r9, r4
 8000d8e:	d903      	bls.n	8000d98 <__udivmoddi4+0x1b8>
 8000d90:	f1bb 0f00 	cmp.w	fp, #0
 8000d94:	f000 8093 	beq.w	8000ebe <__udivmoddi4+0x2de>
 8000d98:	4650      	mov	r0, sl
 8000d9a:	eba4 0409 	sub.w	r4, r4, r9
 8000d9e:	fa1f f983 	uxth.w	r9, r3
 8000da2:	fbb4 f3f8 	udiv	r3, r4, r8
 8000da6:	fb08 4413 	mls	r4, r8, r3, r4
 8000daa:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d906      	bls.n	8000dc4 <__udivmoddi4+0x1e4>
 8000db6:	193c      	adds	r4, r7, r4
 8000db8:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dbc:	d201      	bcs.n	8000dc2 <__udivmoddi4+0x1e2>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d87a      	bhi.n	8000eb8 <__udivmoddi4+0x2d8>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dc8:	eba4 040c 	sub.w	r4, r4, ip
 8000dcc:	fba0 9802 	umull	r9, r8, r0, r2
 8000dd0:	4544      	cmp	r4, r8
 8000dd2:	46cc      	mov	ip, r9
 8000dd4:	4643      	mov	r3, r8
 8000dd6:	d302      	bcc.n	8000dde <__udivmoddi4+0x1fe>
 8000dd8:	d106      	bne.n	8000de8 <__udivmoddi4+0x208>
 8000dda:	45ce      	cmp	lr, r9
 8000ddc:	d204      	bcs.n	8000de8 <__udivmoddi4+0x208>
 8000dde:	3801      	subs	r0, #1
 8000de0:	ebb9 0c02 	subs.w	ip, r9, r2
 8000de4:	eb68 0307 	sbc.w	r3, r8, r7
 8000de8:	b15d      	cbz	r5, 8000e02 <__udivmoddi4+0x222>
 8000dea:	ebbe 020c 	subs.w	r2, lr, ip
 8000dee:	eb64 0403 	sbc.w	r4, r4, r3
 8000df2:	fa04 f606 	lsl.w	r6, r4, r6
 8000df6:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfa:	40cc      	lsrs	r4, r1
 8000dfc:	431e      	orrs	r6, r3
 8000dfe:	e9c5 6400 	strd	r6, r4, [r5]
 8000e02:	2100      	movs	r1, #0
 8000e04:	e73e      	b.n	8000c84 <__udivmoddi4+0xa4>
 8000e06:	fa02 fe03 	lsl.w	lr, r2, r3
 8000e0a:	f1c3 0120 	rsb	r1, r3, #32
 8000e0e:	fa04 f203 	lsl.w	r2, r4, r3
 8000e12:	fa00 fc03 	lsl.w	ip, r0, r3
 8000e16:	40cc      	lsrs	r4, r1
 8000e18:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000e1c:	fa20 f101 	lsr.w	r1, r0, r1
 8000e20:	fa1f f68e 	uxth.w	r6, lr
 8000e24:	fbb4 f0f7 	udiv	r0, r4, r7
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	fb07 4410 	mls	r4, r7, r0, r4
 8000e2e:	0c11      	lsrs	r1, r2, #16
 8000e30:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000e34:	fb00 f406 	mul.w	r4, r0, r6
 8000e38:	428c      	cmp	r4, r1
 8000e3a:	d90e      	bls.n	8000e5a <__udivmoddi4+0x27a>
 8000e3c:	eb1e 0101 	adds.w	r1, lr, r1
 8000e40:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e44:	bf2c      	ite	cs
 8000e46:	f04f 0901 	movcs.w	r9, #1
 8000e4a:	f04f 0900 	movcc.w	r9, #0
 8000e4e:	428c      	cmp	r4, r1
 8000e50:	d902      	bls.n	8000e58 <__udivmoddi4+0x278>
 8000e52:	f1b9 0f00 	cmp.w	r9, #0
 8000e56:	d02c      	beq.n	8000eb2 <__udivmoddi4+0x2d2>
 8000e58:	4640      	mov	r0, r8
 8000e5a:	1b09      	subs	r1, r1, r4
 8000e5c:	b292      	uxth	r2, r2
 8000e5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e62:	fb07 1114 	mls	r1, r7, r4, r1
 8000e66:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e6a:	fb04 f106 	mul.w	r1, r4, r6
 8000e6e:	4291      	cmp	r1, r2
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x2a2>
 8000e72:	eb1e 0202 	adds.w	r2, lr, r2
 8000e76:	f104 38ff 	add.w	r8, r4, #4294967295
 8000e7a:	d201      	bcs.n	8000e80 <__udivmoddi4+0x2a0>
 8000e7c:	4291      	cmp	r1, r2
 8000e7e:	d815      	bhi.n	8000eac <__udivmoddi4+0x2cc>
 8000e80:	4644      	mov	r4, r8
 8000e82:	1a52      	subs	r2, r2, r1
 8000e84:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000e88:	e721      	b.n	8000cce <__udivmoddi4+0xee>
 8000e8a:	1a86      	subs	r6, r0, r2
 8000e8c:	eb64 0303 	sbc.w	r3, r4, r3
 8000e90:	2001      	movs	r0, #1
 8000e92:	e70e      	b.n	8000cb2 <__udivmoddi4+0xd2>
 8000e94:	3c02      	subs	r4, #2
 8000e96:	4472      	add	r2, lr
 8000e98:	e735      	b.n	8000d06 <__udivmoddi4+0x126>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4472      	add	r2, lr
 8000e9e:	e6d0      	b.n	8000c42 <__udivmoddi4+0x62>
 8000ea0:	44f4      	add	ip, lr
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	e6e3      	b.n	8000c6e <__udivmoddi4+0x8e>
 8000ea6:	44f4      	add	ip, lr
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e742      	b.n	8000d32 <__udivmoddi4+0x152>
 8000eac:	3c02      	subs	r4, #2
 8000eae:	4472      	add	r2, lr
 8000eb0:	e7e7      	b.n	8000e82 <__udivmoddi4+0x2a2>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	4471      	add	r1, lr
 8000eb6:	e7d0      	b.n	8000e5a <__udivmoddi4+0x27a>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	443c      	add	r4, r7
 8000ebc:	e782      	b.n	8000dc4 <__udivmoddi4+0x1e4>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	443c      	add	r4, r7
 8000ec2:	e76a      	b.n	8000d9a <__udivmoddi4+0x1ba>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b094      	sub	sp, #80	@ 0x50
 8000ecc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ece:	f001 f9f9 	bl	80022c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed2:	f000 f965 	bl	80011a0 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 8000ed6:	f000 f9c4 	bl	8001262 <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eda:	f000 fc0f 	bl	80016fc <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000ede:	f000 fa8d 	bl	80013fc <MX_ICACHE_Init>
  MX_I2C1_Init();
 8000ee2:	f000 f9cb 	bl	800127c <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ee6:	f000 fa09 	bl	80012fc <MX_I2C2_Init>
  MX_I2C3_Init();
 8000eea:	f000 fa47 	bl	800137c <MX_I2C3_Init>
  MX_SPI1_Init();
 8000eee:	f000 fb49 	bl	8001584 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000ef2:	f000 fbb7 	bl	8001664 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8000ef6:	f000 fa95 	bl	8001424 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  	//ST7735_Init(0);
    //fillScreen(BLACK);
    //testAll();

    HAL_Delay(1000);
 8000efa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000efe:	f001 faa7 	bl	8002450 <HAL_Delay>
    //ST7735_FillRectangle(0, 0, 180, 128, 0xF800); // Fill screen with red

  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8000f02:	2000      	movs	r0, #0
 8000f04:	f001 f834 	bl	8001f70 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000f08:	2101      	movs	r1, #1
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f001 f86c 	bl	8001fe8 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000f10:	4b93      	ldr	r3, [pc, #588]	@ (8001160 <main+0x298>)
 8000f12:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f16:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000f18:	4b91      	ldr	r3, [pc, #580]	@ (8001160 <main+0x298>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000f1e:	4b90      	ldr	r3, [pc, #576]	@ (8001160 <main+0x298>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000f24:	4b8e      	ldr	r3, [pc, #568]	@ (8001160 <main+0x298>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000f2a:	4b8d      	ldr	r3, [pc, #564]	@ (8001160 <main+0x298>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000f30:	498b      	ldr	r1, [pc, #556]	@ (8001160 <main+0x298>)
 8000f32:	2000      	movs	r0, #0
 8000f34:	f001 f8e6 	bl	8002104 <BSP_COM_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <main+0x7a>
  {
    Error_Handler();
 8000f3e:	f000 fc73 	bl	8001828 <Error_Handler>

  /* USER CODE END BSP */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t SEND_DATA_TH[2] = {0x24, 0x16}; //LOW REPEATABILITY, CLOCK STRETCHING DISSABLED
 8000f42:	f241 6324 	movw	r3, #5668	@ 0x1624
 8000f46:	863b      	strh	r3, [r7, #48]	@ 0x30
  uint8_t HUM_TEMP_DATA[6] = {}; //2 bytes for temp, 2 bytes for humid, then checksum
 8000f48:	2300      	movs	r3, #0
 8000f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  uint8_t SI_SENSOR_ON[1] = {0x01};// Solar intensity sensor on opcode
 8000f50:	2301      	movs	r3, #1
 8000f52:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t SI_SENSOR_OFF[1] = {0x00};//Solar Intensity sensor off opcode
 8000f56:	2300      	movs	r3, #0
 8000f58:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t SI_SENSOR_READ[1] = {0x20}; //One time read/ standard command, dont need mode 2 for lowlight
 8000f5c:	2320      	movs	r3, #32
 8000f5e:	773b      	strb	r3, [r7, #28]
  uint8_t SI_SENSOR_DATA[2] = {};
 8000f60:	2300      	movs	r3, #0
 8000f62:	833b      	strh	r3, [r7, #24]
	  	           // uint32_t error = HAL_UART_GetError(&huart3);

	  	            // Place a breakpoint here or use a method to inspect `error`
	  	//}

	  	HAL_Delay(5000);
 8000f64:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f68:	f001 fa72 	bl	8002450 <HAL_Delay>

	  	/************************************************TEMP AND HUMIDITY*************************************************************/
	  	 if(HAL_I2C_Master_Transmit(&hi2c1, I2C1_SLAVE_ADDR, SEND_DATA_TH, 2, HAL_MAX_DELAY) != HAL_OK){ //Write 00
 8000f6c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	2302      	movs	r3, #2
 8000f78:	2188      	movs	r1, #136	@ 0x88
 8000f7a:	487a      	ldr	r0, [pc, #488]	@ (8001164 <main+0x29c>)
 8000f7c:	f001 ff34 	bl	8002de8 <HAL_I2C_Master_Transmit>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d004      	beq.n	8000f90 <main+0xc8>
	  		//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Check for transmission errors to the temperature and humidity sensor
	  		printf("Error Transmittiing to sensor\n");
 8000f86:	4878      	ldr	r0, [pc, #480]	@ (8001168 <main+0x2a0>)
 8000f88:	f008 fce2 	bl	8009950 <puts>
	  		return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e0e2      	b.n	8001156 <main+0x28e>
	  	    HAL_Delay(1000);
	  	 }
	  	 HAL_Delay(100);
 8000f90:	2064      	movs	r0, #100	@ 0x64
 8000f92:	f001 fa5d 	bl	8002450 <HAL_Delay>

	  	 if(HAL_I2C_Master_Receive(&hi2c1, (I2C1_SLAVE_ADDR | 0x01), HUM_TEMP_DATA, 6, HAL_MAX_DELAY)!=HAL_OK){ //read |0x01
 8000f96:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2306      	movs	r3, #6
 8000fa2:	2189      	movs	r1, #137	@ 0x89
 8000fa4:	486f      	ldr	r0, [pc, #444]	@ (8001164 <main+0x29c>)
 8000fa6:	f002 f813 	bl	8002fd0 <HAL_I2C_Master_Receive>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d004      	beq.n	8000fba <main+0xf2>
	  		 printf("Error in Recieving Temperature and Humidity data\n");
 8000fb0:	486e      	ldr	r0, [pc, #440]	@ (800116c <main+0x2a4>)
 8000fb2:	f008 fccd 	bl	8009950 <puts>
	  		 return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e0cd      	b.n	8001156 <main+0x28e>
	  		 HAL_Delay(10);
	  	 }
	  	 uint16_t temp_raw = HUM_TEMP_DATA[0] << 8 | HUM_TEMP_DATA[1]; //Combine the two bytes into one temp value
 8000fba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000fbe:	021b      	lsls	r3, r3, #8
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	  	 uint16_t humidity_raw = HUM_TEMP_DATA[3] << 8 | HUM_TEMP_DATA[4]; //Combine the humidity values raw
 8000fd0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000fd4:	021b      	lsls	r3, r3, #8
 8000fd6:	b21a      	sxth	r2, r3
 8000fd8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000fdc:	b21b      	sxth	r3, r3
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	  	 float temp_F = -49 + 315*((float)temp_raw/65535); //convert raw reading to Fahrenheit
 8000fe6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000fea:	ee07 3a90 	vmov	s15, r3
 8000fee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ff2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8001170 <main+0x2a8>
 8000ff6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ffa:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001174 <main+0x2ac>
 8000ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001002:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001178 <main+0x2b0>
 8001006:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800100a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		 float rel_humidity = 100*((float)humidity_raw/65535); //Convert raw reading to humidity%
 800100e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001012:	ee07 3a90 	vmov	s15, r3
 8001016:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800101a:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8001170 <main+0x2a8>
 800101e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001022:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 800117c <main+0x2b4>
 8001026:	ee67 7a87 	vmul.f32	s15, s15, s14
 800102a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		 printf("TEMPERATURE: %f\n", temp_F);
 800102e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001030:	f7ff fa8e 	bl	8000550 <__aeabi_f2d>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4851      	ldr	r0, [pc, #324]	@ (8001180 <main+0x2b8>)
 800103a:	f008 fc21 	bl	8009880 <iprintf>
		 HAL_Delay(500);
 800103e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001042:	f001 fa05 	bl	8002450 <HAL_Delay>
		 printf("HUMIDITY: %f\n", rel_humidity);
 8001046:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001048:	f7ff fa82 	bl	8000550 <__aeabi_f2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	484c      	ldr	r0, [pc, #304]	@ (8001184 <main+0x2bc>)
 8001052:	f008 fc15 	bl	8009880 <iprintf>

	  	 HAL_Delay(1000);
 8001056:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800105a:	f001 f9f9 	bl	8002450 <HAL_Delay>

	  //printf("*****************************************************************************\n");
	  //printf("Pin PC0 Mode: 0x%X\n", HAL_GPIO_GetMode(GPIOC, GPIO_PIN_0));
	  //printf("Pin PC1 Mode: 0x%X\n", HAL_GPIO_GetMode(GPIOC, GPIO_PIN_1));

	  __HAL_I2C_DISABLE(&hi2c3);
 800105e:	4b4a      	ldr	r3, [pc, #296]	@ (8001188 <main+0x2c0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b48      	ldr	r3, [pc, #288]	@ (8001188 <main+0x2c0>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f022 0201 	bic.w	r2, r2, #1
 800106c:	601a      	str	r2, [r3, #0]
	  HAL_Delay(500);
 800106e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001072:	f001 f9ed 	bl	8002450 <HAL_Delay>
	  __HAL_I2C_ENABLE(&hi2c3);
 8001076:	4b44      	ldr	r3, [pc, #272]	@ (8001188 <main+0x2c0>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b42      	ldr	r3, [pc, #264]	@ (8001188 <main+0x2c0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f042 0201 	orr.w	r2, r2, #1
 8001084:	601a      	str	r2, [r3, #0]
	  HAL_Delay(100);
 8001086:	2064      	movs	r0, #100	@ 0x64
 8001088:	f001 f9e2 	bl	8002450 <HAL_Delay>
	  	  	    	printf("Still looking\n");
	  	  	    }
	  	}
	  	return 1;*/
	  	//printf("Starting\n");
	  	if(HAL_I2C_Master_Transmit(&hi2c3, I2C2_SLAVE_ADDR, SI_SENSOR_ON, 1, 100) != HAL_OK){ //write
 800108c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001090:	2364      	movs	r3, #100	@ 0x64
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2301      	movs	r3, #1
 8001096:	2146      	movs	r1, #70	@ 0x46
 8001098:	483b      	ldr	r0, [pc, #236]	@ (8001188 <main+0x2c0>)
 800109a:	f001 fea5 	bl	8002de8 <HAL_I2C_Master_Transmit>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d003      	beq.n	80010ac <main+0x1e4>
	  		  	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Check for transmission errors to the temperature and humidity sensor
	  		  	//printf("Error turning sensor on\n");
	  		    //printf("HAL_ERROR: %d\n", HAL_ERROR);
	  			//printf("I2C Error Code: 0x%lX\n", hi2c3.ErrorCode);
	  		  	//return HAL_ERROR;
	  		  	HAL_Delay(1000);
 80010a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010a8:	f001 f9d2 	bl	8002450 <HAL_Delay>
	    } else{
	    	//printf("Im so turned on rn\n");
	    }
	  	HAL_Delay(10);
 80010ac:	200a      	movs	r0, #10
 80010ae:	f001 f9cf 	bl	8002450 <HAL_Delay>
	  	    	printf("Still looking\n");
	  	    }
	  	}
	  	HAL_Delay(5000);*/

	  	if(HAL_I2C_Master_Transmit(&hi2c3, I2C2_SLAVE_ADDR, SI_SENSOR_READ, 1, 10) != HAL_OK){ //write
 80010b2:	f107 021c 	add.w	r2, r7, #28
 80010b6:	230a      	movs	r3, #10
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2301      	movs	r3, #1
 80010bc:	2146      	movs	r1, #70	@ 0x46
 80010be:	4832      	ldr	r0, [pc, #200]	@ (8001188 <main+0x2c0>)
 80010c0:	f001 fe92 	bl	8002de8 <HAL_I2C_Master_Transmit>
	  		//printf("HAL_ERROR value: %d\n", HAL_ERROR);

	  		//return HAL_ERROR;
	  		//HAL_Delay(1000);
	    }
	  	HAL_Delay(120);
 80010c4:	2078      	movs	r0, #120	@ 0x78
 80010c6:	f001 f9c3 	bl	8002450 <HAL_Delay>
	  	//printf("Got here #2\n");
	  	if(HAL_I2C_Master_Receive(&hi2c3, (I2C2_SLAVE_ADDR | 0x01), SI_SENSOR_DATA, 2, 10)!=HAL_OK){ //Read
 80010ca:	f107 0218 	add.w	r2, r7, #24
 80010ce:	230a      	movs	r3, #10
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	2302      	movs	r3, #2
 80010d4:	2147      	movs	r1, #71	@ 0x47
 80010d6:	482c      	ldr	r0, [pc, #176]	@ (8001188 <main+0x2c0>)
 80010d8:	f001 ff7a 	bl	8002fd0 <HAL_I2C_Master_Receive>

	  		//return HAL_ERROR;
	  		//HAL_Delay(1000);
	    }

	  	HAL_Delay(100);
 80010dc:	2064      	movs	r0, #100	@ 0x64
 80010de:	f001 f9b7 	bl	8002450 <HAL_Delay>
	  	//printf("Got here #3\n");
	  	uint16_t raw_intensity = SI_SENSOR_DATA[0] << 8 | SI_SENSOR_DATA[1]; //format the sensor data 16 bits
 80010e2:	7e3b      	ldrb	r3, [r7, #24]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	7e7b      	ldrb	r3, [r7, #25]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	877b      	strh	r3, [r7, #58]	@ 0x3a
	  	int intensity = (int)raw_intensity/1.2; // cast binary value to a int for conversion formula,
 80010f2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fa19 	bl	800052c <__aeabi_i2d>
 80010fa:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 80010fe:	4b23      	ldr	r3, [pc, #140]	@ (800118c <main+0x2c4>)
 8001100:	f7ff fba8 	bl	8000854 <__aeabi_ddiv>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4610      	mov	r0, r2
 800110a:	4619      	mov	r1, r3
 800110c:	f7ff fd28 	bl	8000b60 <__aeabi_d2iz>
 8001110:	4603      	mov	r3, r0
 8001112:	637b      	str	r3, [r7, #52]	@ 0x34

	  	printf("SOLAR INTENSITY: %d\n", intensity); //pprint it oooooout
 8001114:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001116:	481e      	ldr	r0, [pc, #120]	@ (8001190 <main+0x2c8>)
 8001118:	f008 fbb2 	bl	8009880 <iprintf>
	  	RTC_TimeTypeDef sTime;
	  	RTC_DateTypeDef sDate;
	  	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	2200      	movs	r2, #0
 8001120:	4619      	mov	r1, r3
 8001122:	481c      	ldr	r0, [pc, #112]	@ (8001194 <main+0x2cc>)
 8001124:	f006 fc2a 	bl	800797c <HAL_RTC_GetTime>
	  	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); //Put this because RTC locks up after callling GetTime for protection, unlock it by calling this
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	4619      	mov	r1, r3
 800112e:	4819      	ldr	r0, [pc, #100]	@ (8001194 <main+0x2cc>)
 8001130:	f006 fd1c 	bl	8007b6c <HAL_RTC_GetDate>
	  	printf("%d/%d/%d\n", sDate.Month, sDate.Date, sDate.Year);
 8001134:	787b      	ldrb	r3, [r7, #1]
 8001136:	4619      	mov	r1, r3
 8001138:	78bb      	ldrb	r3, [r7, #2]
 800113a:	461a      	mov	r2, r3
 800113c:	78fb      	ldrb	r3, [r7, #3]
 800113e:	4816      	ldr	r0, [pc, #88]	@ (8001198 <main+0x2d0>)
 8001140:	f008 fb9e 	bl	8009880 <iprintf>
	  	printf("%d:%d:%d\n", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001144:	793b      	ldrb	r3, [r7, #4]
 8001146:	4619      	mov	r1, r3
 8001148:	797b      	ldrb	r3, [r7, #5]
 800114a:	461a      	mov	r2, r3
 800114c:	79bb      	ldrb	r3, [r7, #6]
 800114e:	4813      	ldr	r0, [pc, #76]	@ (800119c <main+0x2d4>)
 8001150:	f008 fb96 	bl	8009880 <iprintf>
  {
 8001154:	e706      	b.n	8000f64 <main+0x9c>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8001156:	4618      	mov	r0, r3
 8001158:	3748      	adds	r7, #72	@ 0x48
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000204 	.word	0x20000204
 8001164:	20000218 	.word	0x20000218
 8001168:	0800b878 	.word	0x0800b878
 800116c:	0800b898 	.word	0x0800b898
 8001170:	477fff00 	.word	0x477fff00
 8001174:	439d8000 	.word	0x439d8000
 8001178:	42440000 	.word	0x42440000
 800117c:	42c80000 	.word	0x42c80000
 8001180:	0800b8cc 	.word	0x0800b8cc
 8001184:	0800b8e0 	.word	0x0800b8e0
 8001188:	200002c0 	.word	0x200002c0
 800118c:	3ff33333 	.word	0x3ff33333
 8001190:	0800b8f0 	.word	0x0800b8f0
 8001194:	20000314 	.word	0x20000314
 8001198:	0800b908 	.word	0x0800b908
 800119c:	0800b914 	.word	0x0800b914

080011a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b09e      	sub	sp, #120	@ 0x78
 80011a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a6:	f107 0318 	add.w	r3, r7, #24
 80011aa:	2260      	movs	r2, #96	@ 0x60
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f008 fcae 	bl	8009b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b4:	463b      	mov	r3, r7
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
 80011c0:	611a      	str	r2, [r3, #16]
 80011c2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011c4:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80011c8:	f002 fb66 	bl	8003898 <HAL_PWREx_ControlVoltageScaling>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 80011d2:	f000 fb29 	bl	8001828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80011d6:	2318      	movs	r3, #24
 80011d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80011da:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80011de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011e0:	2301      	movs	r3, #1
 80011e2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80011e4:	2310      	movs	r3, #16
 80011e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80011ec:	2300      	movs	r3, #0
 80011ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f0:	2302      	movs	r3, #2
 80011f2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80011f4:	2301      	movs	r3, #1
 80011f6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 80011f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 80011fe:	2303      	movs	r3, #3
 8001200:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001202:	230a      	movs	r3, #10
 8001204:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001206:	2302      	movs	r3, #2
 8001208:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800120a:	2302      	movs	r3, #2
 800120c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 800120e:	2301      	movs	r3, #1
 8001210:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001212:	230c      	movs	r3, #12
 8001214:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121a:	f107 0318 	add.w	r3, r7, #24
 800121e:	4618      	mov	r0, r3
 8001220:	f002 fc16 	bl	8003a50 <HAL_RCC_OscConfig>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800122a:	f000 fafd 	bl	8001828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800122e:	231f      	movs	r3, #31
 8001230:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001232:	2303      	movs	r3, #3
 8001234:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001236:	2300      	movs	r3, #0
 8001238:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800123e:	2300      	movs	r3, #0
 8001240:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001246:	463b      	mov	r3, r7
 8001248:	2104      	movs	r1, #4
 800124a:	4618      	mov	r0, r3
 800124c:	f003 fadc 	bl	8004808 <HAL_RCC_ClockConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001256:	f000 fae7 	bl	8001828 <Error_Handler>
  }
}
 800125a:	bf00      	nop
 800125c:	3778      	adds	r7, #120	@ 0x78
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8001266:	2002      	movs	r0, #2
 8001268:	f002 fba2 	bl	80039b0 <HAL_PWREx_ConfigSupply>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemPower_Config+0x14>
  {
    Error_Handler();
 8001272:	f000 fad9 	bl	8001828 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
	...

0800127c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001280:	4b1b      	ldr	r3, [pc, #108]	@ (80012f0 <MX_I2C1_Init+0x74>)
 8001282:	4a1c      	ldr	r2, [pc, #112]	@ (80012f4 <MX_I2C1_Init+0x78>)
 8001284:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8001286:	4b1a      	ldr	r3, [pc, #104]	@ (80012f0 <MX_I2C1_Init+0x74>)
 8001288:	4a1b      	ldr	r2, [pc, #108]	@ (80012f8 <MX_I2C1_Init+0x7c>)
 800128a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <MX_I2C1_Init+0x74>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001292:	4b17      	ldr	r3, [pc, #92]	@ (80012f0 <MX_I2C1_Init+0x74>)
 8001294:	2201      	movs	r2, #1
 8001296:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <MX_I2C1_Init+0x74>)
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800129e:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012aa:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012b6:	480e      	ldr	r0, [pc, #56]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012b8:	f001 fcfa 	bl	8002cb0 <HAL_I2C_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012c2:	f000 fab1 	bl	8001828 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012c6:	2100      	movs	r1, #0
 80012c8:	4809      	ldr	r0, [pc, #36]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012ca:	f002 fa1d 	bl	8003708 <HAL_I2CEx_ConfigAnalogFilter>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012d4:	f000 faa8 	bl	8001828 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012d8:	2100      	movs	r1, #0
 80012da:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012dc:	f002 fa5f 	bl	800379e <HAL_I2CEx_ConfigDigitalFilter>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012e6:	f000 fa9f 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000218 	.word	0x20000218
 80012f4:	40005400 	.word	0x40005400
 80012f8:	30909dec 	.word	0x30909dec

080012fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001300:	4b1b      	ldr	r3, [pc, #108]	@ (8001370 <MX_I2C2_Init+0x74>)
 8001302:	4a1c      	ldr	r2, [pc, #112]	@ (8001374 <MX_I2C2_Init+0x78>)
 8001304:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 8001306:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MX_I2C2_Init+0x74>)
 8001308:	4a1b      	ldr	r2, [pc, #108]	@ (8001378 <MX_I2C2_Init+0x7c>)
 800130a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800130c:	4b18      	ldr	r3, [pc, #96]	@ (8001370 <MX_I2C2_Init+0x74>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001312:	4b17      	ldr	r3, [pc, #92]	@ (8001370 <MX_I2C2_Init+0x74>)
 8001314:	2201      	movs	r2, #1
 8001316:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001318:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <MX_I2C2_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800131e:	4b14      	ldr	r3, [pc, #80]	@ (8001370 <MX_I2C2_Init+0x74>)
 8001320:	2200      	movs	r2, #0
 8001322:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <MX_I2C2_Init+0x74>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800132a:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <MX_I2C2_Init+0x74>)
 800132c:	2200      	movs	r2, #0
 800132e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001330:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <MX_I2C2_Init+0x74>)
 8001332:	2200      	movs	r2, #0
 8001334:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001336:	480e      	ldr	r0, [pc, #56]	@ (8001370 <MX_I2C2_Init+0x74>)
 8001338:	f001 fcba 	bl	8002cb0 <HAL_I2C_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001342:	f000 fa71 	bl	8001828 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001346:	2100      	movs	r1, #0
 8001348:	4809      	ldr	r0, [pc, #36]	@ (8001370 <MX_I2C2_Init+0x74>)
 800134a:	f002 f9dd 	bl	8003708 <HAL_I2CEx_ConfigAnalogFilter>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001354:	f000 fa68 	bl	8001828 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001358:	2100      	movs	r1, #0
 800135a:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_I2C2_Init+0x74>)
 800135c:	f002 fa1f 	bl	800379e <HAL_I2CEx_ConfigDigitalFilter>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001366:	f000 fa5f 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	2000026c 	.word	0x2000026c
 8001374:	40005800 	.word	0x40005800
 8001378:	30909dec 	.word	0x30909dec

0800137c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001380:	4b1b      	ldr	r3, [pc, #108]	@ (80013f0 <MX_I2C3_Init+0x74>)
 8001382:	4a1c      	ldr	r2, [pc, #112]	@ (80013f4 <MX_I2C3_Init+0x78>)
 8001384:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x30909DEC;
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <MX_I2C3_Init+0x74>)
 8001388:	4a1b      	ldr	r2, [pc, #108]	@ (80013f8 <MX_I2C3_Init+0x7c>)
 800138a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800138c:	4b18      	ldr	r3, [pc, #96]	@ (80013f0 <MX_I2C3_Init+0x74>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001392:	4b17      	ldr	r3, [pc, #92]	@ (80013f0 <MX_I2C3_Init+0x74>)
 8001394:	2201      	movs	r2, #1
 8001396:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001398:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <MX_I2C3_Init+0x74>)
 800139a:	2200      	movs	r2, #0
 800139c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800139e:	4b14      	ldr	r3, [pc, #80]	@ (80013f0 <MX_I2C3_Init+0x74>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <MX_I2C3_Init+0x74>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_I2C3_Init+0x74>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <MX_I2C3_Init+0x74>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80013b6:	480e      	ldr	r0, [pc, #56]	@ (80013f0 <MX_I2C3_Init+0x74>)
 80013b8:	f001 fc7a 	bl	8002cb0 <HAL_I2C_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80013c2:	f000 fa31 	bl	8001828 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013c6:	2100      	movs	r1, #0
 80013c8:	4809      	ldr	r0, [pc, #36]	@ (80013f0 <MX_I2C3_Init+0x74>)
 80013ca:	f002 f99d 	bl	8003708 <HAL_I2CEx_ConfigAnalogFilter>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80013d4:	f000 fa28 	bl	8001828 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80013d8:	2100      	movs	r1, #0
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_I2C3_Init+0x74>)
 80013dc:	f002 f9df 	bl	800379e <HAL_I2CEx_ConfigDigitalFilter>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80013e6:	f000 fa1f 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200002c0 	.word	0x200002c0
 80013f4:	46002800 	.word	0x46002800
 80013f8:	30909dec 	.word	0x30909dec

080013fc <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001400:	2000      	movs	r0, #0
 8001402:	f002 fa19 	bl	8003838 <HAL_ICACHE_ConfigAssociativityMode>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800140c:	f000 fa0c 	bl	8001828 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001410:	f002 fa32 	bl	8003878 <HAL_ICACHE_Enable>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800141a:	f000 fa05 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b09a      	sub	sp, #104	@ 0x68
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 800142a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]
 800143a:	615a      	str	r2, [r3, #20]
 800143c:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 800143e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
 800144c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800144e:	2300      	movs	r3, #0
 8001450:	637b      	str	r3, [r7, #52]	@ 0x34
  RTC_AlarmTypeDef sAlarm = {0};
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	2230      	movs	r2, #48	@ 0x30
 8001456:	2100      	movs	r1, #0
 8001458:	4618      	mov	r0, r3
 800145a:	f008 fb59 	bl	8009b10 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800145e:	4b47      	ldr	r3, [pc, #284]	@ (800157c <MX_RTC_Init+0x158>)
 8001460:	4a47      	ldr	r2, [pc, #284]	@ (8001580 <MX_RTC_Init+0x15c>)
 8001462:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001464:	4b45      	ldr	r3, [pc, #276]	@ (800157c <MX_RTC_Init+0x158>)
 8001466:	2200      	movs	r2, #0
 8001468:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800146a:	4b44      	ldr	r3, [pc, #272]	@ (800157c <MX_RTC_Init+0x158>)
 800146c:	227f      	movs	r2, #127	@ 0x7f
 800146e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001470:	4b42      	ldr	r3, [pc, #264]	@ (800157c <MX_RTC_Init+0x158>)
 8001472:	22ff      	movs	r2, #255	@ 0xff
 8001474:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001476:	4b41      	ldr	r3, [pc, #260]	@ (800157c <MX_RTC_Init+0x158>)
 8001478:	2200      	movs	r2, #0
 800147a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800147c:	4b3f      	ldr	r3, [pc, #252]	@ (800157c <MX_RTC_Init+0x158>)
 800147e:	2200      	movs	r2, #0
 8001480:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001482:	4b3e      	ldr	r3, [pc, #248]	@ (800157c <MX_RTC_Init+0x158>)
 8001484:	2200      	movs	r2, #0
 8001486:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001488:	4b3c      	ldr	r3, [pc, #240]	@ (800157c <MX_RTC_Init+0x158>)
 800148a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800148e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001490:	4b3a      	ldr	r3, [pc, #232]	@ (800157c <MX_RTC_Init+0x158>)
 8001492:	2200      	movs	r2, #0
 8001494:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8001496:	4b39      	ldr	r3, [pc, #228]	@ (800157c <MX_RTC_Init+0x158>)
 8001498:	2200      	movs	r2, #0
 800149a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800149c:	4837      	ldr	r0, [pc, #220]	@ (800157c <MX_RTC_Init+0x158>)
 800149e:	f006 f94f 	bl	8007740 <HAL_RTC_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_RTC_Init+0x88>
  {
    Error_Handler();
 80014a8:	f000 f9be 	bl	8001828 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 80014ac:	2300      	movs	r3, #0
 80014ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 80014bc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80014c0:	4619      	mov	r1, r3
 80014c2:	482e      	ldr	r0, [pc, #184]	@ (800157c <MX_RTC_Init+0x158>)
 80014c4:	f006 fd88 	bl	8007fd8 <HAL_RTCEx_PrivilegeModeSet>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80014ce:	f000 f9ab 	bl	8001828 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x4; 		//Initial starting, don't think there is any backup power for RTC, so will probably need to keep changing until we get extra battery for RTC stuff
 80014d2:	2304      	movs	r3, #4
 80014d4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  sTime.Minutes = 0x55;		//
 80014d8:	2355      	movs	r3, #85	@ 0x55
 80014da:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  sTime.Seconds = 0x0;		//
 80014de:	2300      	movs	r3, #0
 80014e0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014e4:	2300      	movs	r3, #0
 80014e6:	647b      	str	r3, [r7, #68]	@ 0x44
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014e8:	2300      	movs	r3, #0
 80014ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014ec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	4821      	ldr	r0, [pc, #132]	@ (800157c <MX_RTC_Init+0x158>)
 80014f6:	f006 f9a5 	bl	8007844 <HAL_RTC_SetTime>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_RTC_Init+0xe0>
  {
    Error_Handler();
 8001500:	f000 f992 	bl	8001828 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8001504:	2306      	movs	r3, #6
 8001506:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sDate.Month = RTC_MONTH_DECEMBER;
 800150a:	2312      	movs	r3, #18
 800150c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sDate.Date = 0x7; //Don't think we'll need to change this unless we reprogram the board
 8001510:	2307      	movs	r3, #7
 8001512:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sDate.Year = 0x24; //Don't need to change till it turns 2025
 8001516:	2324      	movs	r3, #36	@ 0x24
 8001518:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800151c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001520:	2201      	movs	r2, #1
 8001522:	4619      	mov	r1, r3
 8001524:	4815      	ldr	r0, [pc, #84]	@ (800157c <MX_RTC_Init+0x158>)
 8001526:	f006 fa9b 	bl	8007a60 <HAL_RTC_SetDate>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_RTC_Init+0x110>
  {
    Error_Handler();
 8001530:	f000 f97a 	bl	8001828 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001534:	2300      	movs	r3, #0
 8001536:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001538:	2300      	movs	r3, #0
 800153a:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 800153c:	2300      	movs	r3, #0
 800153e:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001540:	2300      	movs	r3, #0
 8001542:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001544:	2300      	movs	r3, #0
 8001546:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800154c:	2300      	movs	r3, #0
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8001550:	2301      	movs	r3, #1
 8001552:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8001556:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800155a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	2201      	movs	r2, #1
 8001560:	4619      	mov	r1, r3
 8001562:	4806      	ldr	r0, [pc, #24]	@ (800157c <MX_RTC_Init+0x158>)
 8001564:	f006 fb50 	bl	8007c08 <HAL_RTC_SetAlarm>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_RTC_Init+0x14e>
  {
    Error_Handler();
 800156e:	f000 f95b 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	3768      	adds	r7, #104	@ 0x68
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000314 	.word	0x20000314
 8001580:	46007800 	.word	0x46007800

08001584 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001594:	4b31      	ldr	r3, [pc, #196]	@ (800165c <MX_SPI1_Init+0xd8>)
 8001596:	4a32      	ldr	r2, [pc, #200]	@ (8001660 <MX_SPI1_Init+0xdc>)
 8001598:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800159a:	4b30      	ldr	r3, [pc, #192]	@ (800165c <MX_SPI1_Init+0xd8>)
 800159c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80015a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80015a2:	4b2e      	ldr	r3, [pc, #184]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015a4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015a8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80015aa:	4b2c      	ldr	r3, [pc, #176]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015ac:	2203      	movs	r2, #3
 80015ae:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015b0:	4b2a      	ldr	r3, [pc, #168]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015b6:	4b29      	ldr	r3, [pc, #164]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015bc:	4b27      	ldr	r3, [pc, #156]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015be:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80015c2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80015c4:	4b25      	ldr	r3, [pc, #148]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015cc:	4b23      	ldr	r3, [pc, #140]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015d2:	4b22      	ldr	r3, [pc, #136]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015d8:	4b20      	ldr	r3, [pc, #128]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015da:	2200      	movs	r2, #0
 80015dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 80015de:	4b1f      	ldr	r3, [pc, #124]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015e0:	2207      	movs	r2, #7
 80015e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015e4:	4b1d      	ldr	r3, [pc, #116]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015ea:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80015f2:	4b1a      	ldr	r3, [pc, #104]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80015f8:	4b18      	ldr	r3, [pc, #96]	@ (800165c <MX_SPI1_Init+0xd8>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80015fe:	4b17      	ldr	r3, [pc, #92]	@ (800165c <MX_SPI1_Init+0xd8>)
 8001600:	2200      	movs	r2, #0
 8001602:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001604:	4b15      	ldr	r3, [pc, #84]	@ (800165c <MX_SPI1_Init+0xd8>)
 8001606:	2200      	movs	r2, #0
 8001608:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800160a:	4b14      	ldr	r3, [pc, #80]	@ (800165c <MX_SPI1_Init+0xd8>)
 800160c:	2200      	movs	r2, #0
 800160e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001610:	4b12      	ldr	r3, [pc, #72]	@ (800165c <MX_SPI1_Init+0xd8>)
 8001612:	2200      	movs	r2, #0
 8001614:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001616:	4b11      	ldr	r3, [pc, #68]	@ (800165c <MX_SPI1_Init+0xd8>)
 8001618:	2200      	movs	r2, #0
 800161a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <MX_SPI1_Init+0xd8>)
 800161e:	2200      	movs	r2, #0
 8001620:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001622:	480e      	ldr	r0, [pc, #56]	@ (800165c <MX_SPI1_Init+0xd8>)
 8001624:	f006 fd06 	bl	8008034 <HAL_SPI_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_SPI1_Init+0xae>
  {
    Error_Handler();
 800162e:	f000 f8fb 	bl	8001828 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001636:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800163a:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	4619      	mov	r1, r3
 8001644:	4805      	ldr	r0, [pc, #20]	@ (800165c <MX_SPI1_Init+0xd8>)
 8001646:	f006 fe26 	bl	8008296 <HAL_SPIEx_SetConfigAutonomousMode>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_SPI1_Init+0xd0>
  {
    Error_Handler();
 8001650:	f000 f8ea 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001654:	bf00      	nop
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000344 	.word	0x20000344
 8001660:	40013000 	.word	0x40013000

08001664 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001668:	4b22      	ldr	r3, [pc, #136]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 800166a:	4a23      	ldr	r2, [pc, #140]	@ (80016f8 <MX_USART3_UART_Init+0x94>)
 800166c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800166e:	4b21      	ldr	r3, [pc, #132]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 8001670:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001674:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001676:	4b1f      	ldr	r3, [pc, #124]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800167c:	4b1d      	ldr	r3, [pc, #116]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001682:	4b1c      	ldr	r3, [pc, #112]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001688:	4b1a      	ldr	r3, [pc, #104]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 800168a:	220c      	movs	r2, #12
 800168c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168e:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 8001690:	2200      	movs	r2, #0
 8001692:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001694:	4b17      	ldr	r3, [pc, #92]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 8001696:	2200      	movs	r2, #0
 8001698:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169a:	4b16      	ldr	r3, [pc, #88]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 800169c:	2200      	movs	r2, #0
 800169e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016a0:	4b14      	ldr	r3, [pc, #80]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a6:	4b13      	ldr	r3, [pc, #76]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80016ac:	4811      	ldr	r0, [pc, #68]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 80016ae:	f006 fe33 	bl	8008318 <HAL_UART_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80016b8:	f000 f8b6 	bl	8001828 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016bc:	2100      	movs	r1, #0
 80016be:	480d      	ldr	r0, [pc, #52]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 80016c0:	f007 faf8 	bl	8008cb4 <HAL_UARTEx_SetTxFifoThreshold>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80016ca:	f000 f8ad 	bl	8001828 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ce:	2100      	movs	r1, #0
 80016d0:	4808      	ldr	r0, [pc, #32]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 80016d2:	f007 fb2d 	bl	8008d30 <HAL_UARTEx_SetRxFifoThreshold>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80016dc:	f000 f8a4 	bl	8001828 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80016e0:	4804      	ldr	r0, [pc, #16]	@ (80016f4 <MX_USART3_UART_Init+0x90>)
 80016e2:	f007 faae 	bl	8008c42 <HAL_UARTEx_DisableFifoMode>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80016ec:	f000 f89c 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	200003d4 	.word	0x200003d4
 80016f8:	40004800 	.word	0x40004800

080016fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08a      	sub	sp, #40	@ 0x28
 8001700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001712:	4b38      	ldr	r3, [pc, #224]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001718:	4a36      	ldr	r2, [pc, #216]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 800171a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800171e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001722:	4b34      	ldr	r3, [pc, #208]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001724:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001730:	4b30      	ldr	r3, [pc, #192]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001732:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001736:	4a2f      	ldr	r2, [pc, #188]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001738:	f043 0304 	orr.w	r3, r3, #4
 800173c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001740:	4b2c      	ldr	r3, [pc, #176]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001742:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001746:	f003 0304 	and.w	r3, r3, #4
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	4b29      	ldr	r3, [pc, #164]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001754:	4a27      	ldr	r2, [pc, #156]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800175e:	4b25      	ldr	r3, [pc, #148]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001760:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800176c:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 800176e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001772:	4a20      	ldr	r2, [pc, #128]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800177c:	4b1d      	ldr	r3, [pc, #116]	@ (80017f4 <MX_GPIO_Init+0xf8>)
 800177e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8001790:	4819      	ldr	r0, [pc, #100]	@ (80017f8 <MX_GPIO_Init+0xfc>)
 8001792:	f001 fa75 	bl	8002c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001796:	2200      	movs	r2, #0
 8001798:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800179c:	4817      	ldr	r0, [pc, #92]	@ (80017fc <MX_GPIO_Init+0x100>)
 800179e:	f001 fa6f 	bl	8002c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC7 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80017a2:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80017a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	480f      	ldr	r0, [pc, #60]	@ (80017f8 <MX_GPIO_Init+0xfc>)
 80017bc:	f001 f888 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c6:	2301      	movs	r3, #1
 80017c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	2300      	movs	r3, #0
 80017d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 0314 	add.w	r3, r7, #20
 80017d6:	4619      	mov	r1, r3
 80017d8:	4808      	ldr	r0, [pc, #32]	@ (80017fc <MX_GPIO_Init+0x100>)
 80017da:	f001 f879 	bl	80028d0 <HAL_GPIO_Init>
  //	  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
    //  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
     // GPIO_InitStruct.Pull = GPIO_PULLUP;
      //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
     // GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	4619      	mov	r1, r3
 80017e4:	4804      	ldr	r0, [pc, #16]	@ (80017f8 <MX_GPIO_Init+0xfc>)
 80017e6:	f001 f873 	bl	80028d0 <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 80017ea:	bf00      	nop
 80017ec:	3728      	adds	r7, #40	@ 0x28
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	46020c00 	.word	0x46020c00
 80017f8:	42020800 	.word	0x42020800
 80017fc:	42020000 	.word	0x42020000

08001800 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d102      	bne.n	8001816 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <BSP_PB_Callback+0x24>)
 8001812:	2201      	movs	r2, #1
 8001814:	601a      	str	r2, [r3, #0]
  }
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20000214 	.word	0x20000214

08001828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800182c:	b672      	cpsid	i
}
 800182e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <Error_Handler+0x8>

08001834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_MspInit+0x30>)
 800183c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001840:	4a08      	ldr	r2, [pc, #32]	@ (8001864 <HAL_MspInit+0x30>)
 8001842:	f043 0304 	orr.w	r3, r3, #4
 8001846:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800184a:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <HAL_MspInit+0x30>)
 800184c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	46020c00 	.word	0x46020c00

08001868 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b0be      	sub	sp, #248	@ 0xf8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001880:	f107 0320 	add.w	r3, r7, #32
 8001884:	22c0      	movs	r2, #192	@ 0xc0
 8001886:	2100      	movs	r1, #0
 8001888:	4618      	mov	r0, r3
 800188a:	f008 f941 	bl	8009b10 <memset>
  if(hi2c->Instance==I2C1)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a73      	ldr	r2, [pc, #460]	@ (8001a60 <HAL_I2C_MspInit+0x1f8>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d146      	bne.n	8001926 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001898:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800189c:	f04f 0300 	mov.w	r3, #0
 80018a0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018aa:	f107 0320 	add.w	r3, r7, #32
 80018ae:	4618      	mov	r0, r3
 80018b0:	f003 fb7e 	bl	8004fb0 <HAL_RCCEx_PeriphCLKConfig>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80018ba:	f7ff ffb5 	bl	8001828 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018be:	4b69      	ldr	r3, [pc, #420]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80018c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018c4:	4a67      	ldr	r2, [pc, #412]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80018c6:	f043 0302 	orr.w	r3, r3, #2
 80018ca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018ce:	4b65      	ldr	r3, [pc, #404]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80018d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	61fb      	str	r3, [r7, #28]
 80018da:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 80018dc:	2348      	movs	r3, #72	@ 0x48
 80018de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018e2:	2312      	movs	r3, #18
 80018e4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	2300      	movs	r3, #0
 80018ea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018f4:	2304      	movs	r3, #4
 80018f6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fa:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80018fe:	4619      	mov	r1, r3
 8001900:	4859      	ldr	r0, [pc, #356]	@ (8001a68 <HAL_I2C_MspInit+0x200>)
 8001902:	f000 ffe5 	bl	80028d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001906:	4b57      	ldr	r3, [pc, #348]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001908:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800190c:	4a55      	ldr	r2, [pc, #340]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 800190e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001912:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001916:	4b53      	ldr	r3, [pc, #332]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001918:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800191c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001920:	61bb      	str	r3, [r7, #24]
 8001922:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001924:	e097      	b.n	8001a56 <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C2)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a50      	ldr	r2, [pc, #320]	@ (8001a6c <HAL_I2C_MspInit+0x204>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d147      	bne.n	80019c0 <HAL_I2C_MspInit+0x158>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001930:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001942:	f107 0320 	add.w	r3, r7, #32
 8001946:	4618      	mov	r0, r3
 8001948:	f003 fb32 	bl	8004fb0 <HAL_RCCEx_PeriphCLKConfig>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8001952:	f7ff ff69 	bl	8001828 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001956:	4b43      	ldr	r3, [pc, #268]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001958:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800195c:	4a41      	ldr	r2, [pc, #260]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 800195e:	f043 0302 	orr.w	r3, r3, #2
 8001962:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001966:	4b3f      	ldr	r3, [pc, #252]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001974:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001978:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800197c:	2312      	movs	r3, #18
 800197e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001988:	2300      	movs	r3, #0
 800198a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800198e:	2304      	movs	r3, #4
 8001990:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001994:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001998:	4619      	mov	r1, r3
 800199a:	4833      	ldr	r0, [pc, #204]	@ (8001a68 <HAL_I2C_MspInit+0x200>)
 800199c:	f000 ff98 	bl	80028d0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80019a0:	4b30      	ldr	r3, [pc, #192]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80019a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80019a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80019a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019ac:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80019b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80019b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80019b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	693b      	ldr	r3, [r7, #16]
}
 80019be:	e04a      	b.n	8001a56 <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C3)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a70 <HAL_I2C_MspInit+0x208>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d145      	bne.n	8001a56 <HAL_I2C_MspInit+0x1ee>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80019ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019ce:	f04f 0300 	mov.w	r3, #0
 80019d2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK3;
 80019d6:	2300      	movs	r3, #0
 80019d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019dc:	f107 0320 	add.w	r3, r7, #32
 80019e0:	4618      	mov	r0, r3
 80019e2:	f003 fae5 	bl	8004fb0 <HAL_RCCEx_PeriphCLKConfig>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_I2C_MspInit+0x188>
      Error_Handler();
 80019ec:	f7ff ff1c 	bl	8001828 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80019f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a00:	4b18      	ldr	r3, [pc, #96]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001a02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a14:	2312      	movs	r3, #18
 8001a16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a26:	2304      	movs	r3, #4
 8001a28:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a2c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001a30:	4619      	mov	r1, r3
 8001a32:	4810      	ldr	r0, [pc, #64]	@ (8001a74 <HAL_I2C_MspInit+0x20c>)
 8001a34:	f000 ff4c 	bl	80028d0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001a38:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001a3a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001a3e:	4a09      	ldr	r2, [pc, #36]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a44:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <HAL_I2C_MspInit+0x1fc>)
 8001a4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	68bb      	ldr	r3, [r7, #8]
}
 8001a56:	bf00      	nop
 8001a58:	37f8      	adds	r7, #248	@ 0xf8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40005400 	.word	0x40005400
 8001a64:	46020c00 	.word	0x46020c00
 8001a68:	42020400 	.word	0x42020400
 8001a6c:	40005800 	.word	0x40005800
 8001a70:	46002800 	.word	0x46002800
 8001a74:	42020800 	.word	0x42020800

08001a78 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b0b4      	sub	sp, #208	@ 0xd0
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a80:	f107 0310 	add.w	r3, r7, #16
 8001a84:	22c0      	movs	r2, #192	@ 0xc0
 8001a86:	2100      	movs	r1, #0
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f008 f841 	bl	8009b10 <memset>
  if(hrtc->Instance==RTC)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a1d      	ldr	r2, [pc, #116]	@ (8001b08 <HAL_RTC_MspInit+0x90>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d132      	bne.n	8001afe <HAL_RTC_MspInit+0x86>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a98:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001a9c:	f04f 0300 	mov.w	r3, #0
 8001aa0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001aa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aa8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aac:	f107 0310 	add.w	r3, r7, #16
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f003 fa7d 	bl	8004fb0 <HAL_RCCEx_PeriphCLKConfig>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8001abc:	f7ff feb4 	bl	8001828 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ac0:	4b12      	ldr	r3, [pc, #72]	@ (8001b0c <HAL_RTC_MspInit+0x94>)
 8001ac2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ac6:	4a11      	ldr	r2, [pc, #68]	@ (8001b0c <HAL_RTC_MspInit+0x94>)
 8001ac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001acc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <HAL_RTC_MspInit+0x94>)
 8001ad2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8001b0c <HAL_RTC_MspInit+0x94>)
 8001ad8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001adc:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <HAL_RTC_MspInit+0x94>)
 8001ae2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001ae6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 8001aee:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <HAL_RTC_MspInit+0x94>)
 8001af0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001af4:	4a05      	ldr	r2, [pc, #20]	@ (8001b0c <HAL_RTC_MspInit+0x94>)
 8001af6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001afa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001afe:	bf00      	nop
 8001b00:	37d0      	adds	r7, #208	@ 0xd0
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	46007800 	.word	0x46007800
 8001b0c:	46020c00 	.word	0x46020c00

08001b10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b0ba      	sub	sp, #232	@ 0xe8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b28:	f107 0310 	add.w	r3, r7, #16
 8001b2c:	22c0      	movs	r2, #192	@ 0xc0
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f007 ffed 	bl	8009b10 <memset>
  if(hspi->Instance==SPI1)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a27      	ldr	r2, [pc, #156]	@ (8001bd8 <HAL_SPI_MspInit+0xc8>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d146      	bne.n	8001bce <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001b40:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8001b4c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b50:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b54:	f107 0310 	add.w	r3, r7, #16
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f003 fa29 	bl	8004fb0 <HAL_RCCEx_PeriphCLKConfig>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001b64:	f7ff fe60 	bl	8001828 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b68:	4b1c      	ldr	r3, [pc, #112]	@ (8001bdc <HAL_SPI_MspInit+0xcc>)
 8001b6a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001b6e:	4a1b      	ldr	r2, [pc, #108]	@ (8001bdc <HAL_SPI_MspInit+0xcc>)
 8001b70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b74:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001b78:	4b18      	ldr	r3, [pc, #96]	@ (8001bdc <HAL_SPI_MspInit+0xcc>)
 8001b7a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001b7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b86:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <HAL_SPI_MspInit+0xcc>)
 8001b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b8c:	4a13      	ldr	r2, [pc, #76]	@ (8001bdc <HAL_SPI_MspInit+0xcc>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b96:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <HAL_SPI_MspInit+0xcc>)
 8001b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8001ba4:	2382      	movs	r3, #130	@ 0x82
 8001ba6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001baa:	2302      	movs	r3, #2
 8001bac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <HAL_SPI_MspInit+0xd0>)
 8001bca:	f000 fe81 	bl	80028d0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001bce:	bf00      	nop
 8001bd0:	37e8      	adds	r7, #232	@ 0xe8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40013000 	.word	0x40013000
 8001bdc:	46020c00 	.word	0x46020c00
 8001be0:	42020000 	.word	0x42020000

08001be4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b0ba      	sub	sp, #232	@ 0xe8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	22c0      	movs	r2, #192	@ 0xc0
 8001c02:	2100      	movs	r1, #0
 8001c04:	4618      	mov	r0, r3
 8001c06:	f007 ff83 	bl	8009b10 <memset>
  if(huart->Instance==USART3)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a26      	ldr	r2, [pc, #152]	@ (8001ca8 <HAL_UART_MspInit+0xc4>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d145      	bne.n	8001ca0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c14:	f04f 0204 	mov.w	r2, #4
 8001c18:	f04f 0300 	mov.w	r3, #0
 8001c1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f003 f9c1 	bl	8004fb0 <HAL_RCCEx_PeriphCLKConfig>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001c34:	f7ff fdf8 	bl	8001828 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c38:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <HAL_UART_MspInit+0xc8>)
 8001c3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8001cac <HAL_UART_MspInit+0xc8>)
 8001c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c44:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001c48:	4b18      	ldr	r3, [pc, #96]	@ (8001cac <HAL_UART_MspInit+0xc8>)
 8001c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c56:	4b15      	ldr	r3, [pc, #84]	@ (8001cac <HAL_UART_MspInit+0xc8>)
 8001c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c5c:	4a13      	ldr	r2, [pc, #76]	@ (8001cac <HAL_UART_MspInit+0xc8>)
 8001c5e:	f043 0304 	orr.w	r3, r3, #4
 8001c62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c66:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <HAL_UART_MspInit+0xc8>)
 8001c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c74:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001c78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c8e:	2307      	movs	r3, #7
 8001c90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c94:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4805      	ldr	r0, [pc, #20]	@ (8001cb0 <HAL_UART_MspInit+0xcc>)
 8001c9c:	f000 fe18 	bl	80028d0 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001ca0:	bf00      	nop
 8001ca2:	37e8      	adds	r7, #232	@ 0xe8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40004800 	.word	0x40004800
 8001cac:	46020c00 	.word	0x46020c00
 8001cb0:	42020800 	.word	0x42020800

08001cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <NMI_Handler+0x4>

08001cbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <HardFault_Handler+0x4>

08001cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <MemManage_Handler+0x4>

08001ccc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <BusFault_Handler+0x4>

08001cd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <UsageFault_Handler+0x4>

08001cdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d0a:	f000 fb81 	bl	8002410 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001d16:	2000      	movs	r0, #0
 8001d18:	f000 f9de 	bl	80020d8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8001d1c:	bf00      	nop
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return 1;
 8001d24:	2301      	movs	r3, #1
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <_kill>:

int _kill(int pid, int sig)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d3a:	f007 ff3b 	bl	8009bb4 <__errno>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2216      	movs	r2, #22
 8001d42:	601a      	str	r2, [r3, #0]
  return -1;
 8001d44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <_exit>:

void _exit (int status)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d58:	f04f 31ff 	mov.w	r1, #4294967295
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f7ff ffe7 	bl	8001d30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d62:	bf00      	nop
 8001d64:	e7fd      	b.n	8001d62 <_exit+0x12>

08001d66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b086      	sub	sp, #24
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	60f8      	str	r0, [r7, #12]
 8001d6e:	60b9      	str	r1, [r7, #8]
 8001d70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	e00a      	b.n	8001d8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d78:	f3af 8000 	nop.w
 8001d7c:	4601      	mov	r1, r0
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	60ba      	str	r2, [r7, #8]
 8001d84:	b2ca      	uxtb	r2, r1
 8001d86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	dbf0      	blt.n	8001d78 <_read+0x12>
  }

  return len;
 8001d96:	687b      	ldr	r3, [r7, #4]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3718      	adds	r7, #24
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	e009      	b.n	8001dc6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	60ba      	str	r2, [r7, #8]
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f000 fa06 	bl	80021cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	dbf1      	blt.n	8001db2 <_write+0x12>
  }
  return len;
 8001dce:	687b      	ldr	r3, [r7, #4]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <_close>:

int _close(int file)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001de0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e00:	605a      	str	r2, [r3, #4]
  return 0;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <_isatty>:

int _isatty(int file)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e18:	2301      	movs	r3, #1
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b085      	sub	sp, #20
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e48:	4a14      	ldr	r2, [pc, #80]	@ (8001e9c <_sbrk+0x5c>)
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <_sbrk+0x60>)
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e54:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <_sbrk+0x64>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <_sbrk+0x64>)
 8001e5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ea8 <_sbrk+0x68>)
 8001e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e62:	4b10      	ldr	r3, [pc, #64]	@ (8001ea4 <_sbrk+0x64>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4413      	add	r3, r2
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d207      	bcs.n	8001e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e70:	f007 fea0 	bl	8009bb4 <__errno>
 8001e74:	4603      	mov	r3, r0
 8001e76:	220c      	movs	r2, #12
 8001e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7e:	e009      	b.n	8001e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e80:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <_sbrk+0x64>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <_sbrk+0x64>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ea4 <_sbrk+0x64>)
 8001e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e92:	68fb      	ldr	r3, [r7, #12]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20040000 	.word	0x20040000
 8001ea0:	00000400 	.word	0x00000400
 8001ea4:	20000468 	.word	0x20000468
 8001ea8:	20000660 	.word	0x20000660

08001eac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001eb0:	4b18      	ldr	r3, [pc, #96]	@ (8001f14 <SystemInit+0x68>)
 8001eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eb6:	4a17      	ldr	r2, [pc, #92]	@ (8001f14 <SystemInit+0x68>)
 8001eb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ebc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001ec0:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <SystemInit+0x6c>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001ec6:	4b14      	ldr	r3, [pc, #80]	@ (8001f18 <SystemInit+0x6c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001ecc:	4b12      	ldr	r3, [pc, #72]	@ (8001f18 <SystemInit+0x6c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001ed2:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <SystemInit+0x6c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f18 <SystemInit+0x6c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a0e      	ldr	r2, [pc, #56]	@ (8001f18 <SystemInit+0x6c>)
 8001ede:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001ee2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001ee6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <SystemInit+0x6c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	@ (8001f18 <SystemInit+0x6c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a09      	ldr	r2, [pc, #36]	@ (8001f18 <SystemInit+0x6c>)
 8001ef4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ef8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001efa:	4b07      	ldr	r3, [pc, #28]	@ (8001f18 <SystemInit+0x6c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f00:	4b04      	ldr	r3, [pc, #16]	@ (8001f14 <SystemInit+0x68>)
 8001f02:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f06:	609a      	str	r2, [r3, #8]
  #endif
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	e000ed00 	.word	0xe000ed00
 8001f18:	46020c00 	.word	0x46020c00

08001f1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f1c:	480d      	ldr	r0, [pc, #52]	@ (8001f54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f1e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f20:	f7ff ffc4 	bl	8001eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f24:	480c      	ldr	r0, [pc, #48]	@ (8001f58 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f26:	490d      	ldr	r1, [pc, #52]	@ (8001f5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f28:	4a0d      	ldr	r2, [pc, #52]	@ (8001f60 <LoopForever+0xe>)
  movs r3, #0
 8001f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f2c:	e002      	b.n	8001f34 <LoopCopyDataInit>

08001f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f32:	3304      	adds	r3, #4

08001f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f38:	d3f9      	bcc.n	8001f2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f3c:	4c0a      	ldr	r4, [pc, #40]	@ (8001f68 <LoopForever+0x16>)
  movs r3, #0
 8001f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f40:	e001      	b.n	8001f46 <LoopFillZerobss>

08001f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f44:	3204      	adds	r2, #4

08001f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f48:	d3fb      	bcc.n	8001f42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001f4a:	f007 fe39 	bl	8009bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f4e:	f7fe ffbb 	bl	8000ec8 <main>

08001f52 <LoopForever>:

LoopForever:
    b LoopForever
 8001f52:	e7fe      	b.n	8001f52 <LoopForever>
  ldr   r0, =_estack
 8001f54:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f5c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001f60:	0800bda8 	.word	0x0800bda8
  ldr r2, =_sbss
 8001f64:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001f68:	20000660 	.word	0x20000660

08001f6c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f6c:	e7fe      	b.n	8001f6c <ADC1_IRQHandler>
	...

08001f70 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08a      	sub	sp, #40	@ 0x28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001f84:	f06f 0301 	mvn.w	r3, #1
 8001f88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f8a:	e023      	b.n	8001fd4 <BSP_LED_Init+0x64>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d10e      	bne.n	8001fb0 <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 8001f92:	4b13      	ldr	r3, [pc, #76]	@ (8001fe0 <BSP_LED_Init+0x70>)
 8001f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f98:	4a11      	ldr	r2, [pc, #68]	@ (8001fe0 <BSP_LED_Init+0x70>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe0 <BSP_LED_Init+0x70>)
 8001fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]

      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001fb0:	2320      	movs	r3, #32
 8001fb2:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	4a08      	ldr	r2, [pc, #32]	@ (8001fe4 <BSP_LED_Init+0x74>)
 8001fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc8:	f107 0210 	add.w	r2, r7, #16
 8001fcc:	4611      	mov	r1, r2
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 fc7e 	bl	80028d0 <HAL_GPIO_Init>
  }

  return ret;
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3728      	adds	r7, #40	@ 0x28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	46020c00 	.word	0x46020c00
 8001fe4:	20000008 	.word	0x20000008

08001fe8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b088      	sub	sp, #32
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	460a      	mov	r2, r1
 8001ff2:	71fb      	strb	r3, [r7, #7]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001ff8:	4b30      	ldr	r3, [pc, #192]	@ (80020bc <BSP_PB_Init+0xd4>)
 8001ffa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ffe:	4a2f      	ldr	r2, [pc, #188]	@ (80020bc <BSP_PB_Init+0xd4>)
 8002000:	f043 0304 	orr.w	r3, r3, #4
 8002004:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002008:	4b2c      	ldr	r3, [pc, #176]	@ (80020bc <BSP_PB_Init+0xd4>)
 800200a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800200e:	f003 0304 	and.w	r3, r3, #4
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8002016:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800201a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800201c:	2302      	movs	r3, #2
 800201e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002020:	2302      	movs	r3, #2
 8002022:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8002024:	79bb      	ldrb	r3, [r7, #6]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d10c      	bne.n	8002044 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800202a:	2300      	movs	r3, #0
 800202c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	4a23      	ldr	r2, [pc, #140]	@ (80020c0 <BSP_PB_Init+0xd8>)
 8002032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002036:	f107 020c 	add.w	r2, r7, #12
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f000 fc47 	bl	80028d0 <HAL_GPIO_Init>
 8002042:	e036      	b.n	80020b2 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002044:	4b1f      	ldr	r3, [pc, #124]	@ (80020c4 <BSP_PB_Init+0xdc>)
 8002046:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	4a1d      	ldr	r2, [pc, #116]	@ (80020c0 <BSP_PB_Init+0xd8>)
 800204c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002050:	f107 020c 	add.w	r2, r7, #12
 8002054:	4611      	mov	r1, r2
 8002056:	4618      	mov	r0, r3
 8002058:	f000 fc3a 	bl	80028d0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800205c:	79fa      	ldrb	r2, [r7, #7]
 800205e:	4613      	mov	r3, r2
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4a18      	ldr	r2, [pc, #96]	@ (80020c8 <BSP_PB_Init+0xe0>)
 8002068:	441a      	add	r2, r3
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	4917      	ldr	r1, [pc, #92]	@ (80020cc <BSP_PB_Init+0xe4>)
 800206e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002072:	4619      	mov	r1, r3
 8002074:	4610      	mov	r0, r2
 8002076:	f000 fbcf 	bl	8002818 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800207a:	79fa      	ldrb	r2, [r7, #7]
 800207c:	4613      	mov	r3, r2
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4413      	add	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4a10      	ldr	r2, [pc, #64]	@ (80020c8 <BSP_PB_Init+0xe0>)
 8002086:	1898      	adds	r0, r3, r2
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	4a11      	ldr	r2, [pc, #68]	@ (80020d0 <BSP_PB_Init+0xe8>)
 800208c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002090:	461a      	mov	r2, r3
 8002092:	2100      	movs	r1, #0
 8002094:	f000 fb94 	bl	80027c0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002098:	2018      	movs	r0, #24
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4a0d      	ldr	r2, [pc, #52]	@ (80020d4 <BSP_PB_Init+0xec>)
 800209e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a2:	2200      	movs	r2, #0
 80020a4:	4619      	mov	r1, r3
 80020a6:	f000 faaf 	bl	8002608 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80020aa:	2318      	movs	r3, #24
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 fac5 	bl	800263c <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3720      	adds	r7, #32
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	46020c00 	.word	0x46020c00
 80020c0:	2000000c 	.word	0x2000000c
 80020c4:	10110000 	.word	0x10110000
 80020c8:	2000046c 	.word	0x2000046c
 80020cc:	0800b978 	.word	0x0800b978
 80020d0:	20000010 	.word	0x20000010
 80020d4:	20000014 	.word	0x20000014

080020d8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80020e2:	79fa      	ldrb	r2, [r7, #7]
 80020e4:	4613      	mov	r3, r2
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	4413      	add	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4a04      	ldr	r2, [pc, #16]	@ (8002100 <BSP_PB_IRQHandler+0x28>)
 80020ee:	4413      	add	r3, r2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f000 fba5 	bl	8002840 <HAL_EXTI_IRQHandler>
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	2000046c 	.word	0x2000046c

08002104 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	6039      	str	r1, [r7, #0]
 800210e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002110:	2300      	movs	r3, #0
 8002112:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800211a:	f06f 0301 	mvn.w	r3, #1
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	e018      	b.n	8002154 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2294      	movs	r2, #148	@ 0x94
 8002126:	fb02 f303 	mul.w	r3, r2, r3
 800212a:	4a0d      	ldr	r2, [pc, #52]	@ (8002160 <BSP_COM_Init+0x5c>)
 800212c:	4413      	add	r3, r2
 800212e:	4618      	mov	r0, r3
 8002130:	f000 f870 	bl	8002214 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	2294      	movs	r2, #148	@ 0x94
 8002138:	fb02 f303 	mul.w	r3, r2, r3
 800213c:	4a08      	ldr	r2, [pc, #32]	@ (8002160 <BSP_COM_Init+0x5c>)
 800213e:	4413      	add	r3, r2
 8002140:	6839      	ldr	r1, [r7, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f000 f80e 	bl	8002164 <MX_USART1_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d002      	beq.n	8002154 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800214e:	f06f 0303 	mvn.w	r3, #3
 8002152:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002154:	68fb      	ldr	r3, [r7, #12]
}
 8002156:	4618      	mov	r0, r3
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000478 	.word	0x20000478

08002164 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800216e:	4b16      	ldr	r3, [pc, #88]	@ (80021c8 <MX_USART1_Init+0x64>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	220c      	movs	r2, #12
 8002182:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	895b      	ldrh	r3, [r3, #10]
 8002188:	461a      	mov	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	891b      	ldrh	r3, [r3, #8]
 800219a:	461a      	mov	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	899b      	ldrh	r3, [r3, #12]
 80021a4:	461a      	mov	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80021b0:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f006 f8ad 	bl	8008318 <HAL_UART_Init>
 80021be:	4603      	mov	r3, r0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20000004 	.word	0x20000004

080021cc <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80021d4:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <__io_putchar+0x30>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	2394      	movs	r3, #148	@ 0x94
 80021dc:	fb02 f303 	mul.w	r3, r2, r3
 80021e0:	4a07      	ldr	r2, [pc, #28]	@ (8002200 <__io_putchar+0x34>)
 80021e2:	1898      	adds	r0, r3, r2
 80021e4:	1d39      	adds	r1, r7, #4
 80021e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ea:	2201      	movs	r2, #1
 80021ec:	f006 f8e4 	bl	80083b8 <HAL_UART_Transmit>
  return ch;
 80021f0:	687b      	ldr	r3, [r7, #4]
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	2000050c 	.word	0x2000050c
 8002200:	20000478 	.word	0x20000478

08002204 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002208:	2000      	movs	r0, #0
 800220a:	f7ff faf9 	bl	8001800 <BSP_PB_Callback>
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	@ 0x28
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800221c:	4b27      	ldr	r3, [pc, #156]	@ (80022bc <COM1_MspInit+0xa8>)
 800221e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002222:	4a26      	ldr	r2, [pc, #152]	@ (80022bc <COM1_MspInit+0xa8>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800222c:	4b23      	ldr	r3, [pc, #140]	@ (80022bc <COM1_MspInit+0xa8>)
 800222e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800223a:	4b20      	ldr	r3, [pc, #128]	@ (80022bc <COM1_MspInit+0xa8>)
 800223c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002240:	4a1e      	ldr	r2, [pc, #120]	@ (80022bc <COM1_MspInit+0xa8>)
 8002242:	f043 0301 	orr.w	r3, r3, #1
 8002246:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800224a:	4b1c      	ldr	r3, [pc, #112]	@ (80022bc <COM1_MspInit+0xa8>)
 800224c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002258:	4b18      	ldr	r3, [pc, #96]	@ (80022bc <COM1_MspInit+0xa8>)
 800225a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800225e:	4a17      	ldr	r2, [pc, #92]	@ (80022bc <COM1_MspInit+0xa8>)
 8002260:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002264:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002268:	4b14      	ldr	r3, [pc, #80]	@ (80022bc <COM1_MspInit+0xa8>)
 800226a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800226e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002272:	60bb      	str	r3, [r7, #8]
 8002274:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002276:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800227a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800227c:	2302      	movs	r3, #2
 800227e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002280:	2302      	movs	r3, #2
 8002282:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002284:	2301      	movs	r3, #1
 8002286:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002288:	2307      	movs	r3, #7
 800228a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800228c:	f107 0314 	add.w	r3, r7, #20
 8002290:	4619      	mov	r1, r3
 8002292:	480b      	ldr	r0, [pc, #44]	@ (80022c0 <COM1_MspInit+0xac>)
 8002294:	f000 fb1c 	bl	80028d0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8002298:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800229c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800229e:	2302      	movs	r3, #2
 80022a0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80022a2:	2307      	movs	r3, #7
 80022a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80022a6:	f107 0314 	add.w	r3, r7, #20
 80022aa:	4619      	mov	r1, r3
 80022ac:	4804      	ldr	r0, [pc, #16]	@ (80022c0 <COM1_MspInit+0xac>)
 80022ae:	f000 fb0f 	bl	80028d0 <HAL_GPIO_Init>
}
 80022b2:	bf00      	nop
 80022b4:	3728      	adds	r7, #40	@ 0x28
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	46020c00 	.word	0x46020c00
 80022c0:	42020000 	.word	0x42020000

080022c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022c8:	4b12      	ldr	r3, [pc, #72]	@ (8002314 <HAL_Init+0x50>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a11      	ldr	r2, [pc, #68]	@ (8002314 <HAL_Init+0x50>)
 80022ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d4:	2003      	movs	r0, #3
 80022d6:	f000 f98c 	bl	80025f2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80022da:	f002 fc87 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 80022de:	4602      	mov	r2, r0
 80022e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002318 <HAL_Init+0x54>)
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	f003 030f 	and.w	r3, r3, #15
 80022e8:	490c      	ldr	r1, [pc, #48]	@ (800231c <HAL_Init+0x58>)
 80022ea:	5ccb      	ldrb	r3, [r1, r3]
 80022ec:	fa22 f303 	lsr.w	r3, r2, r3
 80022f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002320 <HAL_Init+0x5c>)
 80022f2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80022f4:	2004      	movs	r0, #4
 80022f6:	f000 f9d1 	bl	800269c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022fa:	200f      	movs	r0, #15
 80022fc:	f000 f812 	bl	8002324 <HAL_InitTick>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e002      	b.n	8002310 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800230a:	f7ff fa93 	bl	8001834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40022000 	.word	0x40022000
 8002318:	46020c00 	.word	0x46020c00
 800231c:	0800b920 	.word	0x0800b920
 8002320:	20000000 	.word	0x20000000

08002324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002330:	4b33      	ldr	r3, [pc, #204]	@ (8002400 <HAL_InitTick+0xdc>)
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d101      	bne.n	800233c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e05c      	b.n	80023f6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800233c:	4b31      	ldr	r3, [pc, #196]	@ (8002404 <HAL_InitTick+0xe0>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b04      	cmp	r3, #4
 8002346:	d10c      	bne.n	8002362 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002348:	4b2f      	ldr	r3, [pc, #188]	@ (8002408 <HAL_InitTick+0xe4>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b2c      	ldr	r3, [pc, #176]	@ (8002400 <HAL_InitTick+0xdc>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	4619      	mov	r1, r3
 8002352:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002356:	fbb3 f3f1 	udiv	r3, r3, r1
 800235a:	fbb2 f3f3 	udiv	r3, r2, r3
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	e037      	b.n	80023d2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002362:	f000 f9f3 	bl	800274c <HAL_SYSTICK_GetCLKSourceConfig>
 8002366:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d023      	beq.n	80023b6 <HAL_InitTick+0x92>
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	2b02      	cmp	r3, #2
 8002372:	d82d      	bhi.n	80023d0 <HAL_InitTick+0xac>
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d003      	beq.n	8002382 <HAL_InitTick+0x5e>
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d00d      	beq.n	800239c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002380:	e026      	b.n	80023d0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002382:	4b21      	ldr	r3, [pc, #132]	@ (8002408 <HAL_InitTick+0xe4>)
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	4b1e      	ldr	r3, [pc, #120]	@ (8002400 <HAL_InitTick+0xdc>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	4619      	mov	r1, r3
 800238c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002390:	fbb3 f3f1 	udiv	r3, r3, r1
 8002394:	fbb2 f3f3 	udiv	r3, r2, r3
 8002398:	60fb      	str	r3, [r7, #12]
        break;
 800239a:	e01a      	b.n	80023d2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800239c:	4b18      	ldr	r3, [pc, #96]	@ (8002400 <HAL_InitTick+0xdc>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	461a      	mov	r2, r3
 80023a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80023aa:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80023ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b2:	60fb      	str	r3, [r7, #12]
        break;
 80023b4:	e00d      	b.n	80023d2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <HAL_InitTick+0xdc>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80023c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80023c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023cc:	60fb      	str	r3, [r7, #12]
        break;
 80023ce:	e000      	b.n	80023d2 <HAL_InitTick+0xae>
        break;
 80023d0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80023d2:	68f8      	ldr	r0, [r7, #12]
 80023d4:	f000 f940 	bl	8002658 <HAL_SYSTICK_Config>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e009      	b.n	80023f6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023e2:	2200      	movs	r2, #0
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	f04f 30ff 	mov.w	r0, #4294967295
 80023ea:	f000 f90d 	bl	8002608 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80023ee:	4a07      	ldr	r2, [pc, #28]	@ (800240c <HAL_InitTick+0xe8>)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	2000001c 	.word	0x2000001c
 8002404:	e000e010 	.word	0xe000e010
 8002408:	20000000 	.word	0x20000000
 800240c:	20000018 	.word	0x20000018

08002410 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002414:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <HAL_IncTick+0x20>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	461a      	mov	r2, r3
 800241a:	4b06      	ldr	r3, [pc, #24]	@ (8002434 <HAL_IncTick+0x24>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4413      	add	r3, r2
 8002420:	4a04      	ldr	r2, [pc, #16]	@ (8002434 <HAL_IncTick+0x24>)
 8002422:	6013      	str	r3, [r2, #0]
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	2000001c 	.word	0x2000001c
 8002434:	20000510 	.word	0x20000510

08002438 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return uwTick;
 800243c:	4b03      	ldr	r3, [pc, #12]	@ (800244c <HAL_GetTick+0x14>)
 800243e:	681b      	ldr	r3, [r3, #0]
}
 8002440:	4618      	mov	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	20000510 	.word	0x20000510

08002450 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002458:	f7ff ffee 	bl	8002438 <HAL_GetTick>
 800245c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002468:	d005      	beq.n	8002476 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800246a:	4b0a      	ldr	r3, [pc, #40]	@ (8002494 <HAL_Delay+0x44>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	461a      	mov	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	4413      	add	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002476:	bf00      	nop
 8002478:	f7ff ffde 	bl	8002438 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	429a      	cmp	r2, r3
 8002486:	d8f7      	bhi.n	8002478 <HAL_Delay+0x28>
  {
  }
}
 8002488:	bf00      	nop
 800248a:	bf00      	nop
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	2000001c 	.word	0x2000001c

08002498 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a8:	4b0c      	ldr	r3, [pc, #48]	@ (80024dc <__NVIC_SetPriorityGrouping+0x44>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024b4:	4013      	ands	r3, r2
 80024b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ca:	4a04      	ldr	r2, [pc, #16]	@ (80024dc <__NVIC_SetPriorityGrouping+0x44>)
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	60d3      	str	r3, [r2, #12]
}
 80024d0:	bf00      	nop
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e4:	4b04      	ldr	r3, [pc, #16]	@ (80024f8 <__NVIC_GetPriorityGrouping+0x18>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	0a1b      	lsrs	r3, r3, #8
 80024ea:	f003 0307 	and.w	r3, r3, #7
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	2b00      	cmp	r3, #0
 800250c:	db0b      	blt.n	8002526 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	f003 021f 	and.w	r2, r3, #31
 8002514:	4907      	ldr	r1, [pc, #28]	@ (8002534 <__NVIC_EnableIRQ+0x38>)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	2001      	movs	r0, #1
 800251e:	fa00 f202 	lsl.w	r2, r0, r2
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000e100 	.word	0xe000e100

08002538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	6039      	str	r1, [r7, #0]
 8002542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002548:	2b00      	cmp	r3, #0
 800254a:	db0a      	blt.n	8002562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	b2da      	uxtb	r2, r3
 8002550:	490c      	ldr	r1, [pc, #48]	@ (8002584 <__NVIC_SetPriority+0x4c>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	0112      	lsls	r2, r2, #4
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	440b      	add	r3, r1
 800255c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002560:	e00a      	b.n	8002578 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4908      	ldr	r1, [pc, #32]	@ (8002588 <__NVIC_SetPriority+0x50>)
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	3b04      	subs	r3, #4
 8002570:	0112      	lsls	r2, r2, #4
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	440b      	add	r3, r1
 8002576:	761a      	strb	r2, [r3, #24]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000e100 	.word	0xe000e100
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	@ 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f1c3 0307 	rsb	r3, r3, #7
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	bf28      	it	cs
 80025aa:	2304      	movcs	r3, #4
 80025ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3304      	adds	r3, #4
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d902      	bls.n	80025bc <NVIC_EncodePriority+0x30>
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3b03      	subs	r3, #3
 80025ba:	e000      	b.n	80025be <NVIC_EncodePriority+0x32>
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c0:	f04f 32ff 	mov.w	r2, #4294967295
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	401a      	ands	r2, r3
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d4:	f04f 31ff 	mov.w	r1, #4294967295
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	fa01 f303 	lsl.w	r3, r1, r3
 80025de:	43d9      	mvns	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	4313      	orrs	r3, r2
         );
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3724      	adds	r7, #36	@ 0x24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff ff4c 	bl	8002498 <__NVIC_SetPriorityGrouping>
}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002616:	f7ff ff63 	bl	80024e0 <__NVIC_GetPriorityGrouping>
 800261a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	68b9      	ldr	r1, [r7, #8]
 8002620:	6978      	ldr	r0, [r7, #20]
 8002622:	f7ff ffb3 	bl	800258c <NVIC_EncodePriority>
 8002626:	4602      	mov	r2, r0
 8002628:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800262c:	4611      	mov	r1, r2
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff ff82 	bl	8002538 <__NVIC_SetPriority>
}
 8002634:	bf00      	nop
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff ff56 	bl	80024fc <__NVIC_EnableIRQ>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3b01      	subs	r3, #1
 8002664:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002668:	d301      	bcc.n	800266e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800266a:	2301      	movs	r3, #1
 800266c:	e00d      	b.n	800268a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800266e:	4a0a      	ldr	r2, [pc, #40]	@ (8002698 <HAL_SYSTICK_Config+0x40>)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002676:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <HAL_SYSTICK_Config+0x40>)
 8002678:	2200      	movs	r2, #0
 800267a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800267c:	4b06      	ldr	r3, [pc, #24]	@ (8002698 <HAL_SYSTICK_Config+0x40>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <HAL_SYSTICK_Config+0x40>)
 8002682:	f043 0303 	orr.w	r3, r3, #3
 8002686:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	e000e010 	.word	0xe000e010

0800269c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b04      	cmp	r3, #4
 80026a8:	d844      	bhi.n	8002734 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80026aa:	a201      	add	r2, pc, #4	@ (adr r2, 80026b0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80026ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b0:	080026d3 	.word	0x080026d3
 80026b4:	080026f1 	.word	0x080026f1
 80026b8:	08002713 	.word	0x08002713
 80026bc:	08002735 	.word	0x08002735
 80026c0:	080026c5 	.word	0x080026c5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80026c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026ca:	f043 0304 	orr.w	r3, r3, #4
 80026ce:	6013      	str	r3, [r2, #0]
      break;
 80026d0:	e031      	b.n	8002736 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80026d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a1b      	ldr	r2, [pc, #108]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026d8:	f023 0304 	bic.w	r3, r3, #4
 80026dc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80026de:	4b1a      	ldr	r3, [pc, #104]	@ (8002748 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80026e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026e4:	4a18      	ldr	r2, [pc, #96]	@ (8002748 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80026e6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80026ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80026ee:	e022      	b.n	8002736 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80026f0:	4b14      	ldr	r3, [pc, #80]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a13      	ldr	r2, [pc, #76]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026f6:	f023 0304 	bic.w	r3, r3, #4
 80026fa:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80026fc:	4b12      	ldr	r3, [pc, #72]	@ (8002748 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80026fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002702:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002706:	4a10      	ldr	r2, [pc, #64]	@ (8002748 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002708:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800270c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002710:	e011      	b.n	8002736 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002712:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a0b      	ldr	r2, [pc, #44]	@ (8002744 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002718:	f023 0304 	bic.w	r3, r3, #4
 800271c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800271e:	4b0a      	ldr	r3, [pc, #40]	@ (8002748 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002720:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002724:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002728:	4a07      	ldr	r2, [pc, #28]	@ (8002748 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800272a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800272e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002732:	e000      	b.n	8002736 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002734:	bf00      	nop
  }
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000e010 	.word	0xe000e010
 8002748:	46020c00 	.word	0x46020c00

0800274c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002752:	4b19      	ldr	r3, [pc, #100]	@ (80027b8 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0304 	and.w	r3, r3, #4
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800275e:	2304      	movs	r3, #4
 8002760:	607b      	str	r3, [r7, #4]
 8002762:	e021      	b.n	80027a8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8002764:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8002766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800276a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800276e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002776:	d011      	beq.n	800279c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800277e:	d810      	bhi.n	80027a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d004      	beq.n	8002790 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800278c:	d003      	beq.n	8002796 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800278e:	e008      	b.n	80027a2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002790:	2300      	movs	r3, #0
 8002792:	607b      	str	r3, [r7, #4]
        break;
 8002794:	e008      	b.n	80027a8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002796:	2301      	movs	r3, #1
 8002798:	607b      	str	r3, [r7, #4]
        break;
 800279a:	e005      	b.n	80027a8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800279c:	2302      	movs	r3, #2
 800279e:	607b      	str	r3, [r7, #4]
        break;
 80027a0:	e002      	b.n	80027a8 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80027a2:	2300      	movs	r3, #0
 80027a4:	607b      	str	r3, [r7, #4]
        break;
 80027a6:	bf00      	nop
    }
  }
  return systick_source;
 80027a8:	687b      	ldr	r3, [r7, #4]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	e000e010 	.word	0xe000e010
 80027bc:	46020c00 	.word	0x46020c00

080027c0 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 80027c0:	b480      	push	{r7}
 80027c2:	b087      	sub	sp, #28
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	460b      	mov	r3, r1
 80027ca:	607a      	str	r2, [r7, #4]
 80027cc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80027d2:	7afb      	ldrb	r3, [r7, #11]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d011      	beq.n	80027fc <HAL_EXTI_RegisterCallback+0x3c>
 80027d8:	2b02      	cmp	r3, #2
 80027da:	dc13      	bgt.n	8002804 <HAL_EXTI_RegisterCallback+0x44>
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d002      	beq.n	80027e6 <HAL_EXTI_RegisterCallback+0x26>
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d007      	beq.n	80027f4 <HAL_EXTI_RegisterCallback+0x34>
 80027e4:	e00e      	b.n	8002804 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	609a      	str	r2, [r3, #8]
      break;
 80027f2:	e00a      	b.n	800280a <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	605a      	str	r2, [r3, #4]
      break;
 80027fa:	e006      	b.n	800280a <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	609a      	str	r2, [r3, #8]
      break;
 8002802:	e002      	b.n	800280a <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	75fb      	strb	r3, [r7, #23]
      break;
 8002808:	bf00      	nop
  }

  return status;
 800280a:	7dfb      	ldrb	r3, [r7, #23]
}
 800280c:	4618      	mov	r0, r3
 800280e:	371c      	adds	r7, #28
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e003      	b.n	8002834 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002832:	2300      	movs	r3, #0
  }
}
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	0c1b      	lsrs	r3, r3, #16
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	2201      	movs	r2, #1
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	015a      	lsls	r2, r3, #5
 8002868:	4b17      	ldr	r3, [pc, #92]	@ (80028c8 <HAL_EXTI_IRQHandler+0x88>)
 800286a:	4413      	add	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4013      	ands	r3, r2
 8002876:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d009      	beq.n	8002892 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	015a      	lsls	r2, r3, #5
 8002896:	4b0d      	ldr	r3, [pc, #52]	@ (80028cc <HAL_EXTI_IRQHandler+0x8c>)
 8002898:	4413      	add	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	4013      	ands	r3, r2
 80028a4:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d009      	beq.n	80028c0 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	4798      	blx	r3
    }
  }
}
 80028c0:	bf00      	nop
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	4602200c 	.word	0x4602200c
 80028cc:	46022010 	.word	0x46022010

080028d0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b089      	sub	sp, #36	@ 0x24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80028e2:	e1ba      	b.n	8002c5a <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	2101      	movs	r1, #1
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	fa01 f303 	lsl.w	r3, r1, r3
 80028f0:	4013      	ands	r3, r2
 80028f2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 81aa 	beq.w	8002c54 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a55      	ldr	r2, [pc, #340]	@ (8002a58 <HAL_GPIO_Init+0x188>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d15d      	bne.n	80029c4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800290e:	2201      	movs	r2, #1
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	69fa      	ldr	r2, [r7, #28]
 800291a:	4013      	ands	r3, r2
 800291c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 0201 	and.w	r2, r3, #1
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	69fa      	ldr	r2, [r7, #28]
 800292e:	4313      	orrs	r3, r2
 8002930:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	69fa      	ldr	r2, [r7, #28]
 8002936:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002938:	4a48      	ldr	r2, [pc, #288]	@ (8002a5c <HAL_GPIO_Init+0x18c>)
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002940:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002942:	4a46      	ldr	r2, [pc, #280]	@ (8002a5c <HAL_GPIO_Init+0x18c>)
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	4413      	add	r3, r2
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	08da      	lsrs	r2, r3, #3
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	3208      	adds	r2, #8
 8002956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800295a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	220f      	movs	r2, #15
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43db      	mvns	r3, r3
 800296c:	69fa      	ldr	r2, [r7, #28]
 800296e:	4013      	ands	r3, r2
 8002970:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	220b      	movs	r2, #11
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69fa      	ldr	r2, [r7, #28]
 8002982:	4313      	orrs	r3, r2
 8002984:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	08da      	lsrs	r2, r3, #3
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	3208      	adds	r2, #8
 800298e:	69f9      	ldr	r1, [r7, #28]
 8002990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	2203      	movs	r2, #3
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	69fa      	ldr	r2, [r7, #28]
 80029a8:	4013      	ands	r3, r2
 80029aa:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	2202      	movs	r2, #2
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	69fa      	ldr	r2, [r7, #28]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	69fa      	ldr	r2, [r7, #28]
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	e067      	b.n	8002a94 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d003      	beq.n	80029d4 <HAL_GPIO_Init+0x104>
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2b12      	cmp	r3, #18
 80029d2:	d145      	bne.n	8002a60 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	08da      	lsrs	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3208      	adds	r2, #8
 80029dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	220f      	movs	r2, #15
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69fa      	ldr	r2, [r7, #28]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	691b      	ldr	r3, [r3, #16]
 80029fc:	f003 020f 	and.w	r2, r3, #15
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	69fa      	ldr	r2, [r7, #28]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	08da      	lsrs	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3208      	adds	r2, #8
 8002a1a:	69f9      	ldr	r1, [r7, #28]
 8002a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69fa      	ldr	r2, [r7, #28]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 0203 	and.w	r2, r3, #3
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69fa      	ldr	r2, [r7, #28]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	69fa      	ldr	r2, [r7, #28]
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	e01e      	b.n	8002a94 <HAL_GPIO_Init+0x1c4>
 8002a56:	bf00      	nop
 8002a58:	46020000 	.word	0x46020000
 8002a5c:	0800b97c 	.word	0x0800b97c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69fa      	ldr	r2, [r7, #28]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 0203 	and.w	r2, r3, #3
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	69fa      	ldr	r2, [r7, #28]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	69fa      	ldr	r2, [r7, #28]
 8002a92:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d00b      	beq.n	8002ab4 <HAL_GPIO_Init+0x1e4>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d007      	beq.n	8002ab4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002aa8:	2b11      	cmp	r3, #17
 8002aaa:	d003      	beq.n	8002ab4 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b12      	cmp	r3, #18
 8002ab2:	d130      	bne.n	8002b16 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	2203      	movs	r2, #3
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	69fa      	ldr	r2, [r7, #28]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	69fa      	ldr	r2, [r7, #28]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	69fa      	ldr	r2, [r7, #28]
 8002ae2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002aea:	2201      	movs	r2, #1
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69fa      	ldr	r2, [r7, #28]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	091b      	lsrs	r3, r3, #4
 8002b00:	f003 0201 	and.w	r2, r3, #1
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	69fa      	ldr	r2, [r7, #28]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	69fa      	ldr	r2, [r7, #28]
 8002b14:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b03      	cmp	r3, #3
 8002b1c:	d017      	beq.n	8002b4e <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	2203      	movs	r2, #3
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	69fa      	ldr	r2, [r7, #28]
 8002b32:	4013      	ands	r3, r2
 8002b34:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	69fa      	ldr	r2, [r7, #28]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d07c      	beq.n	8002c54 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002b5a:	4a47      	ldr	r2, [pc, #284]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	089b      	lsrs	r3, r3, #2
 8002b60:	3318      	adds	r3, #24
 8002b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b66:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	220f      	movs	r2, #15
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43db      	mvns	r3, r3
 8002b78:	69fa      	ldr	r2, [r7, #28]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	0a9a      	lsrs	r2, r3, #10
 8002b82:	4b3e      	ldr	r3, [pc, #248]	@ (8002c7c <HAL_GPIO_Init+0x3ac>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	f002 0203 	and.w	r2, r2, #3
 8002b8c:	00d2      	lsls	r2, r2, #3
 8002b8e:	4093      	lsls	r3, r2
 8002b90:	69fa      	ldr	r2, [r7, #28]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002b96:	4938      	ldr	r1, [pc, #224]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	089b      	lsrs	r3, r3, #2
 8002b9c:	3318      	adds	r3, #24
 8002b9e:	69fa      	ldr	r2, [r7, #28]
 8002ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002ba4:	4b34      	ldr	r3, [pc, #208]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8002bc0:	69fa      	ldr	r2, [r7, #28]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002bc8:	4a2b      	ldr	r2, [pc, #172]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002bce:	4b2a      	ldr	r3, [pc, #168]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	69fa      	ldr	r2, [r7, #28]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8002bea:	69fa      	ldr	r2, [r7, #28]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002bf2:	4a21      	ldr	r2, [pc, #132]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002bf8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bfe:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	43db      	mvns	r3, r3
 8002c04:	69fa      	ldr	r2, [r7, #28]
 8002c06:	4013      	ands	r3, r2
 8002c08:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d003      	beq.n	8002c1e <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8002c16:	69fa      	ldr	r2, [r7, #28]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002c1e:	4a16      	ldr	r2, [pc, #88]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002c26:	4b14      	ldr	r3, [pc, #80]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c2c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	43db      	mvns	r3, r3
 8002c32:	69fa      	ldr	r2, [r7, #28]
 8002c34:	4013      	ands	r3, r2
 8002c36:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8002c44:	69fa      	ldr	r2, [r7, #28]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c78 <HAL_GPIO_Init+0x3a8>)
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	3301      	adds	r3, #1
 8002c58:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	fa22 f303 	lsr.w	r3, r2, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f47f ae3d 	bne.w	80028e4 <HAL_GPIO_Init+0x14>
  }
}
 8002c6a:	bf00      	nop
 8002c6c:	bf00      	nop
 8002c6e:	3724      	adds	r7, #36	@ 0x24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	46022000 	.word	0x46022000
 8002c7c:	002f7f7f 	.word	0x002f7f7f

08002c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	807b      	strh	r3, [r7, #2]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c90:	787b      	ldrb	r3, [r7, #1]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c96:	887a      	ldrh	r2, [r7, #2]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8002c9c:	e002      	b.n	8002ca4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8002c9e:	887a      	ldrh	r2, [r7, #2]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e08d      	b.n	8002dde <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d106      	bne.n	8002cdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7fe fdc6 	bl	8001868 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2224      	movs	r2, #36	@ 0x24
 8002ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0201 	bic.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d107      	bne.n	8002d2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	e006      	b.n	8002d38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d108      	bne.n	8002d52 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685a      	ldr	r2, [r3, #4]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d4e:	605a      	str	r2, [r3, #4]
 8002d50:	e007      	b.n	8002d62 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69d9      	ldr	r1, [r3, #28]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a1a      	ldr	r2, [r3, #32]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b088      	sub	sp, #32
 8002dec:	af02      	add	r7, sp, #8
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	607a      	str	r2, [r7, #4]
 8002df2:	461a      	mov	r2, r3
 8002df4:	460b      	mov	r3, r1
 8002df6:	817b      	strh	r3, [r7, #10]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b20      	cmp	r3, #32
 8002e06:	f040 80da 	bne.w	8002fbe <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d101      	bne.n	8002e18 <HAL_I2C_Master_Transmit+0x30>
 8002e14:	2302      	movs	r3, #2
 8002e16:	e0d3      	b.n	8002fc0 <HAL_I2C_Master_Transmit+0x1d8>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e20:	f7ff fb0a 	bl	8002438 <HAL_GetTick>
 8002e24:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	9300      	str	r3, [sp, #0]
 8002e2a:	2319      	movs	r3, #25
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 f9e6 	bl	8003204 <I2C_WaitOnFlagUntilTimeout>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e0be      	b.n	8002fc0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2221      	movs	r2, #33	@ 0x21
 8002e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2210      	movs	r2, #16
 8002e4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	893a      	ldrh	r2, [r7, #8]
 8002e62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	2bff      	cmp	r3, #255	@ 0xff
 8002e72:	d90e      	bls.n	8002e92 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	22ff      	movs	r2, #255	@ 0xff
 8002e78:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	8979      	ldrh	r1, [r7, #10]
 8002e82:	4b51      	ldr	r3, [pc, #324]	@ (8002fc8 <HAL_I2C_Master_Transmit+0x1e0>)
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 fc0a 	bl	80036a4 <I2C_TransferConfig>
 8002e90:	e06c      	b.n	8002f6c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	8979      	ldrh	r1, [r7, #10]
 8002ea4:	4b48      	ldr	r3, [pc, #288]	@ (8002fc8 <HAL_I2C_Master_Transmit+0x1e0>)
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 fbf9 	bl	80036a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002eb2:	e05b      	b.n	8002f6c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	6a39      	ldr	r1, [r7, #32]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 f9fc 	bl	80032b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e07b      	b.n	8002fc0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ecc:	781a      	ldrb	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	1c5a      	adds	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d034      	beq.n	8002f6c <HAL_I2C_Master_Transmit+0x184>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d130      	bne.n	8002f6c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	2200      	movs	r2, #0
 8002f12:	2180      	movs	r1, #128	@ 0x80
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 f975 	bl	8003204 <I2C_WaitOnFlagUntilTimeout>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e04d      	b.n	8002fc0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	2bff      	cmp	r3, #255	@ 0xff
 8002f2c:	d90e      	bls.n	8002f4c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	22ff      	movs	r2, #255	@ 0xff
 8002f32:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	8979      	ldrh	r1, [r7, #10]
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	9300      	str	r3, [sp, #0]
 8002f40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 fbad 	bl	80036a4 <I2C_TransferConfig>
 8002f4a:	e00f      	b.n	8002f6c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f5a:	b2da      	uxtb	r2, r3
 8002f5c:	8979      	ldrh	r1, [r7, #10]
 8002f5e:	2300      	movs	r3, #0
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 fb9c 	bl	80036a4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d19e      	bne.n	8002eb4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	6a39      	ldr	r1, [r7, #32]
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f000 f9e2 	bl	8003344 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e01a      	b.n	8002fc0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6859      	ldr	r1, [r3, #4]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fcc <HAL_I2C_Master_Transmit+0x1e4>)
 8002f9e:	400b      	ands	r3, r1
 8002fa0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	e000      	b.n	8002fc0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002fbe:	2302      	movs	r3, #2
  }
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3718      	adds	r7, #24
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	80002000 	.word	0x80002000
 8002fcc:	fe00e800 	.word	0xfe00e800

08002fd0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b088      	sub	sp, #32
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	460b      	mov	r3, r1
 8002fde:	817b      	strh	r3, [r7, #10]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b20      	cmp	r3, #32
 8002fee:	f040 80db 	bne.w	80031a8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d101      	bne.n	8003000 <HAL_I2C_Master_Receive+0x30>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e0d4      	b.n	80031aa <HAL_I2C_Master_Receive+0x1da>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003008:	f7ff fa16 	bl	8002438 <HAL_GetTick>
 800300c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	9300      	str	r3, [sp, #0]
 8003012:	2319      	movs	r3, #25
 8003014:	2201      	movs	r2, #1
 8003016:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 f8f2 	bl	8003204 <I2C_WaitOnFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e0bf      	b.n	80031aa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2222      	movs	r2, #34	@ 0x22
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2210      	movs	r2, #16
 8003036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	893a      	ldrh	r2, [r7, #8]
 800304a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003056:	b29b      	uxth	r3, r3
 8003058:	2bff      	cmp	r3, #255	@ 0xff
 800305a:	d90e      	bls.n	800307a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	22ff      	movs	r2, #255	@ 0xff
 8003060:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003066:	b2da      	uxtb	r2, r3
 8003068:	8979      	ldrh	r1, [r7, #10]
 800306a:	4b52      	ldr	r3, [pc, #328]	@ (80031b4 <HAL_I2C_Master_Receive+0x1e4>)
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 fb16 	bl	80036a4 <I2C_TransferConfig>
 8003078:	e06d      	b.n	8003156 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307e:	b29a      	uxth	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003088:	b2da      	uxtb	r2, r3
 800308a:	8979      	ldrh	r1, [r7, #10]
 800308c:	4b49      	ldr	r3, [pc, #292]	@ (80031b4 <HAL_I2C_Master_Receive+0x1e4>)
 800308e:	9300      	str	r3, [sp, #0]
 8003090:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f000 fb05 	bl	80036a4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800309a:	e05c      	b.n	8003156 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	6a39      	ldr	r1, [r7, #32]
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 f993 	bl	80033cc <I2C_WaitOnRXNEFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e07c      	b.n	80031aa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c2:	1c5a      	adds	r2, r3, #1
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d8:	b29b      	uxth	r3, r3
 80030da:	3b01      	subs	r3, #1
 80030dc:	b29a      	uxth	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d034      	beq.n	8003156 <HAL_I2C_Master_Receive+0x186>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d130      	bne.n	8003156 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	6a3b      	ldr	r3, [r7, #32]
 80030fa:	2200      	movs	r2, #0
 80030fc:	2180      	movs	r1, #128	@ 0x80
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f000 f880 	bl	8003204 <I2C_WaitOnFlagUntilTimeout>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e04d      	b.n	80031aa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003112:	b29b      	uxth	r3, r3
 8003114:	2bff      	cmp	r3, #255	@ 0xff
 8003116:	d90e      	bls.n	8003136 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	22ff      	movs	r2, #255	@ 0xff
 800311c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003122:	b2da      	uxtb	r2, r3
 8003124:	8979      	ldrh	r1, [r7, #10]
 8003126:	2300      	movs	r3, #0
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 fab8 	bl	80036a4 <I2C_TransferConfig>
 8003134:	e00f      	b.n	8003156 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003144:	b2da      	uxtb	r2, r3
 8003146:	8979      	ldrh	r1, [r7, #10]
 8003148:	2300      	movs	r3, #0
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f000 faa7 	bl	80036a4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	2b00      	cmp	r3, #0
 800315e:	d19d      	bne.n	800309c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003160:	697a      	ldr	r2, [r7, #20]
 8003162:	6a39      	ldr	r1, [r7, #32]
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 f8ed 	bl	8003344 <I2C_WaitOnSTOPFlagUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e01a      	b.n	80031aa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2220      	movs	r2, #32
 800317a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6859      	ldr	r1, [r3, #4]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	4b0c      	ldr	r3, [pc, #48]	@ (80031b8 <HAL_I2C_Master_Receive+0x1e8>)
 8003188:	400b      	ands	r3, r1
 800318a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	e000      	b.n	80031aa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80031a8:	2302      	movs	r3, #2
  }
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3718      	adds	r7, #24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	80002400 	.word	0x80002400
 80031b8:	fe00e800 	.word	0xfe00e800

080031bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d103      	bne.n	80031da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2200      	movs	r2, #0
 80031d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d007      	beq.n	80031f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	699a      	ldr	r2, [r3, #24]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f042 0201 	orr.w	r2, r2, #1
 80031f6:	619a      	str	r2, [r3, #24]
  }
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	4613      	mov	r3, r2
 8003212:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003214:	e03b      	b.n	800328e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	6839      	ldr	r1, [r7, #0]
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 f962 	bl	80034e4 <I2C_IsErrorOccurred>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e041      	b.n	80032ae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003230:	d02d      	beq.n	800328e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003232:	f7ff f901 	bl	8002438 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	429a      	cmp	r2, r3
 8003240:	d302      	bcc.n	8003248 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d122      	bne.n	800328e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699a      	ldr	r2, [r3, #24]
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	4013      	ands	r3, r2
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	429a      	cmp	r2, r3
 8003256:	bf0c      	ite	eq
 8003258:	2301      	moveq	r3, #1
 800325a:	2300      	movne	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	461a      	mov	r2, r3
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	429a      	cmp	r2, r3
 8003264:	d113      	bne.n	800328e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326a:	f043 0220 	orr.w	r2, r3, #32
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2220      	movs	r2, #32
 8003276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e00f      	b.n	80032ae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	699a      	ldr	r2, [r3, #24]
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	4013      	ands	r3, r2
 8003298:	68ba      	ldr	r2, [r7, #8]
 800329a:	429a      	cmp	r2, r3
 800329c:	bf0c      	ite	eq
 800329e:	2301      	moveq	r3, #1
 80032a0:	2300      	movne	r3, #0
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	461a      	mov	r2, r3
 80032a6:	79fb      	ldrb	r3, [r7, #7]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d0b4      	beq.n	8003216 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b084      	sub	sp, #16
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	60f8      	str	r0, [r7, #12]
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80032c2:	e033      	b.n	800332c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	68b9      	ldr	r1, [r7, #8]
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f90b 	bl	80034e4 <I2C_IsErrorOccurred>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e031      	b.n	800333c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032de:	d025      	beq.n	800332c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e0:	f7ff f8aa 	bl	8002438 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d302      	bcc.n	80032f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d11a      	bne.n	800332c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b02      	cmp	r3, #2
 8003302:	d013      	beq.n	800332c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003308:	f043 0220 	orr.w	r2, r3, #32
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e007      	b.n	800333c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b02      	cmp	r3, #2
 8003338:	d1c4      	bne.n	80032c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003350:	e02f      	b.n	80033b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	68b9      	ldr	r1, [r7, #8]
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 f8c4 	bl	80034e4 <I2C_IsErrorOccurred>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e02d      	b.n	80033c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003366:	f7ff f867 	bl	8002438 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	429a      	cmp	r2, r3
 8003374:	d302      	bcc.n	800337c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d11a      	bne.n	80033b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	f003 0320 	and.w	r3, r3, #32
 8003386:	2b20      	cmp	r3, #32
 8003388:	d013      	beq.n	80033b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338e:	f043 0220 	orr.w	r2, r3, #32
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2220      	movs	r2, #32
 800339a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e007      	b.n	80033c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 0320 	and.w	r3, r3, #32
 80033bc:	2b20      	cmp	r3, #32
 80033be:	d1c8      	bne.n	8003352 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033d8:	2300      	movs	r3, #0
 80033da:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80033dc:	e071      	b.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	68b9      	ldr	r1, [r7, #8]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 f87e 	bl	80034e4 <I2C_IsErrorOccurred>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	f003 0320 	and.w	r3, r3, #32
 80033fc:	2b20      	cmp	r3, #32
 80033fe:	d13b      	bne.n	8003478 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003400:	7dfb      	ldrb	r3, [r7, #23]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d138      	bne.n	8003478 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b04      	cmp	r3, #4
 8003412:	d105      	bne.n	8003420 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800341c:	2300      	movs	r3, #0
 800341e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	2b10      	cmp	r3, #16
 800342c:	d121      	bne.n	8003472 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2210      	movs	r2, #16
 8003434:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2204      	movs	r2, #4
 800343a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2220      	movs	r2, #32
 8003442:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6859      	ldr	r1, [r3, #4]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	4b24      	ldr	r3, [pc, #144]	@ (80034e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8003450:	400b      	ands	r3, r1
 8003452:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2220      	movs	r2, #32
 8003458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	75fb      	strb	r3, [r7, #23]
 8003470:	e002      	b.n	8003478 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003478:	f7fe ffde 	bl	8002438 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	68ba      	ldr	r2, [r7, #8]
 8003484:	429a      	cmp	r2, r3
 8003486:	d302      	bcc.n	800348e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d119      	bne.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800348e:	7dfb      	ldrb	r3, [r7, #23]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d116      	bne.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d00f      	beq.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a6:	f043 0220 	orr.w	r2, r3, #32
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2220      	movs	r2, #32
 80034b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	d002      	beq.n	80034d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80034d0:	7dfb      	ldrb	r3, [r7, #23]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d083      	beq.n	80033de <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80034d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	fe00e800 	.word	0xfe00e800

080034e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b08a      	sub	sp, #40	@ 0x28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034f0:	2300      	movs	r3, #0
 80034f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80034fe:	2300      	movs	r3, #0
 8003500:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	f003 0310 	and.w	r3, r3, #16
 800350c:	2b00      	cmp	r3, #0
 800350e:	d068      	beq.n	80035e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2210      	movs	r2, #16
 8003516:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003518:	e049      	b.n	80035ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003520:	d045      	beq.n	80035ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003522:	f7fe ff89 	bl	8002438 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	429a      	cmp	r2, r3
 8003530:	d302      	bcc.n	8003538 <I2C_IsErrorOccurred+0x54>
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d13a      	bne.n	80035ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003542:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800354a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003556:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800355a:	d121      	bne.n	80035a0 <I2C_IsErrorOccurred+0xbc>
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003562:	d01d      	beq.n	80035a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003564:	7cfb      	ldrb	r3, [r7, #19]
 8003566:	2b20      	cmp	r3, #32
 8003568:	d01a      	beq.n	80035a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003578:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800357a:	f7fe ff5d 	bl	8002438 <HAL_GetTick>
 800357e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003580:	e00e      	b.n	80035a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003582:	f7fe ff59 	bl	8002438 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b19      	cmp	r3, #25
 800358e:	d907      	bls.n	80035a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003590:	6a3b      	ldr	r3, [r7, #32]
 8003592:	f043 0320 	orr.w	r3, r3, #32
 8003596:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800359e:	e006      	b.n	80035ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	f003 0320 	and.w	r3, r3, #32
 80035aa:	2b20      	cmp	r3, #32
 80035ac:	d1e9      	bne.n	8003582 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	f003 0320 	and.w	r3, r3, #32
 80035b8:	2b20      	cmp	r3, #32
 80035ba:	d003      	beq.n	80035c4 <I2C_IsErrorOccurred+0xe0>
 80035bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0aa      	beq.n	800351a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80035c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d103      	bne.n	80035d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2220      	movs	r2, #32
 80035d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80035d4:	6a3b      	ldr	r3, [r7, #32]
 80035d6:	f043 0304 	orr.w	r3, r3, #4
 80035da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00b      	beq.n	800360c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80035f4:	6a3b      	ldr	r3, [r7, #32]
 80035f6:	f043 0301 	orr.w	r3, r3, #1
 80035fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003604:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00b      	beq.n	800362e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	f043 0308 	orr.w	r3, r3, #8
 800361c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003626:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00b      	beq.n	8003650 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	f043 0302 	orr.w	r3, r3, #2
 800363e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003648:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003650:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003654:	2b00      	cmp	r3, #0
 8003656:	d01c      	beq.n	8003692 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f7ff fdaf 	bl	80031bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6859      	ldr	r1, [r3, #4]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	4b0d      	ldr	r3, [pc, #52]	@ (80036a0 <I2C_IsErrorOccurred+0x1bc>)
 800366a:	400b      	ands	r3, r1
 800366c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	431a      	orrs	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2220      	movs	r2, #32
 800367e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003696:	4618      	mov	r0, r3
 8003698:	3728      	adds	r7, #40	@ 0x28
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	fe00e800 	.word	0xfe00e800

080036a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	607b      	str	r3, [r7, #4]
 80036ae:	460b      	mov	r3, r1
 80036b0:	817b      	strh	r3, [r7, #10]
 80036b2:	4613      	mov	r3, r2
 80036b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036b6:	897b      	ldrh	r3, [r7, #10]
 80036b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80036bc:	7a7b      	ldrb	r3, [r7, #9]
 80036be:	041b      	lsls	r3, r3, #16
 80036c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036c4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036d2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	6a3b      	ldr	r3, [r7, #32]
 80036dc:	0d5b      	lsrs	r3, r3, #21
 80036de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80036e2:	4b08      	ldr	r3, [pc, #32]	@ (8003704 <I2C_TransferConfig+0x60>)
 80036e4:	430b      	orrs	r3, r1
 80036e6:	43db      	mvns	r3, r3
 80036e8:	ea02 0103 	and.w	r1, r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80036f6:	bf00      	nop
 80036f8:	371c      	adds	r7, #28
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
 8003702:	bf00      	nop
 8003704:	03ff63ff 	.word	0x03ff63ff

08003708 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b20      	cmp	r3, #32
 800371c:	d138      	bne.n	8003790 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003728:	2302      	movs	r3, #2
 800372a:	e032      	b.n	8003792 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2224      	movs	r2, #36	@ 0x24
 8003738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0201 	bic.w	r2, r2, #1
 800374a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800375a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6819      	ldr	r1, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800378c:	2300      	movs	r3, #0
 800378e:	e000      	b.n	8003792 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003790:	2302      	movs	r3, #2
  }
}
 8003792:	4618      	mov	r0, r3
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800379e:	b480      	push	{r7}
 80037a0:	b085      	sub	sp, #20
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
 80037a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b20      	cmp	r3, #32
 80037b2:	d139      	bne.n	8003828 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d101      	bne.n	80037c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80037be:	2302      	movs	r3, #2
 80037c0:	e033      	b.n	800382a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2224      	movs	r2, #36	@ 0x24
 80037ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f022 0201 	bic.w	r2, r2, #1
 80037e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80037f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	021b      	lsls	r3, r3, #8
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0201 	orr.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2220      	movs	r2, #32
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003824:	2300      	movs	r3, #0
 8003826:	e000      	b.n	800382a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003828:	2302      	movs	r3, #2
  }
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
	...

08003838 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003840:	2300      	movs	r3, #0
 8003842:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003844:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d002      	beq.n	8003856 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
 8003854:	e007      	b.n	8003866 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8003856:	4b07      	ldr	r3, [pc, #28]	@ (8003874 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f023 0204 	bic.w	r2, r3, #4
 800385e:	4905      	ldr	r1, [pc, #20]	@ (8003874 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]
  }

  return status;
 8003866:	7bfb      	ldrb	r3, [r7, #15]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3714      	adds	r7, #20
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	40030400 	.word	0x40030400

08003878 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800387c:	4b05      	ldr	r3, [pc, #20]	@ (8003894 <HAL_ICACHE_Enable+0x1c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a04      	ldr	r2, [pc, #16]	@ (8003894 <HAL_ICACHE_Enable+0x1c>)
 8003882:	f043 0301 	orr.w	r3, r3, #1
 8003886:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr
 8003894:	40030400 	.word	0x40030400

08003898 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80038a0:	4b39      	ldr	r3, [pc, #228]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038a8:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d10b      	bne.n	80038ca <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038b8:	d905      	bls.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80038ba:	4b33      	ldr	r3, [pc, #204]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	4a32      	ldr	r2, [pc, #200]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038c4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80038c6:	2300      	movs	r3, #0
 80038c8:	e057      	b.n	800397a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038d0:	d90a      	bls.n	80038e8 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80038d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4313      	orrs	r3, r2
 80038de:	4a2a      	ldr	r2, [pc, #168]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038e4:	60d3      	str	r3, [r2, #12]
 80038e6:	e007      	b.n	80038f8 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80038e8:	4b27      	ldr	r3, [pc, #156]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80038f0:	4925      	ldr	r1, [pc, #148]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80038f8:	4b24      	ldr	r3, [pc, #144]	@ (800398c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a24      	ldr	r2, [pc, #144]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80038fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003902:	099b      	lsrs	r3, r3, #6
 8003904:	2232      	movs	r2, #50	@ 0x32
 8003906:	fb02 f303 	mul.w	r3, r2, r3
 800390a:	4a21      	ldr	r2, [pc, #132]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800390c:	fba2 2303 	umull	r2, r3, r2, r3
 8003910:	099b      	lsrs	r3, r3, #6
 8003912:	3301      	adds	r3, #1
 8003914:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003916:	e002      	b.n	800391e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	3b01      	subs	r3, #1
 800391c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800391e:	4b1a      	ldr	r3, [pc, #104]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d102      	bne.n	8003930 <HAL_PWREx_ControlVoltageScaling+0x98>
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1f3      	bne.n	8003918 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d01b      	beq.n	800396e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003936:	4b15      	ldr	r3, [pc, #84]	@ (800398c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a15      	ldr	r2, [pc, #84]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800393c:	fba2 2303 	umull	r2, r3, r2, r3
 8003940:	099b      	lsrs	r3, r3, #6
 8003942:	2232      	movs	r2, #50	@ 0x32
 8003944:	fb02 f303 	mul.w	r3, r2, r3
 8003948:	4a11      	ldr	r2, [pc, #68]	@ (8003990 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800394a:	fba2 2303 	umull	r2, r3, r2, r3
 800394e:	099b      	lsrs	r3, r3, #6
 8003950:	3301      	adds	r3, #1
 8003952:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003954:	e002      	b.n	800395c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	3b01      	subs	r3, #1
 800395a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800395c:	4b0a      	ldr	r3, [pc, #40]	@ (8003988 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800395e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003960:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d102      	bne.n	800396e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f3      	bne.n	8003956 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e000      	b.n	800397a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	46020800 	.word	0x46020800
 800398c:	20000000 	.word	0x20000000
 8003990:	10624dd3 	.word	0x10624dd3

08003994 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003998:	4b04      	ldr	r3, [pc, #16]	@ (80039ac <HAL_PWREx_GetVoltageRange+0x18>)
 800399a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800399c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	46020800 	.word	0x46020800

080039b0 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80039b8:	4b22      	ldr	r3, [pc, #136]	@ (8003a44 <HAL_PWREx_ConfigSupply+0x94>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a22      	ldr	r2, [pc, #136]	@ (8003a48 <HAL_PWREx_ConfigSupply+0x98>)
 80039be:	fba2 2303 	umull	r2, r3, r2, r3
 80039c2:	099b      	lsrs	r3, r3, #6
 80039c4:	2232      	movs	r2, #50	@ 0x32
 80039c6:	fb02 f303 	mul.w	r3, r2, r3
 80039ca:	4a1f      	ldr	r2, [pc, #124]	@ (8003a48 <HAL_PWREx_ConfigSupply+0x98>)
 80039cc:	fba2 2303 	umull	r2, r3, r2, r3
 80039d0:	099b      	lsrs	r3, r3, #6
 80039d2:	3301      	adds	r3, #1
 80039d4:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d113      	bne.n	8003a04 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80039dc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a4c <HAL_PWREx_ConfigSupply+0x9c>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	4a1a      	ldr	r2, [pc, #104]	@ (8003a4c <HAL_PWREx_ConfigSupply+0x9c>)
 80039e2:	f023 0302 	bic.w	r3, r3, #2
 80039e6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80039e8:	e002      	b.n	80039f0 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	3b01      	subs	r3, #1
 80039ee:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80039f0:	4b16      	ldr	r3, [pc, #88]	@ (8003a4c <HAL_PWREx_ConfigSupply+0x9c>)
 80039f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f4:	f003 0302 	and.w	r3, r3, #2
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d116      	bne.n	8003a2a <HAL_PWREx_ConfigSupply+0x7a>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1f3      	bne.n	80039ea <HAL_PWREx_ConfigSupply+0x3a>
 8003a02:	e012      	b.n	8003a2a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003a04:	4b11      	ldr	r3, [pc, #68]	@ (8003a4c <HAL_PWREx_ConfigSupply+0x9c>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	4a10      	ldr	r2, [pc, #64]	@ (8003a4c <HAL_PWREx_ConfigSupply+0x9c>)
 8003a0a:	f043 0302 	orr.w	r3, r3, #2
 8003a0e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003a10:	e002      	b.n	8003a18 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	3b01      	subs	r3, #1
 8003a16:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003a18:	4b0c      	ldr	r3, [pc, #48]	@ (8003a4c <HAL_PWREx_ConfigSupply+0x9c>)
 8003a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d102      	bne.n	8003a2a <HAL_PWREx_ConfigSupply+0x7a>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f3      	bne.n	8003a12 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e000      	b.n	8003a36 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3714      	adds	r7, #20
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000000 	.word	0x20000000
 8003a48:	10624dd3 	.word	0x10624dd3
 8003a4c:	46020800 	.word	0x46020800

08003a50 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08e      	sub	sp, #56	@ 0x38
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d102      	bne.n	8003a6a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	f000 bec8 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a6a:	4b99      	ldr	r3, [pc, #612]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f003 030c 	and.w	r3, r3, #12
 8003a72:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a74:	4b96      	ldr	r3, [pc, #600]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a78:	f003 0303 	and.w	r3, r3, #3
 8003a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0310 	and.w	r3, r3, #16
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 816c 	beq.w	8003d64 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d007      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x52>
 8003a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a94:	2b0c      	cmp	r3, #12
 8003a96:	f040 80de 	bne.w	8003c56 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	f040 80da 	bne.w	8003c56 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	f000 bea5 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ab4:	4b86      	ldr	r3, [pc, #536]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d004      	beq.n	8003aca <HAL_RCC_OscConfig+0x7a>
 8003ac0:	4b83      	ldr	r3, [pc, #524]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003ac8:	e005      	b.n	8003ad6 <HAL_RCC_OscConfig+0x86>
 8003aca:	4b81      	ldr	r3, [pc, #516]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003acc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ad0:	041b      	lsls	r3, r3, #16
 8003ad2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d255      	bcs.n	8003b86 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10a      	bne.n	8003af6 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f001 f9dd 	bl	8004ea4 <RCC_SetFlashLatencyFromMSIRange>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d002      	beq.n	8003af6 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	f000 be82 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003af6:	4b76      	ldr	r3, [pc, #472]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	4a75      	ldr	r2, [pc, #468]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003afc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b00:	6093      	str	r3, [r2, #8]
 8003b02:	4b73      	ldr	r3, [pc, #460]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	4970      	ldr	r1, [pc, #448]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b18:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003b1c:	d309      	bcc.n	8003b32 <HAL_RCC_OscConfig+0xe2>
 8003b1e:	4b6c      	ldr	r3, [pc, #432]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	f023 021f 	bic.w	r2, r3, #31
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	4969      	ldr	r1, [pc, #420]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	60cb      	str	r3, [r1, #12]
 8003b30:	e07e      	b.n	8003c30 <HAL_RCC_OscConfig+0x1e0>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	da0a      	bge.n	8003b50 <HAL_RCC_OscConfig+0x100>
 8003b3a:	4b65      	ldr	r3, [pc, #404]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	015b      	lsls	r3, r3, #5
 8003b48:	4961      	ldr	r1, [pc, #388]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60cb      	str	r3, [r1, #12]
 8003b4e:	e06f      	b.n	8003c30 <HAL_RCC_OscConfig+0x1e0>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b58:	d30a      	bcc.n	8003b70 <HAL_RCC_OscConfig+0x120>
 8003b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	029b      	lsls	r3, r3, #10
 8003b68:	4959      	ldr	r1, [pc, #356]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	60cb      	str	r3, [r1, #12]
 8003b6e:	e05f      	b.n	8003c30 <HAL_RCC_OscConfig+0x1e0>
 8003b70:	4b57      	ldr	r3, [pc, #348]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	03db      	lsls	r3, r3, #15
 8003b7e:	4954      	ldr	r1, [pc, #336]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	60cb      	str	r3, [r1, #12]
 8003b84:	e054      	b.n	8003c30 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003b86:	4b52      	ldr	r3, [pc, #328]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	4a51      	ldr	r2, [pc, #324]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b90:	6093      	str	r3, [r2, #8]
 8003b92:	4b4f      	ldr	r3, [pc, #316]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9e:	494c      	ldr	r1, [pc, #304]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003bac:	d309      	bcc.n	8003bc2 <HAL_RCC_OscConfig+0x172>
 8003bae:	4b48      	ldr	r3, [pc, #288]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	f023 021f 	bic.w	r2, r3, #31
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	4945      	ldr	r1, [pc, #276]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	60cb      	str	r3, [r1, #12]
 8003bc0:	e028      	b.n	8003c14 <HAL_RCC_OscConfig+0x1c4>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	da0a      	bge.n	8003be0 <HAL_RCC_OscConfig+0x190>
 8003bca:	4b41      	ldr	r3, [pc, #260]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	015b      	lsls	r3, r3, #5
 8003bd8:	493d      	ldr	r1, [pc, #244]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	60cb      	str	r3, [r1, #12]
 8003bde:	e019      	b.n	8003c14 <HAL_RCC_OscConfig+0x1c4>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003be8:	d30a      	bcc.n	8003c00 <HAL_RCC_OscConfig+0x1b0>
 8003bea:	4b39      	ldr	r3, [pc, #228]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	029b      	lsls	r3, r3, #10
 8003bf8:	4935      	ldr	r1, [pc, #212]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	60cb      	str	r3, [r1, #12]
 8003bfe:	e009      	b.n	8003c14 <HAL_RCC_OscConfig+0x1c4>
 8003c00:	4b33      	ldr	r3, [pc, #204]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	03db      	lsls	r3, r3, #15
 8003c0e:	4930      	ldr	r1, [pc, #192]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10a      	bne.n	8003c30 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f001 f940 	bl	8004ea4 <RCC_SetFlashLatencyFromMSIRange>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f000 bde5 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003c30:	f001 f8e2 	bl	8004df8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c34:	4b27      	ldr	r3, [pc, #156]	@ (8003cd4 <HAL_RCC_OscConfig+0x284>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fe fb73 	bl	8002324 <HAL_InitTick>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003c44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f000 808a 	beq.w	8003d62 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003c4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c52:	f000 bdd2 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d066      	beq.n	8003d2c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a1b      	ldr	r2, [pc, #108]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003c64:	f043 0301 	orr.w	r3, r3, #1
 8003c68:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003c6a:	f7fe fbe5 	bl	8002438 <HAL_GetTick>
 8003c6e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003c70:	e009      	b.n	8003c86 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c72:	f7fe fbe1 	bl	8002438 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d902      	bls.n	8003c86 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	f000 bdba 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003c86:	4b12      	ldr	r3, [pc, #72]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0ef      	beq.n	8003c72 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003c92:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	4a0e      	ldr	r2, [pc, #56]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003c98:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c9c:	6093      	str	r3, [r2, #8]
 8003c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003caa:	4909      	ldr	r1, [pc, #36]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003cb8:	d30e      	bcc.n	8003cd8 <HAL_RCC_OscConfig+0x288>
 8003cba:	4b05      	ldr	r3, [pc, #20]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f023 021f 	bic.w	r2, r3, #31
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	4902      	ldr	r1, [pc, #8]	@ (8003cd0 <HAL_RCC_OscConfig+0x280>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60cb      	str	r3, [r1, #12]
 8003ccc:	e04a      	b.n	8003d64 <HAL_RCC_OscConfig+0x314>
 8003cce:	bf00      	nop
 8003cd0:	46020c00 	.word	0x46020c00
 8003cd4:	20000018 	.word	0x20000018
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	da0a      	bge.n	8003cf6 <HAL_RCC_OscConfig+0x2a6>
 8003ce0:	4b98      	ldr	r3, [pc, #608]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	015b      	lsls	r3, r3, #5
 8003cee:	4995      	ldr	r1, [pc, #596]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	60cb      	str	r3, [r1, #12]
 8003cf4:	e036      	b.n	8003d64 <HAL_RCC_OscConfig+0x314>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cfe:	d30a      	bcc.n	8003d16 <HAL_RCC_OscConfig+0x2c6>
 8003d00:	4b90      	ldr	r3, [pc, #576]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a1b      	ldr	r3, [r3, #32]
 8003d0c:	029b      	lsls	r3, r3, #10
 8003d0e:	498d      	ldr	r1, [pc, #564]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60cb      	str	r3, [r1, #12]
 8003d14:	e026      	b.n	8003d64 <HAL_RCC_OscConfig+0x314>
 8003d16:	4b8b      	ldr	r3, [pc, #556]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	03db      	lsls	r3, r3, #15
 8003d24:	4987      	ldr	r1, [pc, #540]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	60cb      	str	r3, [r1, #12]
 8003d2a:	e01b      	b.n	8003d64 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8003d2c:	4b85      	ldr	r3, [pc, #532]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a84      	ldr	r2, [pc, #528]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003d38:	f7fe fb7e 	bl	8002438 <HAL_GetTick>
 8003d3c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003d3e:	e009      	b.n	8003d54 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d40:	f7fe fb7a 	bl	8002438 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d902      	bls.n	8003d54 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	f000 bd53 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003d54:	4b7b      	ldr	r3, [pc, #492]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0304 	and.w	r3, r3, #4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1ef      	bne.n	8003d40 <HAL_RCC_OscConfig+0x2f0>
 8003d60:	e000      	b.n	8003d64 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003d62:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 808b 	beq.w	8003e88 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	d005      	beq.n	8003d84 <HAL_RCC_OscConfig+0x334>
 8003d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7a:	2b0c      	cmp	r3, #12
 8003d7c:	d109      	bne.n	8003d92 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d80:	2b03      	cmp	r3, #3
 8003d82:	d106      	bne.n	8003d92 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d17d      	bne.n	8003e88 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	f000 bd34 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d9a:	d106      	bne.n	8003daa <HAL_RCC_OscConfig+0x35a>
 8003d9c:	4b69      	ldr	r3, [pc, #420]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a68      	ldr	r2, [pc, #416]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003da2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003da6:	6013      	str	r3, [r2, #0]
 8003da8:	e041      	b.n	8003e2e <HAL_RCC_OscConfig+0x3de>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003db2:	d112      	bne.n	8003dda <HAL_RCC_OscConfig+0x38a>
 8003db4:	4b63      	ldr	r3, [pc, #396]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a62      	ldr	r2, [pc, #392]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003dba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dbe:	6013      	str	r3, [r2, #0]
 8003dc0:	4b60      	ldr	r3, [pc, #384]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a5f      	ldr	r2, [pc, #380]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003dc6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003dca:	6013      	str	r3, [r2, #0]
 8003dcc:	4b5d      	ldr	r3, [pc, #372]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a5c      	ldr	r2, [pc, #368]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd6:	6013      	str	r3, [r2, #0]
 8003dd8:	e029      	b.n	8003e2e <HAL_RCC_OscConfig+0x3de>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003de2:	d112      	bne.n	8003e0a <HAL_RCC_OscConfig+0x3ba>
 8003de4:	4b57      	ldr	r3, [pc, #348]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a56      	ldr	r2, [pc, #344]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003dea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dee:	6013      	str	r3, [r2, #0]
 8003df0:	4b54      	ldr	r3, [pc, #336]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a53      	ldr	r2, [pc, #332]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003df6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	4b51      	ldr	r3, [pc, #324]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a50      	ldr	r2, [pc, #320]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e06:	6013      	str	r3, [r2, #0]
 8003e08:	e011      	b.n	8003e2e <HAL_RCC_OscConfig+0x3de>
 8003e0a:	4b4e      	ldr	r3, [pc, #312]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a4d      	ldr	r2, [pc, #308]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	4b4b      	ldr	r3, [pc, #300]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a4a      	ldr	r2, [pc, #296]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e20:	6013      	str	r3, [r2, #0]
 8003e22:	4b48      	ldr	r3, [pc, #288]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a47      	ldr	r2, [pc, #284]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e28:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003e2c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d014      	beq.n	8003e60 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8003e36:	f7fe faff 	bl	8002438 <HAL_GetTick>
 8003e3a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e3c:	e009      	b.n	8003e52 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e3e:	f7fe fafb 	bl	8002438 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b64      	cmp	r3, #100	@ 0x64
 8003e4a:	d902      	bls.n	8003e52 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	f000 bcd4 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e52:	4b3c      	ldr	r3, [pc, #240]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0ef      	beq.n	8003e3e <HAL_RCC_OscConfig+0x3ee>
 8003e5e:	e013      	b.n	8003e88 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003e60:	f7fe faea 	bl	8002438 <HAL_GetTick>
 8003e64:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e66:	e009      	b.n	8003e7c <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e68:	f7fe fae6 	bl	8002438 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b64      	cmp	r3, #100	@ 0x64
 8003e74:	d902      	bls.n	8003e7c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	f000 bcbf 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e7c:	4b31      	ldr	r3, [pc, #196]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1ef      	bne.n	8003e68 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d05f      	beq.n	8003f54 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d005      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x456>
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e9c:	2b0c      	cmp	r3, #12
 8003e9e:	d114      	bne.n	8003eca <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d111      	bne.n	8003eca <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d102      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	f000 bca3 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003eb4:	4b23      	ldr	r3, [pc, #140]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	041b      	lsls	r3, r3, #16
 8003ec2:	4920      	ldr	r1, [pc, #128]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003ec8:	e044      	b.n	8003f54 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d024      	beq.n	8003f1c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8003ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003edc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003ede:	f7fe faab 	bl	8002438 <HAL_GetTick>
 8003ee2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ee4:	e009      	b.n	8003efa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee6:	f7fe faa7 	bl	8002438 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d902      	bls.n	8003efa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	f000 bc80 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003efa:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0ef      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003f06:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	041b      	lsls	r3, r3, #16
 8003f14:	490b      	ldr	r1, [pc, #44]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	610b      	str	r3, [r1, #16]
 8003f1a:	e01b      	b.n	8003f54 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8003f1c:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a08      	ldr	r2, [pc, #32]	@ (8003f44 <HAL_RCC_OscConfig+0x4f4>)
 8003f22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f26:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003f28:	f7fe fa86 	bl	8002438 <HAL_GetTick>
 8003f2c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f2e:	e00b      	b.n	8003f48 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f30:	f7fe fa82 	bl	8002438 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d904      	bls.n	8003f48 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	f000 bc5b 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
 8003f44:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f48:	4baf      	ldr	r3, [pc, #700]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1ed      	bne.n	8003f30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0308 	and.w	r3, r3, #8
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 80c8 	beq.w	80040f2 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8003f62:	2300      	movs	r3, #0
 8003f64:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f68:	4ba7      	ldr	r3, [pc, #668]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8003f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f6e:	f003 0304 	and.w	r3, r3, #4
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d111      	bne.n	8003f9a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f76:	4ba4      	ldr	r3, [pc, #656]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8003f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f7c:	4aa2      	ldr	r2, [pc, #648]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8003f7e:	f043 0304 	orr.w	r3, r3, #4
 8003f82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003f86:	4ba0      	ldr	r3, [pc, #640]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8003f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	617b      	str	r3, [r7, #20]
 8003f92:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8003f94:	2301      	movs	r3, #1
 8003f96:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003f9a:	4b9c      	ldr	r3, [pc, #624]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 8003f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d119      	bne.n	8003fda <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003fa6:	4b99      	ldr	r3, [pc, #612]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 8003fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003faa:	4a98      	ldr	r2, [pc, #608]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 8003fac:	f043 0301 	orr.w	r3, r3, #1
 8003fb0:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fb2:	f7fe fa41 	bl	8002438 <HAL_GetTick>
 8003fb6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003fb8:	e009      	b.n	8003fce <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fba:	f7fe fa3d 	bl	8002438 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d902      	bls.n	8003fce <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	f000 bc16 	b.w	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003fce:	4b8f      	ldr	r3, [pc, #572]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d0ef      	beq.n	8003fba <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d05f      	beq.n	80040a2 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8003fe2:	4b89      	ldr	r3, [pc, #548]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8003fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fe8:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	699a      	ldr	r2, [r3, #24]
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d037      	beq.n	8004068 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d006      	beq.n	8004010 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e3f4      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d01b      	beq.n	8004052 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800401a:	4b7b      	ldr	r3, [pc, #492]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 800401c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004020:	4a79      	ldr	r2, [pc, #484]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004022:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004026:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800402a:	f7fe fa05 	bl	8002438 <HAL_GetTick>
 800402e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004030:	e008      	b.n	8004044 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004032:	f7fe fa01 	bl	8002438 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	2b05      	cmp	r3, #5
 800403e:	d901      	bls.n	8004044 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e3da      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004044:	4b70      	ldr	r3, [pc, #448]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004046:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800404a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1ef      	bne.n	8004032 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8004052:	4b6d      	ldr	r3, [pc, #436]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004054:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004058:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	4969      	ldr	r1, [pc, #420]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004062:	4313      	orrs	r3, r2
 8004064:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8004068:	4b67      	ldr	r3, [pc, #412]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 800406a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800406e:	4a66      	ldr	r2, [pc, #408]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004070:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004074:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004078:	f7fe f9de 	bl	8002438 <HAL_GetTick>
 800407c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800407e:	e008      	b.n	8004092 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004080:	f7fe f9da 	bl	8002438 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b05      	cmp	r3, #5
 800408c:	d901      	bls.n	8004092 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e3b3      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004092:	4b5d      	ldr	r3, [pc, #372]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004094:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004098:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0ef      	beq.n	8004080 <HAL_RCC_OscConfig+0x630>
 80040a0:	e01b      	b.n	80040da <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80040a2:	4b59      	ldr	r3, [pc, #356]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80040a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040a8:	4a57      	ldr	r2, [pc, #348]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80040aa:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80040ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80040b2:	f7fe f9c1 	bl	8002438 <HAL_GetTick>
 80040b6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80040b8:	e008      	b.n	80040cc <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040ba:	f7fe f9bd 	bl	8002438 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b05      	cmp	r3, #5
 80040c6:	d901      	bls.n	80040cc <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e396      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80040cc:	4b4e      	ldr	r3, [pc, #312]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80040ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1ef      	bne.n	80040ba <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040da:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d107      	bne.n	80040f2 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e2:	4b49      	ldr	r3, [pc, #292]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80040e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040e8:	4a47      	ldr	r2, [pc, #284]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80040ea:	f023 0304 	bic.w	r3, r3, #4
 80040ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 8111 	beq.w	8004322 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004100:	2300      	movs	r3, #0
 8004102:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004106:	4b40      	ldr	r3, [pc, #256]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004108:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800410c:	f003 0304 	and.w	r3, r3, #4
 8004110:	2b00      	cmp	r3, #0
 8004112:	d111      	bne.n	8004138 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004114:	4b3c      	ldr	r3, [pc, #240]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004116:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800411a:	4a3b      	ldr	r2, [pc, #236]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 800411c:	f043 0304 	orr.w	r3, r3, #4
 8004120:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004124:	4b38      	ldr	r3, [pc, #224]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004126:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	613b      	str	r3, [r7, #16]
 8004130:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004132:	2301      	movs	r3, #1
 8004134:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004138:	4b34      	ldr	r3, [pc, #208]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 800413a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d118      	bne.n	8004176 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004144:	4b31      	ldr	r3, [pc, #196]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 8004146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004148:	4a30      	ldr	r2, [pc, #192]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 800414a:	f043 0301 	orr.w	r3, r3, #1
 800414e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004150:	f7fe f972 	bl	8002438 <HAL_GetTick>
 8004154:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004156:	e008      	b.n	800416a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004158:	f7fe f96e 	bl	8002438 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d901      	bls.n	800416a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e347      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800416a:	4b28      	ldr	r3, [pc, #160]	@ (800420c <HAL_RCC_OscConfig+0x7bc>)
 800416c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b00      	cmp	r3, #0
 8004174:	d0f0      	beq.n	8004158 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d01f      	beq.n	80041c2 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 0304 	and.w	r3, r3, #4
 800418a:	2b00      	cmp	r3, #0
 800418c:	d010      	beq.n	80041b0 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800418e:	4b1e      	ldr	r3, [pc, #120]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004194:	4a1c      	ldr	r2, [pc, #112]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 8004196:	f043 0304 	orr.w	r3, r3, #4
 800419a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800419e:	4b1a      	ldr	r3, [pc, #104]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041a4:	4a18      	ldr	r2, [pc, #96]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041a6:	f043 0301 	orr.w	r3, r3, #1
 80041aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041ae:	e018      	b.n	80041e2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80041b0:	4b15      	ldr	r3, [pc, #84]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041b6:	4a14      	ldr	r2, [pc, #80]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041b8:	f043 0301 	orr.w	r3, r3, #1
 80041bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80041c0:	e00f      	b.n	80041e2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80041c2:	4b11      	ldr	r3, [pc, #68]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041c8:	4a0f      	ldr	r2, [pc, #60]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041ca:	f023 0301 	bic.w	r3, r3, #1
 80041ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80041d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041d8:	4a0b      	ldr	r2, [pc, #44]	@ (8004208 <HAL_RCC_OscConfig+0x7b8>)
 80041da:	f023 0304 	bic.w	r3, r3, #4
 80041de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d057      	beq.n	800429a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80041ea:	f7fe f925 	bl	8002438 <HAL_GetTick>
 80041ee:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041f0:	e00e      	b.n	8004210 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f2:	f7fe f921 	bl	8002438 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004200:	4293      	cmp	r3, r2
 8004202:	d905      	bls.n	8004210 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e2f8      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
 8004208:	46020c00 	.word	0x46020c00
 800420c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004210:	4b9c      	ldr	r3, [pc, #624]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004212:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0e9      	beq.n	80041f2 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004226:	2b00      	cmp	r3, #0
 8004228:	d01b      	beq.n	8004262 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800422a:	4b96      	ldr	r3, [pc, #600]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800422c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004230:	4a94      	ldr	r2, [pc, #592]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004236:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800423a:	e00a      	b.n	8004252 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423c:	f7fe f8fc 	bl	8002438 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800424a:	4293      	cmp	r3, r2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e2d3      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004252:	4b8c      	ldr	r3, [pc, #560]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004254:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004258:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0ed      	beq.n	800423c <HAL_RCC_OscConfig+0x7ec>
 8004260:	e053      	b.n	800430a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004262:	4b88      	ldr	r3, [pc, #544]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004264:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004268:	4a86      	ldr	r2, [pc, #536]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800426a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800426e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004272:	e00a      	b.n	800428a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004274:	f7fe f8e0 	bl	8002438 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004282:	4293      	cmp	r3, r2
 8004284:	d901      	bls.n	800428a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e2b7      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800428a:	4b7e      	ldr	r3, [pc, #504]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800428c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1ed      	bne.n	8004274 <HAL_RCC_OscConfig+0x824>
 8004298:	e037      	b.n	800430a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800429a:	f7fe f8cd 	bl	8002438 <HAL_GetTick>
 800429e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042a0:	e00a      	b.n	80042b8 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a2:	f7fe f8c9 	bl	8002438 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e2a0      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042b8:	4b72      	ldr	r3, [pc, #456]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80042ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1ed      	bne.n	80042a2 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80042c6:	4b6f      	ldr	r3, [pc, #444]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80042c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d01a      	beq.n	800430a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80042d4:	4b6b      	ldr	r3, [pc, #428]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80042d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042da:	4a6a      	ldr	r2, [pc, #424]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80042dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042e0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80042e4:	e00a      	b.n	80042fc <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042e6:	f7fe f8a7 	bl	8002438 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d901      	bls.n	80042fc <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e27e      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80042fc:	4b61      	ldr	r3, [pc, #388]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80042fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004302:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1ed      	bne.n	80042e6 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800430a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800430e:	2b01      	cmp	r3, #1
 8004310:	d107      	bne.n	8004322 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004312:	4b5c      	ldr	r3, [pc, #368]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004318:	4a5a      	ldr	r2, [pc, #360]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800431a:	f023 0304 	bic.w	r3, r3, #4
 800431e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0320 	and.w	r3, r3, #32
 800432a:	2b00      	cmp	r3, #0
 800432c:	d036      	beq.n	800439c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004332:	2b00      	cmp	r3, #0
 8004334:	d019      	beq.n	800436a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8004336:	4b53      	ldr	r3, [pc, #332]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a52      	ldr	r2, [pc, #328]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800433c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004340:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004342:	f7fe f879 	bl	8002438 <HAL_GetTick>
 8004346:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004348:	e008      	b.n	800435c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800434a:	f7fe f875 	bl	8002438 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d901      	bls.n	800435c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e24e      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800435c:	4b49      	ldr	r3, [pc, #292]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0f0      	beq.n	800434a <HAL_RCC_OscConfig+0x8fa>
 8004368:	e018      	b.n	800439c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800436a:	4b46      	ldr	r3, [pc, #280]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a45      	ldr	r2, [pc, #276]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004370:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004374:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004376:	f7fe f85f 	bl	8002438 <HAL_GetTick>
 800437a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800437c:	e008      	b.n	8004390 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800437e:	f7fe f85b 	bl	8002438 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e234      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004390:	4b3c      	ldr	r3, [pc, #240]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d1f0      	bne.n	800437e <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d036      	beq.n	8004416 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d019      	beq.n	80043e4 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80043b0:	4b34      	ldr	r3, [pc, #208]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a33      	ldr	r2, [pc, #204]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80043b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043ba:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80043bc:	f7fe f83c 	bl	8002438 <HAL_GetTick>
 80043c0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80043c4:	f7fe f838 	bl	8002438 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e211      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80043d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0f0      	beq.n	80043c4 <HAL_RCC_OscConfig+0x974>
 80043e2:	e018      	b.n	8004416 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80043e4:	4b27      	ldr	r3, [pc, #156]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a26      	ldr	r2, [pc, #152]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 80043ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043ee:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80043f0:	f7fe f822 	bl	8002438 <HAL_GetTick>
 80043f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80043f8:	f7fe f81e 	bl	8002438 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e1f7      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800440a:	4b1e      	ldr	r3, [pc, #120]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1f0      	bne.n	80043f8 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800441e:	2b00      	cmp	r3, #0
 8004420:	d07f      	beq.n	8004522 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004426:	2b00      	cmp	r3, #0
 8004428:	d062      	beq.n	80044f0 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800442a:	4b16      	ldr	r3, [pc, #88]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	4a15      	ldr	r2, [pc, #84]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004430:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004434:	6093      	str	r3, [r2, #8]
 8004436:	4b13      	ldr	r3, [pc, #76]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004442:	4910      	ldr	r1, [pc, #64]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004444:	4313      	orrs	r3, r2
 8004446:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004450:	d309      	bcc.n	8004466 <HAL_RCC_OscConfig+0xa16>
 8004452:	4b0c      	ldr	r3, [pc, #48]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f023 021f 	bic.w	r2, r3, #31
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	4909      	ldr	r1, [pc, #36]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004460:	4313      	orrs	r3, r2
 8004462:	60cb      	str	r3, [r1, #12]
 8004464:	e02a      	b.n	80044bc <HAL_RCC_OscConfig+0xa6c>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446a:	2b00      	cmp	r3, #0
 800446c:	da0c      	bge.n	8004488 <HAL_RCC_OscConfig+0xa38>
 800446e:	4b05      	ldr	r3, [pc, #20]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	015b      	lsls	r3, r3, #5
 800447c:	4901      	ldr	r1, [pc, #4]	@ (8004484 <HAL_RCC_OscConfig+0xa34>)
 800447e:	4313      	orrs	r3, r2
 8004480:	60cb      	str	r3, [r1, #12]
 8004482:	e01b      	b.n	80044bc <HAL_RCC_OscConfig+0xa6c>
 8004484:	46020c00 	.word	0x46020c00
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004490:	d30a      	bcc.n	80044a8 <HAL_RCC_OscConfig+0xa58>
 8004492:	4ba1      	ldr	r3, [pc, #644]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	029b      	lsls	r3, r3, #10
 80044a0:	499d      	ldr	r1, [pc, #628]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	60cb      	str	r3, [r1, #12]
 80044a6:	e009      	b.n	80044bc <HAL_RCC_OscConfig+0xa6c>
 80044a8:	4b9b      	ldr	r3, [pc, #620]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	03db      	lsls	r3, r3, #15
 80044b6:	4998      	ldr	r1, [pc, #608]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80044bc:	4b96      	ldr	r3, [pc, #600]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a95      	ldr	r2, [pc, #596]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044c2:	f043 0310 	orr.w	r3, r3, #16
 80044c6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80044c8:	f7fd ffb6 	bl	8002438 <HAL_GetTick>
 80044cc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80044d0:	f7fd ffb2 	bl	8002438 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e18b      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80044e2:	4b8d      	ldr	r3, [pc, #564]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0320 	and.w	r3, r3, #32
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0f0      	beq.n	80044d0 <HAL_RCC_OscConfig+0xa80>
 80044ee:	e018      	b.n	8004522 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80044f0:	4b89      	ldr	r3, [pc, #548]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a88      	ldr	r2, [pc, #544]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80044f6:	f023 0310 	bic.w	r3, r3, #16
 80044fa:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80044fc:	f7fd ff9c 	bl	8002438 <HAL_GetTick>
 8004500:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004504:	f7fd ff98 	bl	8002438 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e171      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004516:	4b80      	ldr	r3, [pc, #512]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0320 	and.w	r3, r3, #32
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f0      	bne.n	8004504 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004526:	2b00      	cmp	r3, #0
 8004528:	f000 8166 	beq.w	80047f8 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 800452c:	2300      	movs	r3, #0
 800452e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004532:	4b79      	ldr	r3, [pc, #484]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	f003 030c 	and.w	r3, r3, #12
 800453a:	2b0c      	cmp	r3, #12
 800453c:	f000 80f2 	beq.w	8004724 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004544:	2b02      	cmp	r3, #2
 8004546:	f040 80c5 	bne.w	80046d4 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800454a:	4b73      	ldr	r3, [pc, #460]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a72      	ldr	r2, [pc, #456]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004550:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004554:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004556:	f7fd ff6f 	bl	8002438 <HAL_GetTick>
 800455a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800455c:	e008      	b.n	8004570 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800455e:	f7fd ff6b 	bl	8002438 <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	2b02      	cmp	r3, #2
 800456a:	d901      	bls.n	8004570 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e144      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004570:	4b69      	ldr	r3, [pc, #420]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1f0      	bne.n	800455e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800457c:	4b66      	ldr	r3, [pc, #408]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800457e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004582:	f003 0304 	and.w	r3, r3, #4
 8004586:	2b00      	cmp	r3, #0
 8004588:	d111      	bne.n	80045ae <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800458a:	4b63      	ldr	r3, [pc, #396]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800458c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004590:	4a61      	ldr	r2, [pc, #388]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004592:	f043 0304 	orr.w	r3, r3, #4
 8004596:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800459a:	4b5f      	ldr	r3, [pc, #380]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800459c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	60fb      	str	r3, [r7, #12]
 80045a6:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80045a8:	2301      	movs	r3, #1
 80045aa:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80045ae:	4b5b      	ldr	r3, [pc, #364]	@ (800471c <HAL_RCC_OscConfig+0xccc>)
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045ba:	d102      	bne.n	80045c2 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80045bc:	2301      	movs	r3, #1
 80045be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80045c2:	4b56      	ldr	r3, [pc, #344]	@ (800471c <HAL_RCC_OscConfig+0xccc>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	4a55      	ldr	r2, [pc, #340]	@ (800471c <HAL_RCC_OscConfig+0xccc>)
 80045c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045cc:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80045ce:	4b52      	ldr	r3, [pc, #328]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80045d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80045d6:	f023 0303 	bic.w	r3, r3, #3
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80045e2:	3a01      	subs	r2, #1
 80045e4:	0212      	lsls	r2, r2, #8
 80045e6:	4311      	orrs	r1, r2
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80045ec:	430a      	orrs	r2, r1
 80045ee:	494a      	ldr	r1, [pc, #296]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80045f4:	4b48      	ldr	r3, [pc, #288]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80045f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045f8:	4b49      	ldr	r3, [pc, #292]	@ (8004720 <HAL_RCC_OscConfig+0xcd0>)
 80045fa:	4013      	ands	r3, r2
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004600:	3a01      	subs	r2, #1
 8004602:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800460a:	3a01      	subs	r2, #1
 800460c:	0252      	lsls	r2, r2, #9
 800460e:	b292      	uxth	r2, r2
 8004610:	4311      	orrs	r1, r2
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004616:	3a01      	subs	r2, #1
 8004618:	0412      	lsls	r2, r2, #16
 800461a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800461e:	4311      	orrs	r1, r2
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004624:	3a01      	subs	r2, #1
 8004626:	0612      	lsls	r2, r2, #24
 8004628:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800462c:	430a      	orrs	r2, r1
 800462e:	493a      	ldr	r1, [pc, #232]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004630:	4313      	orrs	r3, r2
 8004632:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004634:	4b38      	ldr	r3, [pc, #224]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004638:	4a37      	ldr	r2, [pc, #220]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800463a:	f023 0310 	bic.w	r3, r3, #16
 800463e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004644:	4a34      	ldr	r2, [pc, #208]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800464a:	4b33      	ldr	r3, [pc, #204]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800464c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464e:	4a32      	ldr	r2, [pc, #200]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004650:	f043 0310 	orr.w	r3, r3, #16
 8004654:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8004656:	4b30      	ldr	r3, [pc, #192]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465a:	f023 020c 	bic.w	r2, r3, #12
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004662:	492d      	ldr	r1, [pc, #180]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004664:	4313      	orrs	r3, r2
 8004666:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8004668:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800466c:	2b01      	cmp	r3, #1
 800466e:	d105      	bne.n	800467c <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004670:	4b2a      	ldr	r3, [pc, #168]	@ (800471c <HAL_RCC_OscConfig+0xccc>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4a29      	ldr	r2, [pc, #164]	@ (800471c <HAL_RCC_OscConfig+0xccc>)
 8004676:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800467a:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 800467c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004680:	2b01      	cmp	r3, #1
 8004682:	d107      	bne.n	8004694 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8004684:	4b24      	ldr	r3, [pc, #144]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004686:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800468a:	4a23      	ldr	r2, [pc, #140]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800468c:	f023 0304 	bic.w	r3, r3, #4
 8004690:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8004694:	4b20      	ldr	r3, [pc, #128]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a1f      	ldr	r2, [pc, #124]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800469a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800469e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80046a0:	f7fd feca 	bl	8002438 <HAL_GetTick>
 80046a4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a8:	f7fd fec6 	bl	8002438 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e09f      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80046ba:	4b17      	ldr	r3, [pc, #92]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d0f0      	beq.n	80046a8 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80046c6:	4b14      	ldr	r3, [pc, #80]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80046c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ca:	4a13      	ldr	r2, [pc, #76]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80046cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046d0:	6293      	str	r3, [r2, #40]	@ 0x28
 80046d2:	e091      	b.n	80047f8 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80046d4:	4b10      	ldr	r3, [pc, #64]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a0f      	ldr	r2, [pc, #60]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80046da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046de:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80046e0:	f7fd feaa 	bl	8002438 <HAL_GetTick>
 80046e4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e8:	f7fd fea6 	bl	8002438 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e07f      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80046fa:	4b07      	ldr	r3, [pc, #28]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f0      	bne.n	80046e8 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004706:	4b04      	ldr	r3, [pc, #16]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	4a03      	ldr	r2, [pc, #12]	@ (8004718 <HAL_RCC_OscConfig+0xcc8>)
 800470c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004710:	f023 0303 	bic.w	r3, r3, #3
 8004714:	6293      	str	r3, [r2, #40]	@ 0x28
 8004716:	e06f      	b.n	80047f8 <HAL_RCC_OscConfig+0xda8>
 8004718:	46020c00 	.word	0x46020c00
 800471c:	46020800 	.word	0x46020800
 8004720:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004724:	4b37      	ldr	r3, [pc, #220]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 8004726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004728:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800472a:	4b36      	ldr	r3, [pc, #216]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 800472c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800472e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	2b01      	cmp	r3, #1
 8004736:	d039      	beq.n	80047ac <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f003 0203 	and.w	r2, r3, #3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004742:	429a      	cmp	r2, r3
 8004744:	d132      	bne.n	80047ac <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	0a1b      	lsrs	r3, r3, #8
 800474a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004752:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004754:	429a      	cmp	r2, r3
 8004756:	d129      	bne.n	80047ac <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004762:	429a      	cmp	r2, r3
 8004764:	d122      	bne.n	80047ac <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004770:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004772:	429a      	cmp	r2, r3
 8004774:	d11a      	bne.n	80047ac <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	0a5b      	lsrs	r3, r3, #9
 800477a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004782:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004784:	429a      	cmp	r2, r3
 8004786:	d111      	bne.n	80047ac <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	0c1b      	lsrs	r3, r3, #16
 800478c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004794:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004796:	429a      	cmp	r2, r3
 8004798:	d108      	bne.n	80047ac <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	0e1b      	lsrs	r3, r3, #24
 800479e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047a6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d001      	beq.n	80047b0 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e024      	b.n	80047fa <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80047b0:	4b14      	ldr	r3, [pc, #80]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 80047b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b4:	08db      	lsrs	r3, r3, #3
 80047b6:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80047be:	429a      	cmp	r2, r3
 80047c0:	d01a      	beq.n	80047f8 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80047c2:	4b10      	ldr	r3, [pc, #64]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 80047c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 80047c8:	f023 0310 	bic.w	r3, r3, #16
 80047cc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ce:	f7fd fe33 	bl	8002438 <HAL_GetTick>
 80047d2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80047d4:	bf00      	nop
 80047d6:	f7fd fe2f 	bl	8002438 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047de:	4293      	cmp	r3, r2
 80047e0:	d0f9      	beq.n	80047d6 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047e6:	4a07      	ldr	r2, [pc, #28]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 80047e8:	00db      	lsls	r3, r3, #3
 80047ea:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80047ec:	4b05      	ldr	r3, [pc, #20]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 80047ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f0:	4a04      	ldr	r2, [pc, #16]	@ (8004804 <HAL_RCC_OscConfig+0xdb4>)
 80047f2:	f043 0310 	orr.w	r3, r3, #16
 80047f6:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3738      	adds	r7, #56	@ 0x38
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	46020c00 	.word	0x46020c00

08004808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d101      	bne.n	800481c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e1d9      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800481c:	4b9b      	ldr	r3, [pc, #620]	@ (8004a8c <HAL_RCC_ClockConfig+0x284>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 030f 	and.w	r3, r3, #15
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	429a      	cmp	r2, r3
 8004828:	d910      	bls.n	800484c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800482a:	4b98      	ldr	r3, [pc, #608]	@ (8004a8c <HAL_RCC_ClockConfig+0x284>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f023 020f 	bic.w	r2, r3, #15
 8004832:	4996      	ldr	r1, [pc, #600]	@ (8004a8c <HAL_RCC_ClockConfig+0x284>)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	4313      	orrs	r3, r2
 8004838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800483a:	4b94      	ldr	r3, [pc, #592]	@ (8004a8c <HAL_RCC_ClockConfig+0x284>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 030f 	and.w	r3, r3, #15
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	429a      	cmp	r2, r3
 8004846:	d001      	beq.n	800484c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e1c1      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0310 	and.w	r3, r3, #16
 8004854:	2b00      	cmp	r3, #0
 8004856:	d010      	beq.n	800487a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	695a      	ldr	r2, [r3, #20]
 800485c:	4b8c      	ldr	r3, [pc, #560]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004864:	429a      	cmp	r2, r3
 8004866:	d908      	bls.n	800487a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004868:	4b89      	ldr	r3, [pc, #548]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 800486a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	4986      	ldr	r1, [pc, #536]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004876:	4313      	orrs	r3, r2
 8004878:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	2b00      	cmp	r3, #0
 8004884:	d012      	beq.n	80048ac <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691a      	ldr	r2, [r3, #16]
 800488a:	4b81      	ldr	r3, [pc, #516]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	091b      	lsrs	r3, r3, #4
 8004890:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004894:	429a      	cmp	r2, r3
 8004896:	d909      	bls.n	80048ac <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004898:	4b7d      	ldr	r3, [pc, #500]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 800489a:	6a1b      	ldr	r3, [r3, #32]
 800489c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	497a      	ldr	r1, [pc, #488]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80048a8:	4313      	orrs	r3, r2
 80048aa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d010      	beq.n	80048da <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	4b74      	ldr	r3, [pc, #464]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d908      	bls.n	80048da <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80048c8:	4b71      	ldr	r3, [pc, #452]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	496e      	ldr	r1, [pc, #440]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d010      	beq.n	8004908 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	4b69      	ldr	r3, [pc, #420]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80048ec:	6a1b      	ldr	r3, [r3, #32]
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d908      	bls.n	8004908 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80048f6:	4b66      	ldr	r3, [pc, #408]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	f023 020f 	bic.w	r2, r3, #15
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	4963      	ldr	r1, [pc, #396]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004904:	4313      	orrs	r3, r2
 8004906:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 80d2 	beq.w	8004aba <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004916:	2300      	movs	r3, #0
 8004918:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b03      	cmp	r3, #3
 8004920:	d143      	bne.n	80049aa <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004922:	4b5b      	ldr	r3, [pc, #364]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004924:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d110      	bne.n	8004952 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004930:	4b57      	ldr	r3, [pc, #348]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004936:	4a56      	ldr	r2, [pc, #344]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004938:	f043 0304 	orr.w	r3, r3, #4
 800493c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004940:	4b53      	ldr	r3, [pc, #332]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004946:	f003 0304 	and.w	r3, r3, #4
 800494a:	60bb      	str	r3, [r7, #8]
 800494c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800494e:	2301      	movs	r3, #1
 8004950:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004952:	f7fd fd71 	bl	8002438 <HAL_GetTick>
 8004956:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004958:	4b4e      	ldr	r3, [pc, #312]	@ (8004a94 <HAL_RCC_ClockConfig+0x28c>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00f      	beq.n	8004984 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004964:	e008      	b.n	8004978 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004966:	f7fd fd67 	bl	8002438 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d901      	bls.n	8004978 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e12b      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004978:	4b46      	ldr	r3, [pc, #280]	@ (8004a94 <HAL_RCC_ClockConfig+0x28c>)
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d0f0      	beq.n	8004966 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004984:	7dfb      	ldrb	r3, [r7, #23]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d107      	bne.n	800499a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800498a:	4b41      	ldr	r3, [pc, #260]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 800498c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004990:	4a3f      	ldr	r2, [pc, #252]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004992:	f023 0304 	bic.w	r3, r3, #4
 8004996:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800499a:	4b3d      	ldr	r3, [pc, #244]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d121      	bne.n	80049ea <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e112      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d107      	bne.n	80049c2 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049b2:	4b37      	ldr	r3, [pc, #220]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d115      	bne.n	80049ea <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e106      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d107      	bne.n	80049da <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80049ca:	4b31      	ldr	r3, [pc, #196]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0304 	and.w	r3, r3, #4
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d109      	bne.n	80049ea <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e0fa      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049da:	4b2d      	ldr	r3, [pc, #180]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e0f2      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80049ea:	4b29      	ldr	r3, [pc, #164]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	f023 0203 	bic.w	r2, r3, #3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	4926      	ldr	r1, [pc, #152]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80049fc:	f7fd fd1c 	bl	8002438 <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	2b03      	cmp	r3, #3
 8004a08:	d112      	bne.n	8004a30 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a0a:	e00a      	b.n	8004a22 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a0c:	f7fd fd14 	bl	8002438 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e0d6      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a22:	4b1b      	ldr	r3, [pc, #108]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f003 030c 	and.w	r3, r3, #12
 8004a2a:	2b0c      	cmp	r3, #12
 8004a2c:	d1ee      	bne.n	8004a0c <HAL_RCC_ClockConfig+0x204>
 8004a2e:	e044      	b.n	8004aba <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d112      	bne.n	8004a5e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a38:	e00a      	b.n	8004a50 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a3a:	f7fd fcfd 	bl	8002438 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d901      	bls.n	8004a50 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e0bf      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a50:	4b0f      	ldr	r3, [pc, #60]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	f003 030c 	and.w	r3, r3, #12
 8004a58:	2b08      	cmp	r3, #8
 8004a5a:	d1ee      	bne.n	8004a3a <HAL_RCC_ClockConfig+0x232>
 8004a5c:	e02d      	b.n	8004aba <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d123      	bne.n	8004aae <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004a66:	e00a      	b.n	8004a7e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a68:	f7fd fce6 	bl	8002438 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e0a8      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004a7e:	4b04      	ldr	r3, [pc, #16]	@ (8004a90 <HAL_RCC_ClockConfig+0x288>)
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	f003 030c 	and.w	r3, r3, #12
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1ee      	bne.n	8004a68 <HAL_RCC_ClockConfig+0x260>
 8004a8a:	e016      	b.n	8004aba <HAL_RCC_ClockConfig+0x2b2>
 8004a8c:	40022000 	.word	0x40022000
 8004a90:	46020c00 	.word	0x46020c00
 8004a94:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a98:	f7fd fcce 	bl	8002438 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e090      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004aae:	4b4a      	ldr	r3, [pc, #296]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004ab0:	69db      	ldr	r3, [r3, #28]
 8004ab2:	f003 030c 	and.w	r3, r3, #12
 8004ab6:	2b04      	cmp	r3, #4
 8004ab8:	d1ee      	bne.n	8004a98 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d010      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689a      	ldr	r2, [r3, #8]
 8004aca:	4b43      	ldr	r3, [pc, #268]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d208      	bcs.n	8004ae8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004ad6:	4b40      	ldr	r3, [pc, #256]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	f023 020f 	bic.w	r2, r3, #15
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	493d      	ldr	r1, [pc, #244]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ae8:	4b3c      	ldr	r3, [pc, #240]	@ (8004bdc <HAL_RCC_ClockConfig+0x3d4>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 030f 	and.w	r3, r3, #15
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d210      	bcs.n	8004b18 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af6:	4b39      	ldr	r3, [pc, #228]	@ (8004bdc <HAL_RCC_ClockConfig+0x3d4>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f023 020f 	bic.w	r2, r3, #15
 8004afe:	4937      	ldr	r1, [pc, #220]	@ (8004bdc <HAL_RCC_ClockConfig+0x3d4>)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b06:	4b35      	ldr	r3, [pc, #212]	@ (8004bdc <HAL_RCC_ClockConfig+0x3d4>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 030f 	and.w	r3, r3, #15
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d001      	beq.n	8004b18 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e05b      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0304 	and.w	r3, r3, #4
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d010      	beq.n	8004b46 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	4b2b      	ldr	r3, [pc, #172]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d208      	bcs.n	8004b46 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004b34:	4b28      	ldr	r3, [pc, #160]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	4925      	ldr	r1, [pc, #148]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0308 	and.w	r3, r3, #8
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d012      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	4b20      	ldr	r3, [pc, #128]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	091b      	lsrs	r3, r3, #4
 8004b5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d209      	bcs.n	8004b78 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004b64:	4b1c      	ldr	r3, [pc, #112]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	011b      	lsls	r3, r3, #4
 8004b72:	4919      	ldr	r1, [pc, #100]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0310 	and.w	r3, r3, #16
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d010      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	695a      	ldr	r2, [r3, #20]
 8004b88:	4b13      	ldr	r3, [pc, #76]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d208      	bcs.n	8004ba6 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004b94:	4b10      	ldr	r3, [pc, #64]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b98:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	490d      	ldr	r1, [pc, #52]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004ba6:	f000 f821 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8004baa:	4602      	mov	r2, r0
 8004bac:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd8 <HAL_RCC_ClockConfig+0x3d0>)
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	f003 030f 	and.w	r3, r3, #15
 8004bb4:	490a      	ldr	r1, [pc, #40]	@ (8004be0 <HAL_RCC_ClockConfig+0x3d8>)
 8004bb6:	5ccb      	ldrb	r3, [r1, r3]
 8004bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8004bbc:	4a09      	ldr	r2, [pc, #36]	@ (8004be4 <HAL_RCC_ClockConfig+0x3dc>)
 8004bbe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004bc0:	4b09      	ldr	r3, [pc, #36]	@ (8004be8 <HAL_RCC_ClockConfig+0x3e0>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7fd fbad 	bl	8002324 <HAL_InitTick>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	73fb      	strb	r3, [r7, #15]

  return status;
 8004bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	46020c00 	.word	0x46020c00
 8004bdc:	40022000 	.word	0x40022000
 8004be0:	0800b920 	.word	0x0800b920
 8004be4:	20000000 	.word	0x20000000
 8004be8:	20000018 	.word	0x20000018

08004bec <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b08b      	sub	sp, #44	@ 0x2c
 8004bf0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bfa:	4b78      	ldr	r3, [pc, #480]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	f003 030c 	and.w	r3, r3, #12
 8004c02:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c04:	4b75      	ldr	r3, [pc, #468]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c08:	f003 0303 	and.w	r3, r3, #3
 8004c0c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d005      	beq.n	8004c20 <HAL_RCC_GetSysClockFreq+0x34>
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	2b0c      	cmp	r3, #12
 8004c18:	d121      	bne.n	8004c5e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d11e      	bne.n	8004c5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004c20:	4b6e      	ldr	r3, [pc, #440]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d107      	bne.n	8004c3c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004c2c:	4b6b      	ldr	r3, [pc, #428]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004c32:	0b1b      	lsrs	r3, r3, #12
 8004c34:	f003 030f 	and.w	r3, r3, #15
 8004c38:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c3a:	e005      	b.n	8004c48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004c3c:	4b67      	ldr	r3, [pc, #412]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	0f1b      	lsrs	r3, r3, #28
 8004c42:	f003 030f 	and.w	r3, r3, #15
 8004c46:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004c48:	4a65      	ldr	r2, [pc, #404]	@ (8004de0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c50:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d110      	bne.n	8004c7a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004c5c:	e00d      	b.n	8004c7a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c5e:	4b5f      	ldr	r3, [pc, #380]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	f003 030c 	and.w	r3, r3, #12
 8004c66:	2b04      	cmp	r3, #4
 8004c68:	d102      	bne.n	8004c70 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c6a:	4b5e      	ldr	r3, [pc, #376]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004c6c:	623b      	str	r3, [r7, #32]
 8004c6e:	e004      	b.n	8004c7a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	2b08      	cmp	r3, #8
 8004c74:	d101      	bne.n	8004c7a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c76:	4b5c      	ldr	r3, [pc, #368]	@ (8004de8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004c78:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	2b0c      	cmp	r3, #12
 8004c7e:	f040 80a5 	bne.w	8004dcc <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004c82:	4b56      	ldr	r3, [pc, #344]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c86:	f003 0303 	and.w	r3, r3, #3
 8004c8a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004c8c:	4b53      	ldr	r3, [pc, #332]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c90:	0a1b      	lsrs	r3, r3, #8
 8004c92:	f003 030f 	and.w	r3, r3, #15
 8004c96:	3301      	adds	r3, #1
 8004c98:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004c9a:	4b50      	ldr	r3, [pc, #320]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9e:	091b      	lsrs	r3, r3, #4
 8004ca0:	f003 0301 	and.w	r3, r3, #1
 8004ca4:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004ca6:	4b4d      	ldr	r3, [pc, #308]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004caa:	08db      	lsrs	r3, r3, #3
 8004cac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cbe:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d003      	beq.n	8004cd0 <HAL_RCC_GetSysClockFreq+0xe4>
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	2b03      	cmp	r3, #3
 8004ccc:	d022      	beq.n	8004d14 <HAL_RCC_GetSysClockFreq+0x128>
 8004cce:	e043      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	ee07 3a90 	vmov	s15, r3
 8004cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cda:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8004dec <HAL_RCC_GetSysClockFreq+0x200>
 8004cde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ce2:	4b3e      	ldr	r3, [pc, #248]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004cf2:	ed97 6a01 	vldr	s12, [r7, #4]
 8004cf6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004df0 <HAL_RCC_GetSysClockFreq+0x204>
 8004cfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004d02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d12:	e046      	b.n	8004da2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	ee07 3a90 	vmov	s15, r3
 8004d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d1e:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8004df4 <HAL_RCC_GetSysClockFreq+0x208>
 8004d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d26:	4b2d      	ldr	r3, [pc, #180]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d2e:	ee07 3a90 	vmov	s15, r3
 8004d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004d36:	ed97 6a01 	vldr	s12, [r7, #4]
 8004d3a:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004df0 <HAL_RCC_GetSysClockFreq+0x204>
 8004d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004d46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d56:	e024      	b.n	8004da2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5a:	ee07 3a90 	vmov	s15, r3
 8004d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	ee07 3a90 	vmov	s15, r3
 8004d68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d70:	4b1a      	ldr	r3, [pc, #104]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d78:	ee07 3a90 	vmov	s15, r3
 8004d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004d80:	ed97 6a01 	vldr	s12, [r7, #4]
 8004d84:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8004df0 <HAL_RCC_GetSysClockFreq+0x204>
 8004d88:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004d90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d94:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d9c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004da0:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004da2:	4b0e      	ldr	r3, [pc, #56]	@ (8004ddc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004da6:	0e1b      	lsrs	r3, r3, #24
 8004da8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dac:	3301      	adds	r3, #1
 8004dae:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	ee07 3a90 	vmov	s15, r3
 8004db6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004dba:	edd7 6a07 	vldr	s13, [r7, #28]
 8004dbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dc6:	ee17 3a90 	vmov	r3, s15
 8004dca:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004dcc:	6a3b      	ldr	r3, [r7, #32]
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	372c      	adds	r7, #44	@ 0x2c
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	46020c00 	.word	0x46020c00
 8004de0:	0800b938 	.word	0x0800b938
 8004de4:	00f42400 	.word	0x00f42400
 8004de8:	007a1200 	.word	0x007a1200
 8004dec:	4b742400 	.word	0x4b742400
 8004df0:	46000000 	.word	0x46000000
 8004df4:	4af42400 	.word	0x4af42400

08004df8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004dfc:	f7ff fef6 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8004e00:	4602      	mov	r2, r0
 8004e02:	4b07      	ldr	r3, [pc, #28]	@ (8004e20 <HAL_RCC_GetHCLKFreq+0x28>)
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	f003 030f 	and.w	r3, r3, #15
 8004e0a:	4906      	ldr	r1, [pc, #24]	@ (8004e24 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004e0c:	5ccb      	ldrb	r3, [r1, r3]
 8004e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e12:	4a05      	ldr	r2, [pc, #20]	@ (8004e28 <HAL_RCC_GetHCLKFreq+0x30>)
 8004e14:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8004e16:	4b04      	ldr	r3, [pc, #16]	@ (8004e28 <HAL_RCC_GetHCLKFreq+0x30>)
 8004e18:	681b      	ldr	r3, [r3, #0]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	46020c00 	.word	0x46020c00
 8004e24:	0800b920 	.word	0x0800b920
 8004e28:	20000000 	.word	0x20000000

08004e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8004e30:	f7ff ffe2 	bl	8004df8 <HAL_RCC_GetHCLKFreq>
 8004e34:	4602      	mov	r2, r0
 8004e36:	4b05      	ldr	r3, [pc, #20]	@ (8004e4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	091b      	lsrs	r3, r3, #4
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	4903      	ldr	r1, [pc, #12]	@ (8004e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e42:	5ccb      	ldrb	r3, [r1, r3]
 8004e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	46020c00 	.word	0x46020c00
 8004e50:	0800b930 	.word	0x0800b930

08004e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8004e58:	f7ff ffce 	bl	8004df8 <HAL_RCC_GetHCLKFreq>
 8004e5c:	4602      	mov	r2, r0
 8004e5e:	4b05      	ldr	r3, [pc, #20]	@ (8004e74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	0a1b      	lsrs	r3, r3, #8
 8004e64:	f003 0307 	and.w	r3, r3, #7
 8004e68:	4903      	ldr	r1, [pc, #12]	@ (8004e78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e6a:	5ccb      	ldrb	r3, [r1, r3]
 8004e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	46020c00 	.word	0x46020c00
 8004e78:	0800b930 	.word	0x0800b930

08004e7c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004e80:	f7ff ffba 	bl	8004df8 <HAL_RCC_GetHCLKFreq>
 8004e84:	4602      	mov	r2, r0
 8004e86:	4b05      	ldr	r3, [pc, #20]	@ (8004e9c <HAL_RCC_GetPCLK3Freq+0x20>)
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	091b      	lsrs	r3, r3, #4
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	4903      	ldr	r1, [pc, #12]	@ (8004ea0 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004e92:	5ccb      	ldrb	r3, [r1, r3]
 8004e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	46020c00 	.word	0x46020c00
 8004ea0:	0800b930 	.word	0x0800b930

08004ea4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b086      	sub	sp, #24
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004eac:	4b3e      	ldr	r3, [pc, #248]	@ (8004fa8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eb2:	f003 0304 	and.w	r3, r3, #4
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004eba:	f7fe fd6b 	bl	8003994 <HAL_PWREx_GetVoltageRange>
 8004ebe:	6178      	str	r0, [r7, #20]
 8004ec0:	e019      	b.n	8004ef6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ec2:	4b39      	ldr	r3, [pc, #228]	@ (8004fa8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ec8:	4a37      	ldr	r2, [pc, #220]	@ (8004fa8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004eca:	f043 0304 	orr.w	r3, r3, #4
 8004ece:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004ed2:	4b35      	ldr	r3, [pc, #212]	@ (8004fa8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ee0:	f7fe fd58 	bl	8003994 <HAL_PWREx_GetVoltageRange>
 8004ee4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ee6:	4b30      	ldr	r3, [pc, #192]	@ (8004fa8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004ee8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eec:	4a2e      	ldr	r2, [pc, #184]	@ (8004fa8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004eee:	f023 0304 	bic.w	r3, r3, #4
 8004ef2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004efc:	d003      	beq.n	8004f06 <RCC_SetFlashLatencyFromMSIRange+0x62>
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f04:	d109      	bne.n	8004f1a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f0c:	d202      	bcs.n	8004f14 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8004f0e:	2301      	movs	r3, #1
 8004f10:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004f12:	e033      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8004f14:	2300      	movs	r3, #0
 8004f16:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004f18:	e030      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f20:	d208      	bcs.n	8004f34 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f28:	d102      	bne.n	8004f30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	613b      	str	r3, [r7, #16]
 8004f2e:	e025      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e035      	b.n	8004fa0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f3a:	d90f      	bls.n	8004f5c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d109      	bne.n	8004f56 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f48:	d902      	bls.n	8004f50 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	613b      	str	r3, [r7, #16]
 8004f4e:	e015      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8004f50:	2301      	movs	r3, #1
 8004f52:	613b      	str	r3, [r7, #16]
 8004f54:	e012      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8004f56:	2300      	movs	r3, #0
 8004f58:	613b      	str	r3, [r7, #16]
 8004f5a:	e00f      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f62:	d109      	bne.n	8004f78 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f6a:	d102      	bne.n	8004f72 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	613b      	str	r3, [r7, #16]
 8004f70:	e004      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8004f72:	2302      	movs	r3, #2
 8004f74:	613b      	str	r3, [r7, #16]
 8004f76:	e001      	b.n	8004f7c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8004f78:	2301      	movs	r3, #1
 8004f7a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fac <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f023 020f 	bic.w	r2, r3, #15
 8004f84:	4909      	ldr	r1, [pc, #36]	@ (8004fac <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8004f8c:	4b07      	ldr	r3, [pc, #28]	@ (8004fac <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 030f 	and.w	r3, r3, #15
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d001      	beq.n	8004f9e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e000      	b.n	8004fa0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3718      	adds	r7, #24
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	46020c00 	.word	0x46020c00
 8004fac:	40022000 	.word	0x40022000

08004fb0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fb4:	b0b6      	sub	sp, #216	@ 0xd8
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd0:	f002 0401 	and.w	r4, r2, #1
 8004fd4:	2500      	movs	r5, #0
 8004fd6:	ea54 0305 	orrs.w	r3, r4, r5
 8004fda:	d00b      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004fdc:	4bc5      	ldr	r3, [pc, #788]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fe2:	f023 0103 	bic.w	r1, r3, #3
 8004fe6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fec:	4ac1      	ldr	r2, [pc, #772]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fee:	430b      	orrs	r3, r1
 8004ff0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ff4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	f002 0804 	and.w	r8, r2, #4
 8005000:	f04f 0900 	mov.w	r9, #0
 8005004:	ea58 0309 	orrs.w	r3, r8, r9
 8005008:	d00b      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800500a:	4bba      	ldr	r3, [pc, #744]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800500c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005010:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005014:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501a:	4ab6      	ldr	r2, [pc, #728]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800501c:	430b      	orrs	r3, r1
 800501e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005022:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502a:	f002 0a08 	and.w	sl, r2, #8
 800502e:	f04f 0b00 	mov.w	fp, #0
 8005032:	ea5a 030b 	orrs.w	r3, sl, fp
 8005036:	d00b      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005038:	4bae      	ldr	r3, [pc, #696]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800503a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800503e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005042:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005048:	4aaa      	ldr	r2, [pc, #680]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800504a:	430b      	orrs	r3, r1
 800504c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005050:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005058:	f002 0310 	and.w	r3, r2, #16
 800505c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005060:	2300      	movs	r3, #0
 8005062:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005066:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800506a:	460b      	mov	r3, r1
 800506c:	4313      	orrs	r3, r2
 800506e:	d00b      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005070:	4ba0      	ldr	r3, [pc, #640]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005072:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005076:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800507a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800507e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005080:	4a9c      	ldr	r2, [pc, #624]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005082:	430b      	orrs	r3, r1
 8005084:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005088:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f002 0320 	and.w	r3, r2, #32
 8005094:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005098:	2300      	movs	r3, #0
 800509a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800509e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80050a2:	460b      	mov	r3, r1
 80050a4:	4313      	orrs	r3, r2
 80050a6:	d00b      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80050a8:	4b92      	ldr	r3, [pc, #584]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050ae:	f023 0107 	bic.w	r1, r3, #7
 80050b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b8:	4a8e      	ldr	r2, [pc, #568]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050ba:	430b      	orrs	r3, r1
 80050bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80050cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80050d0:	2300      	movs	r3, #0
 80050d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80050d6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80050da:	460b      	mov	r3, r1
 80050dc:	4313      	orrs	r3, r2
 80050de:	d00b      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80050e0:	4b84      	ldr	r3, [pc, #528]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050e6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80050ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050f0:	4a80      	ldr	r2, [pc, #512]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80050f2:	430b      	orrs	r3, r1
 80050f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80050fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005100:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005104:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005108:	2300      	movs	r3, #0
 800510a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800510e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005112:	460b      	mov	r3, r1
 8005114:	4313      	orrs	r3, r2
 8005116:	d00b      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005118:	4b76      	ldr	r3, [pc, #472]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800511a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800511e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005122:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005126:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005128:	4a72      	ldr	r2, [pc, #456]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800512a:	430b      	orrs	r3, r1
 800512c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005130:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005138:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800513c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005140:	2300      	movs	r3, #0
 8005142:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005146:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800514a:	460b      	mov	r3, r1
 800514c:	4313      	orrs	r3, r2
 800514e:	d00b      	beq.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005150:	4b68      	ldr	r3, [pc, #416]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005152:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005156:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800515a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800515e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005160:	4a64      	ldr	r2, [pc, #400]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005162:	430b      	orrs	r3, r1
 8005164:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005168:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800516c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005170:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005174:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005178:	2300      	movs	r3, #0
 800517a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800517e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005182:	460b      	mov	r3, r1
 8005184:	4313      	orrs	r3, r2
 8005186:	d00b      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005188:	4b5a      	ldr	r3, [pc, #360]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800518a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800518e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8005192:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005198:	4a56      	ldr	r2, [pc, #344]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800519a:	430b      	orrs	r3, r1
 800519c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80051a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80051ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051b0:	2300      	movs	r3, #0
 80051b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80051b6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80051ba:	460b      	mov	r3, r1
 80051bc:	4313      	orrs	r3, r2
 80051be:	d00b      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80051c0:	4b4c      	ldr	r3, [pc, #304]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80051c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051c6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80051ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051d0:	4a48      	ldr	r2, [pc, #288]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80051d2:	430b      	orrs	r3, r1
 80051d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80051d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80051dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80051e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051e8:	2300      	movs	r3, #0
 80051ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051ee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80051f2:	460b      	mov	r3, r1
 80051f4:	4313      	orrs	r3, r2
 80051f6:	d00b      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80051f8:	4b3e      	ldr	r3, [pc, #248]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80051fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051fe:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005202:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005206:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005208:	4a3a      	ldr	r2, [pc, #232]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800520a:	430b      	orrs	r3, r1
 800520c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005210:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005218:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800521c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800521e:	2300      	movs	r3, #0
 8005220:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005222:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005226:	460b      	mov	r3, r1
 8005228:	4313      	orrs	r3, r2
 800522a:	d00b      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800522c:	4b31      	ldr	r3, [pc, #196]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800522e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005232:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005236:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800523a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800523c:	4a2d      	ldr	r2, [pc, #180]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800523e:	430b      	orrs	r3, r1
 8005240:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005244:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005250:	673b      	str	r3, [r7, #112]	@ 0x70
 8005252:	2300      	movs	r3, #0
 8005254:	677b      	str	r3, [r7, #116]	@ 0x74
 8005256:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800525a:	460b      	mov	r3, r1
 800525c:	4313      	orrs	r3, r2
 800525e:	d04f      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8005260:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005264:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005268:	2b80      	cmp	r3, #128	@ 0x80
 800526a:	d02d      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800526c:	2b80      	cmp	r3, #128	@ 0x80
 800526e:	d827      	bhi.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005270:	2b60      	cmp	r3, #96	@ 0x60
 8005272:	d02b      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005274:	2b60      	cmp	r3, #96	@ 0x60
 8005276:	d823      	bhi.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005278:	2b40      	cmp	r3, #64	@ 0x40
 800527a:	d006      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800527c:	2b40      	cmp	r3, #64	@ 0x40
 800527e:	d81f      	bhi.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005280:	2b00      	cmp	r3, #0
 8005282:	d009      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8005284:	2b20      	cmp	r3, #32
 8005286:	d011      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8005288:	e01a      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800528a:	4b1a      	ldr	r3, [pc, #104]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800528c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528e:	4a19      	ldr	r2, [pc, #100]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005294:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005296:	e01a      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005298:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800529c:	3308      	adds	r3, #8
 800529e:	4618      	mov	r0, r3
 80052a0:	f002 f91e 	bl	80074e0 <RCCEx_PLL2_Config>
 80052a4:	4603      	mov	r3, r0
 80052a6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80052aa:	e010      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80052ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052b0:	332c      	adds	r3, #44	@ 0x2c
 80052b2:	4618      	mov	r0, r3
 80052b4:	f002 f9ac 	bl	8007610 <RCCEx_PLL3_Config>
 80052b8:	4603      	mov	r3, r0
 80052ba:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80052be:	e006      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80052c6:	e002      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80052c8:	bf00      	nop
 80052ca:	e000      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 80052cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ce:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d110      	bne.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80052d6:	4b07      	ldr	r3, [pc, #28]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80052d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052dc:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80052e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80052e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052e8:	4a02      	ldr	r2, [pc, #8]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80052ea:	430b      	orrs	r3, r1
 80052ec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80052f0:	e006      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x350>
 80052f2:	bf00      	nop
 80052f4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80052fc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8005300:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800530c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800530e:	2300      	movs	r3, #0
 8005310:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005312:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005316:	460b      	mov	r3, r1
 8005318:	4313      	orrs	r3, r2
 800531a:	d046      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800531c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005320:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005324:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005328:	d028      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800532a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800532e:	d821      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005330:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005334:	d022      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005336:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800533a:	d81b      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 800533c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005340:	d01c      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005342:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005346:	d815      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005348:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800534c:	d008      	beq.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 800534e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005352:	d80f      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8005354:	2b00      	cmp	r3, #0
 8005356:	d011      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800535c:	d00e      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800535e:	e009      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005360:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005364:	3308      	adds	r3, #8
 8005366:	4618      	mov	r0, r3
 8005368:	f002 f8ba 	bl	80074e0 <RCCEx_PLL2_Config>
 800536c:	4603      	mov	r3, r0
 800536e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005372:	e004      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800537a:	e000      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 800537c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800537e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10d      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005386:	4bb6      	ldr	r3, [pc, #728]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005388:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800538c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005390:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005394:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005398:	4ab1      	ldr	r2, [pc, #708]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800539a:	430b      	orrs	r3, r1
 800539c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80053a0:	e003      	b.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80053a6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80053aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80053b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80053b8:	2300      	movs	r3, #0
 80053ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80053bc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80053c0:	460b      	mov	r3, r1
 80053c2:	4313      	orrs	r3, r2
 80053c4:	d03e      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80053c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	d81d      	bhi.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x45e>
 80053d2:	a201      	add	r2, pc, #4	@ (adr r2, 80053d8 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80053d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d8:	08005417 	.word	0x08005417
 80053dc:	080053ed 	.word	0x080053ed
 80053e0:	080053fb 	.word	0x080053fb
 80053e4:	08005417 	.word	0x08005417
 80053e8:	08005417 	.word	0x08005417
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80053ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	4a9b      	ldr	r2, [pc, #620]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80053f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053f6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80053f8:	e00e      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053fe:	332c      	adds	r3, #44	@ 0x2c
 8005400:	4618      	mov	r0, r3
 8005402:	f002 f905 	bl	8007610 <RCCEx_PLL3_Config>
 8005406:	4603      	mov	r3, r0
 8005408:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800540c:	e004      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8005414:	e000      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 8005416:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005418:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10d      	bne.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8005420:	4b8f      	ldr	r3, [pc, #572]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005422:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005426:	f023 0107 	bic.w	r1, r3, #7
 800542a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800542e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005432:	4a8b      	ldr	r2, [pc, #556]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005434:	430b      	orrs	r3, r1
 8005436:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800543a:	e003      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800543c:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005440:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005450:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005452:	2300      	movs	r3, #0
 8005454:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005456:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800545a:	460b      	mov	r3, r1
 800545c:	4313      	orrs	r3, r2
 800545e:	d04a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005460:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005468:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800546c:	d028      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800546e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005472:	d821      	bhi.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005474:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005478:	d024      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800547a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800547e:	d81b      	bhi.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005480:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005484:	d00e      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005486:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800548a:	d815      	bhi.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800548c:	2b00      	cmp	r3, #0
 800548e:	d01b      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8005490:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005494:	d110      	bne.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005496:	4b72      	ldr	r3, [pc, #456]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549a:	4a71      	ldr	r2, [pc, #452]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800549c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80054a2:	e012      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054a8:	332c      	adds	r3, #44	@ 0x2c
 80054aa:	4618      	mov	r0, r3
 80054ac:	f002 f8b0 	bl	8007610 <RCCEx_PLL3_Config>
 80054b0:	4603      	mov	r3, r0
 80054b2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80054b6:	e008      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80054be:	e004      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80054c0:	bf00      	nop
 80054c2:	e002      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80054c4:	bf00      	nop
 80054c6:	e000      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 80054c8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80054ca:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10d      	bne.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80054d2:	4b63      	ldr	r3, [pc, #396]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80054d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80054dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e4:	4a5e      	ldr	r2, [pc, #376]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80054e6:	430b      	orrs	r3, r1
 80054e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80054ec:	e003      	b.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ee:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80054f2:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80054fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005502:	653b      	str	r3, [r7, #80]	@ 0x50
 8005504:	2300      	movs	r3, #0
 8005506:	657b      	str	r3, [r7, #84]	@ 0x54
 8005508:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800550c:	460b      	mov	r3, r1
 800550e:	4313      	orrs	r3, r2
 8005510:	f000 80ba 	beq.w	8005688 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005514:	2300      	movs	r3, #0
 8005516:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800551a:	4b51      	ldr	r3, [pc, #324]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800551c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005520:	f003 0304 	and.w	r3, r3, #4
 8005524:	2b00      	cmp	r3, #0
 8005526:	d113      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005528:	4b4d      	ldr	r3, [pc, #308]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800552a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800552e:	4a4c      	ldr	r2, [pc, #304]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005530:	f043 0304 	orr.w	r3, r3, #4
 8005534:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005538:	4b49      	ldr	r3, [pc, #292]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800553a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800553e:	f003 0304 	and.w	r3, r3, #4
 8005542:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005546:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 800554a:	2301      	movs	r3, #1
 800554c:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005550:	4b44      	ldr	r3, [pc, #272]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8005552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005554:	4a43      	ldr	r2, [pc, #268]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8005556:	f043 0301 	orr.w	r3, r3, #1
 800555a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800555c:	f7fc ff6c 	bl	8002438 <HAL_GetTick>
 8005560:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005564:	e00b      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005566:	f7fc ff67 	bl	8002438 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	2b02      	cmp	r3, #2
 8005574:	d903      	bls.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800557c:	e005      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800557e:	4b39      	ldr	r3, [pc, #228]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8005580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0ed      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 800558a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d16a      	bne.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005592:	4b33      	ldr	r3, [pc, #204]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005594:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005598:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800559c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80055a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d023      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 80055a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80055ac:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80055b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d01b      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055b8:	4b29      	ldr	r3, [pc, #164]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80055ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055c6:	4b26      	ldr	r3, [pc, #152]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80055c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055cc:	4a24      	ldr	r2, [pc, #144]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80055ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055d6:	4b22      	ldr	r3, [pc, #136]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80055d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055dc:	4a20      	ldr	r2, [pc, #128]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80055de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80055e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80055e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80055f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d019      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fc:	f7fc ff1c 	bl	8002438 <HAL_GetTick>
 8005600:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005604:	e00d      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005606:	f7fc ff17 	bl	8002438 <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005610:	1ad2      	subs	r2, r2, r3
 8005612:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005616:	429a      	cmp	r2, r3
 8005618:	d903      	bls.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8005620:	e006      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005622:	4b0f      	ldr	r3, [pc, #60]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8005624:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005628:	f003 0302 	and.w	r3, r3, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0ea      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8005630:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10d      	bne.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005638:	4b09      	ldr	r3, [pc, #36]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800563a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800563e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005642:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005646:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800564a:	4a05      	ldr	r2, [pc, #20]	@ (8005660 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800564c:	430b      	orrs	r3, r1
 800564e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005652:	e00d      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005654:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005658:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 800565c:	e008      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 800565e:	bf00      	nop
 8005660:	46020c00 	.word	0x46020c00
 8005664:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005668:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800566c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005670:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8005674:	2b01      	cmp	r3, #1
 8005676:	d107      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005678:	4bb2      	ldr	r3, [pc, #712]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800567a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800567e:	4ab1      	ldr	r2, [pc, #708]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005680:	f023 0304 	bic.w	r3, r3, #4
 8005684:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8005688:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800568c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005690:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005694:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005696:	2300      	movs	r3, #0
 8005698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800569a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800569e:	460b      	mov	r3, r1
 80056a0:	4313      	orrs	r3, r2
 80056a2:	d042      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80056a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056ac:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80056b0:	d022      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x748>
 80056b2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80056b6:	d81b      	bhi.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80056b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056bc:	d011      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x732>
 80056be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056c2:	d815      	bhi.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d019      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80056c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056cc:	d110      	bne.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056d2:	3308      	adds	r3, #8
 80056d4:	4618      	mov	r0, r3
 80056d6:	f001 ff03 	bl	80074e0 <RCCEx_PLL2_Config>
 80056da:	4603      	mov	r3, r0
 80056dc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80056e0:	e00d      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056e2:	4b98      	ldr	r3, [pc, #608]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80056e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e6:	4a97      	ldr	r2, [pc, #604]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80056e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056ec:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80056ee:	e006      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80056f6:	e002      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 80056f8:	bf00      	nop
 80056fa:	e000      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 80056fc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80056fe:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10d      	bne.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005706:	4b8f      	ldr	r3, [pc, #572]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800570c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005710:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005714:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005718:	4a8a      	ldr	r2, [pc, #552]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800571a:	430b      	orrs	r3, r1
 800571c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005720:	e003      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005722:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005726:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800572a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800572e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005732:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005736:	643b      	str	r3, [r7, #64]	@ 0x40
 8005738:	2300      	movs	r3, #0
 800573a:	647b      	str	r3, [r7, #68]	@ 0x44
 800573c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005740:	460b      	mov	r3, r1
 8005742:	4313      	orrs	r3, r2
 8005744:	d02d      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005746:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800574a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800574e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005752:	d00b      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8005754:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005758:	d804      	bhi.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d008      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 800575e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005762:	d007      	beq.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800576a:	e004      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 800576c:	bf00      	nop
 800576e:	e002      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8005770:	bf00      	nop
 8005772:	e000      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8005774:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005776:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10d      	bne.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800577e:	4b71      	ldr	r3, [pc, #452]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005780:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005784:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005788:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800578c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005790:	4a6c      	ldr	r2, [pc, #432]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005792:	430b      	orrs	r3, r1
 8005794:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005798:	e003      	b.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800579a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800579e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 80057a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057aa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80057ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057b0:	2300      	movs	r3, #0
 80057b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057b4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80057b8:	460b      	mov	r3, r1
 80057ba:	4313      	orrs	r3, r2
 80057bc:	d00c      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 80057be:	4b61      	ldr	r3, [pc, #388]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80057c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057c4:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 80057c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057d0:	4a5c      	ldr	r2, [pc, #368]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80057d2:	430b      	orrs	r3, r1
 80057d4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80057d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80057e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80057e6:	2300      	movs	r3, #0
 80057e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80057ea:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80057ee:	460b      	mov	r3, r1
 80057f0:	4313      	orrs	r3, r2
 80057f2:	d019      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80057f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005800:	d105      	bne.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005802:	4b50      	ldr	r3, [pc, #320]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005806:	4a4f      	ldr	r2, [pc, #316]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800580c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800580e:	4b4d      	ldr	r3, [pc, #308]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005810:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005814:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005818:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800581c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005820:	4a48      	ldr	r2, [pc, #288]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005822:	430b      	orrs	r3, r1
 8005824:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005828:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005834:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005836:	2300      	movs	r3, #0
 8005838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800583a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800583e:	460b      	mov	r3, r1
 8005840:	4313      	orrs	r3, r2
 8005842:	d00c      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005844:	4b3f      	ldr	r3, [pc, #252]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005846:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800584a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800584e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005852:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005856:	493b      	ldr	r1, [pc, #236]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8005858:	4313      	orrs	r3, r2
 800585a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800585e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005866:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800586a:	623b      	str	r3, [r7, #32]
 800586c:	2300      	movs	r3, #0
 800586e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005870:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005874:	460b      	mov	r3, r1
 8005876:	4313      	orrs	r3, r2
 8005878:	d00c      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800587a:	4b32      	ldr	r3, [pc, #200]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800587c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005880:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005884:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005888:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800588c:	492d      	ldr	r1, [pc, #180]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800588e:	4313      	orrs	r3, r2
 8005890:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005894:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80058a0:	61bb      	str	r3, [r7, #24]
 80058a2:	2300      	movs	r3, #0
 80058a4:	61fb      	str	r3, [r7, #28]
 80058a6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80058aa:	460b      	mov	r3, r1
 80058ac:	4313      	orrs	r3, r2
 80058ae:	d00c      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80058b0:	4b24      	ldr	r3, [pc, #144]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80058b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058b6:	f023 0218 	bic.w	r2, r3, #24
 80058ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058c2:	4920      	ldr	r1, [pc, #128]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80058ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80058d6:	613b      	str	r3, [r7, #16]
 80058d8:	2300      	movs	r3, #0
 80058da:	617b      	str	r3, [r7, #20]
 80058dc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80058e0:	460b      	mov	r3, r1
 80058e2:	4313      	orrs	r3, r2
 80058e4:	d034      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80058e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80058ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058f2:	d105      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f4:	4b13      	ldr	r3, [pc, #76]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80058f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f8:	4a12      	ldr	r2, [pc, #72]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 80058fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058fe:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005900:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005904:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005908:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800590c:	d108      	bne.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800590e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005912:	3308      	adds	r3, #8
 8005914:	4618      	mov	r0, r3
 8005916:	f001 fde3 	bl	80074e0 <RCCEx_PLL2_Config>
 800591a:	4603      	mov	r3, r0
 800591c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8005920:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10f      	bne.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005928:	4b06      	ldr	r3, [pc, #24]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800592a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800592e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005932:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005936:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800593a:	4902      	ldr	r1, [pc, #8]	@ (8005944 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 800593c:	4313      	orrs	r3, r2
 800593e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005942:	e005      	b.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8005944:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005948:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800594c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005950:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005958:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800595c:	60bb      	str	r3, [r7, #8]
 800595e:	2300      	movs	r3, #0
 8005960:	60fb      	str	r3, [r7, #12]
 8005962:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005966:	460b      	mov	r3, r1
 8005968:	4313      	orrs	r3, r2
 800596a:	d03a      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800596c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005974:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005978:	d00e      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 800597a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800597e:	d815      	bhi.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8005980:	2b00      	cmp	r3, #0
 8005982:	d017      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005984:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005988:	d110      	bne.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800598a:	4b27      	ldr	r3, [pc, #156]	@ (8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 800598c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598e:	4a26      	ldr	r2, [pc, #152]	@ (8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005990:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005994:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005996:	e00e      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005998:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800599c:	3308      	adds	r3, #8
 800599e:	4618      	mov	r0, r3
 80059a0:	f001 fd9e 	bl	80074e0 <RCCEx_PLL2_Config>
 80059a4:	4603      	mov	r3, r0
 80059a6:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80059aa:	e004      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80059b2:	e000      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 80059b4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80059b6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10d      	bne.n	80059da <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80059be:	4b1a      	ldr	r3, [pc, #104]	@ (8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80059c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059c4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80059c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059d0:	4915      	ldr	r1, [pc, #84]	@ (8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80059d8:	e003      	b.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059da:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80059de:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80059e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ea:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	2300      	movs	r3, #0
 80059f2:	607b      	str	r3, [r7, #4]
 80059f4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80059f8:	460b      	mov	r3, r1
 80059fa:	4313      	orrs	r3, r2
 80059fc:	d00c      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80059fe:	4b0a      	ldr	r3, [pc, #40]	@ (8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005a00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a04:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005a08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a10:	4905      	ldr	r1, [pc, #20]	@ (8005a28 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005a18:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	37d8      	adds	r7, #216	@ 0xd8
 8005a20:	46bd      	mov	sp, r7
 8005a22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a26:	bf00      	nop
 8005a28:	46020c00 	.word	0x46020c00

08005a2c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b089      	sub	sp, #36	@ 0x24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005a34:	4ba6      	ldr	r3, [pc, #664]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a3c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005a3e:	4ba4      	ldr	r3, [pc, #656]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a42:	f003 0303 	and.w	r3, r3, #3
 8005a46:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005a48:	4ba1      	ldr	r3, [pc, #644]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4c:	0a1b      	lsrs	r3, r3, #8
 8005a4e:	f003 030f 	and.w	r3, r3, #15
 8005a52:	3301      	adds	r3, #1
 8005a54:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005a56:	4b9e      	ldr	r3, [pc, #632]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5a:	091b      	lsrs	r3, r3, #4
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005a62:	4b9b      	ldr	r3, [pc, #620]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a66:	08db      	lsrs	r3, r3, #3
 8005a68:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	fb02 f303 	mul.w	r3, r2, r3
 8005a72:	ee07 3a90 	vmov	s15, r3
 8005a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a7a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	2b03      	cmp	r3, #3
 8005a82:	d062      	beq.n	8005b4a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	2b03      	cmp	r3, #3
 8005a88:	f200 8081 	bhi.w	8005b8e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d024      	beq.n	8005adc <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d17a      	bne.n	8005b8e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	ee07 3a90 	vmov	s15, r3
 8005a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aa2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005cd4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005aa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aaa:	4b89      	ldr	r3, [pc, #548]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ab2:	ee07 3a90 	vmov	s15, r3
 8005ab6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005aba:	ed97 6a02 	vldr	s12, [r7, #8]
 8005abe:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005ac2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ac6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005aca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ace:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005ada:	e08f      	b.n	8005bfc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005adc:	4b7c      	ldr	r3, [pc, #496]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d005      	beq.n	8005af4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005ae8:	4b79      	ldr	r3, [pc, #484]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	0f1b      	lsrs	r3, r3, #28
 8005aee:	f003 030f 	and.w	r3, r3, #15
 8005af2:	e006      	b.n	8005b02 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005af4:	4b76      	ldr	r3, [pc, #472]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005af6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005afa:	041b      	lsls	r3, r3, #16
 8005afc:	0f1b      	lsrs	r3, r3, #28
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	4a76      	ldr	r2, [pc, #472]	@ (8005cdc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b08:	ee07 3a90 	vmov	s15, r3
 8005b0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	ee07 3a90 	vmov	s15, r3
 8005b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	ee07 3a90 	vmov	s15, r3
 8005b24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b28:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b2c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005b30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005b40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b44:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005b48:	e058      	b.n	8005bfc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	ee07 3a90 	vmov	s15, r3
 8005b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b54:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8005ce0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
 8005b58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b5c:	4b5c      	ldr	r3, [pc, #368]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b64:	ee07 3a90 	vmov	s15, r3
 8005b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b70:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005b74:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b78:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b80:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b88:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005b8c:	e036      	b.n	8005bfc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005b8e:	4b50      	ldr	r3, [pc, #320]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d005      	beq.n	8005ba6 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8005b9a:	4b4d      	ldr	r3, [pc, #308]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	0f1b      	lsrs	r3, r3, #28
 8005ba0:	f003 030f 	and.w	r3, r3, #15
 8005ba4:	e006      	b.n	8005bb4 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8005ba6:	4b4a      	ldr	r3, [pc, #296]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ba8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005bac:	041b      	lsls	r3, r3, #16
 8005bae:	0f1b      	lsrs	r3, r3, #28
 8005bb0:	f003 030f 	and.w	r3, r3, #15
 8005bb4:	4a49      	ldr	r2, [pc, #292]	@ (8005cdc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bba:	ee07 3a90 	vmov	s15, r3
 8005bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	ee07 3a90 	vmov	s15, r3
 8005bc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	ee07 3a90 	vmov	s15, r3
 8005bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bda:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bde:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005bfa:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005bfc:	4b34      	ldr	r3, [pc, #208]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d017      	beq.n	8005c38 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005c08:	4b31      	ldr	r3, [pc, #196]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c0c:	0a5b      	lsrs	r3, r3, #9
 8005c0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c12:	ee07 3a90 	vmov	s15, r3
 8005c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8005c1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c1e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005c22:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c2e:	ee17 2a90 	vmov	r2, s15
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	e002      	b.n	8005c3e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005c3e:	4b24      	ldr	r3, [pc, #144]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d017      	beq.n	8005c7a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005c4a:	4b21      	ldr	r3, [pc, #132]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c4e:	0c1b      	lsrs	r3, r3, #16
 8005c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c54:	ee07 3a90 	vmov	s15, r3
 8005c58:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8005c5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005c60:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005c64:	edd7 6a07 	vldr	s13, [r7, #28]
 8005c68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c70:	ee17 2a90 	vmov	r2, s15
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	605a      	str	r2, [r3, #4]
 8005c78:	e002      	b.n	8005c80 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8005c80:	4b13      	ldr	r3, [pc, #76]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d017      	beq.n	8005cbc <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005c8c:	4b10      	ldr	r3, [pc, #64]	@ (8005cd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005c8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c90:	0e1b      	lsrs	r3, r3, #24
 8005c92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c96:	ee07 3a90 	vmov	s15, r3
 8005c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8005c9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ca2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005ca6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cb2:	ee17 2a90 	vmov	r2, s15
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005cba:	e002      	b.n	8005cc2 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	609a      	str	r2, [r3, #8]
}
 8005cc2:	bf00      	nop
 8005cc4:	3724      	adds	r7, #36	@ 0x24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	46020c00 	.word	0x46020c00
 8005cd4:	4b742400 	.word	0x4b742400
 8005cd8:	46000000 	.word	0x46000000
 8005cdc:	0800b938 	.word	0x0800b938
 8005ce0:	4af42400 	.word	0x4af42400

08005ce4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b089      	sub	sp, #36	@ 0x24
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8005cec:	4ba6      	ldr	r3, [pc, #664]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cf4:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005cf6:	4ba4      	ldr	r3, [pc, #656]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cfa:	f003 0303 	and.w	r3, r3, #3
 8005cfe:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005d00:	4ba1      	ldr	r3, [pc, #644]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d04:	0a1b      	lsrs	r3, r3, #8
 8005d06:	f003 030f 	and.w	r3, r3, #15
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8005d0e:	4b9e      	ldr	r3, [pc, #632]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d12:	091b      	lsrs	r3, r3, #4
 8005d14:	f003 0301 	and.w	r3, r3, #1
 8005d18:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8005d1a:	4b9b      	ldr	r3, [pc, #620]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1e:	08db      	lsrs	r3, r3, #3
 8005d20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	fb02 f303 	mul.w	r3, r2, r3
 8005d2a:	ee07 3a90 	vmov	s15, r3
 8005d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d32:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	2b03      	cmp	r3, #3
 8005d3a:	d062      	beq.n	8005e02 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	2b03      	cmp	r3, #3
 8005d40:	f200 8081 	bhi.w	8005e46 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d024      	beq.n	8005d94 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d17a      	bne.n	8005e46 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	ee07 3a90 	vmov	s15, r3
 8005d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d5a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005f8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8005d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d62:	4b89      	ldr	r3, [pc, #548]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d6a:	ee07 3a90 	vmov	s15, r3
 8005d6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d72:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d76:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005d7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005d7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d8e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005d92:	e08f      	b.n	8005eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005d94:	4b7c      	ldr	r3, [pc, #496]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d005      	beq.n	8005dac <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8005da0:	4b79      	ldr	r3, [pc, #484]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	0f1b      	lsrs	r3, r3, #28
 8005da6:	f003 030f 	and.w	r3, r3, #15
 8005daa:	e006      	b.n	8005dba <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8005dac:	4b76      	ldr	r3, [pc, #472]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005dae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005db2:	041b      	lsls	r3, r3, #16
 8005db4:	0f1b      	lsrs	r3, r3, #28
 8005db6:	f003 030f 	and.w	r3, r3, #15
 8005dba:	4a76      	ldr	r2, [pc, #472]	@ (8005f94 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8005dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dc0:	ee07 3a90 	vmov	s15, r3
 8005dc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	ee07 3a90 	vmov	s15, r3
 8005dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	ee07 3a90 	vmov	s15, r3
 8005ddc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005de0:	ed97 6a02 	vldr	s12, [r7, #8]
 8005de4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005de8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005df0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005df4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005df8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dfc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e00:	e058      	b.n	8005eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	ee07 3a90 	vmov	s15, r3
 8005e08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e0c:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8005f98 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
 8005e10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e14:	4b5c      	ldr	r3, [pc, #368]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e1c:	ee07 3a90 	vmov	s15, r3
 8005e20:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e24:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e28:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005e2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005e30:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e38:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e44:	e036      	b.n	8005eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005e46:	4b50      	ldr	r3, [pc, #320]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8005e52:	4b4d      	ldr	r3, [pc, #308]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	0f1b      	lsrs	r3, r3, #28
 8005e58:	f003 030f 	and.w	r3, r3, #15
 8005e5c:	e006      	b.n	8005e6c <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8005e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005e60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e64:	041b      	lsls	r3, r3, #16
 8005e66:	0f1b      	lsrs	r3, r3, #28
 8005e68:	f003 030f 	and.w	r3, r3, #15
 8005e6c:	4a49      	ldr	r2, [pc, #292]	@ (8005f94 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8005e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e72:	ee07 3a90 	vmov	s15, r3
 8005e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	ee07 3a90 	vmov	s15, r3
 8005e80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	ee07 3a90 	vmov	s15, r3
 8005e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e92:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e96:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ea2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005eb2:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005eb4:	4b34      	ldr	r3, [pc, #208]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d017      	beq.n	8005ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005ec0:	4b31      	ldr	r3, [pc, #196]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec4:	0a5b      	lsrs	r3, r3, #9
 8005ec6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005eca:	ee07 3a90 	vmov	s15, r3
 8005ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8005ed2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ed6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005eda:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ede:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ee2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ee6:	ee17 2a90 	vmov	r2, s15
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	e002      	b.n	8005ef6 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005ef6:	4b24      	ldr	r3, [pc, #144]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d017      	beq.n	8005f32 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005f02:	4b21      	ldr	r3, [pc, #132]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f06:	0c1b      	lsrs	r3, r3, #16
 8005f08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f0c:	ee07 3a90 	vmov	s15, r3
 8005f10:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005f14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f18:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005f1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f28:	ee17 2a90 	vmov	r2, s15
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	605a      	str	r2, [r3, #4]
 8005f30:	e002      	b.n	8005f38 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005f38:	4b13      	ldr	r3, [pc, #76]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d017      	beq.n	8005f74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005f44:	4b10      	ldr	r3, [pc, #64]	@ (8005f88 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f48:	0e1b      	lsrs	r3, r3, #24
 8005f4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f4e:	ee07 3a90 	vmov	s15, r3
 8005f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005f56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f5a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005f5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f6a:	ee17 2a90 	vmov	r2, s15
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005f72:	e002      	b.n	8005f7a <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	609a      	str	r2, [r3, #8]
}
 8005f7a:	bf00      	nop
 8005f7c:	3724      	adds	r7, #36	@ 0x24
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	46020c00 	.word	0x46020c00
 8005f8c:	4b742400 	.word	0x4b742400
 8005f90:	46000000 	.word	0x46000000
 8005f94:	0800b938 	.word	0x0800b938
 8005f98:	4af42400 	.word	0x4af42400

08005f9c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b089      	sub	sp, #36	@ 0x24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005fa4:	4ba6      	ldr	r3, [pc, #664]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fac:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8005fae:	4ba4      	ldr	r3, [pc, #656]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb2:	f003 0303 	and.w	r3, r3, #3
 8005fb6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8005fb8:	4ba1      	ldr	r3, [pc, #644]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fbc:	0a1b      	lsrs	r3, r3, #8
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8005fc6:	4b9e      	ldr	r3, [pc, #632]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fca:	091b      	lsrs	r3, r3, #4
 8005fcc:	f003 0301 	and.w	r3, r3, #1
 8005fd0:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8005fd2:	4b9b      	ldr	r3, [pc, #620]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005fd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fd6:	08db      	lsrs	r3, r3, #3
 8005fd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	fb02 f303 	mul.w	r3, r2, r3
 8005fe2:	ee07 3a90 	vmov	s15, r3
 8005fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fea:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	2b03      	cmp	r3, #3
 8005ff2:	d062      	beq.n	80060ba <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	2b03      	cmp	r3, #3
 8005ff8:	f200 8081 	bhi.w	80060fe <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d024      	beq.n	800604c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	2b02      	cmp	r3, #2
 8006006:	d17a      	bne.n	80060fe <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	ee07 3a90 	vmov	s15, r3
 800600e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006012:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006244 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8006016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800601a:	4b89      	ldr	r3, [pc, #548]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800601c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006022:	ee07 3a90 	vmov	s15, r3
 8006026:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800602a:	ed97 6a02 	vldr	s12, [r7, #8]
 800602e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006248 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006032:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006036:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800603a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800603e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006046:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800604a:	e08f      	b.n	800616c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800604c:	4b7c      	ldr	r3, [pc, #496]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d005      	beq.n	8006064 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8006058:	4b79      	ldr	r3, [pc, #484]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	0f1b      	lsrs	r3, r3, #28
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	e006      	b.n	8006072 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8006064:	4b76      	ldr	r3, [pc, #472]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006066:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800606a:	041b      	lsls	r3, r3, #16
 800606c:	0f1b      	lsrs	r3, r3, #28
 800606e:	f003 030f 	and.w	r3, r3, #15
 8006072:	4a76      	ldr	r2, [pc, #472]	@ (800624c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006078:	ee07 3a90 	vmov	s15, r3
 800607c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	ee07 3a90 	vmov	s15, r3
 8006086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800608a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	ee07 3a90 	vmov	s15, r3
 8006094:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006098:	ed97 6a02 	vldr	s12, [r7, #8]
 800609c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006248 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80060a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80060b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060b4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80060b8:	e058      	b.n	800616c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	ee07 3a90 	vmov	s15, r3
 80060c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060c4:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8006250 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
 80060c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060cc:	4b5c      	ldr	r3, [pc, #368]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80060ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060d4:	ee07 3a90 	vmov	s15, r3
 80060d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80060dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80060e0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006248 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80060e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80060e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80060ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80060f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060f8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80060fc:	e036      	b.n	800616c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80060fe:	4b50      	ldr	r3, [pc, #320]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d005      	beq.n	8006116 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800610a:	4b4d      	ldr	r3, [pc, #308]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	0f1b      	lsrs	r3, r3, #28
 8006110:	f003 030f 	and.w	r3, r3, #15
 8006114:	e006      	b.n	8006124 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8006116:	4b4a      	ldr	r3, [pc, #296]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006118:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800611c:	041b      	lsls	r3, r3, #16
 800611e:	0f1b      	lsrs	r3, r3, #28
 8006120:	f003 030f 	and.w	r3, r3, #15
 8006124:	4a49      	ldr	r2, [pc, #292]	@ (800624c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800612a:	ee07 3a90 	vmov	s15, r3
 800612e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	ee07 3a90 	vmov	s15, r3
 8006138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	ee07 3a90 	vmov	s15, r3
 8006146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800614a:	ed97 6a02 	vldr	s12, [r7, #8]
 800614e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006248 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006152:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006156:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800615a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800615e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006166:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800616a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800616c:	4b34      	ldr	r3, [pc, #208]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800616e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006170:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d017      	beq.n	80061a8 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006178:	4b31      	ldr	r3, [pc, #196]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800617a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617c:	0a5b      	lsrs	r3, r3, #9
 800617e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006182:	ee07 3a90 	vmov	s15, r3
 8006186:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800618a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800618e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006192:	edd7 6a07 	vldr	s13, [r7, #28]
 8006196:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800619a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800619e:	ee17 2a90 	vmov	r2, s15
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e002      	b.n	80061ae <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80061ae:	4b24      	ldr	r3, [pc, #144]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80061b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d017      	beq.n	80061ea <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80061ba:	4b21      	ldr	r3, [pc, #132]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80061bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061be:	0c1b      	lsrs	r3, r3, #16
 80061c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061c4:	ee07 3a90 	vmov	s15, r3
 80061c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80061cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80061d0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80061d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80061d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061e0:	ee17 2a90 	vmov	r2, s15
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	605a      	str	r2, [r3, #4]
 80061e8:	e002      	b.n	80061f0 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80061f0:	4b13      	ldr	r3, [pc, #76]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80061f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d017      	beq.n	800622c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80061fc:	4b10      	ldr	r3, [pc, #64]	@ (8006240 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80061fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006200:	0e1b      	lsrs	r3, r3, #24
 8006202:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006206:	ee07 3a90 	vmov	s15, r3
 800620a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800620e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006212:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006216:	edd7 6a07 	vldr	s13, [r7, #28]
 800621a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800621e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006222:	ee17 2a90 	vmov	r2, s15
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800622a:	e002      	b.n	8006232 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	609a      	str	r2, [r3, #8]
}
 8006232:	bf00      	nop
 8006234:	3724      	adds	r7, #36	@ 0x24
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	46020c00 	.word	0x46020c00
 8006244:	4b742400 	.word	0x4b742400
 8006248:	46000000 	.word	0x46000000
 800624c:	0800b938 	.word	0x0800b938
 8006250:	4af42400 	.word	0x4af42400

08006254 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b08e      	sub	sp, #56	@ 0x38
 8006258:	af00      	add	r7, sp, #0
 800625a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800625e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006262:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8006266:	430b      	orrs	r3, r1
 8006268:	d145      	bne.n	80062f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800626a:	4b9b      	ldr	r3, [pc, #620]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800626c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006270:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006274:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006276:	4b98      	ldr	r3, [pc, #608]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006278:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b02      	cmp	r3, #2
 8006282:	d108      	bne.n	8006296 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006286:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800628a:	d104      	bne.n	8006296 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800628c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006290:	637b      	str	r3, [r7, #52]	@ 0x34
 8006292:	f001 b916 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006296:	4b90      	ldr	r3, [pc, #576]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006298:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800629c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062a4:	d114      	bne.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80062a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062ac:	d110      	bne.n	80062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80062ae:	4b8a      	ldr	r3, [pc, #552]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80062b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80062b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062bc:	d103      	bne.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80062be:	23fa      	movs	r3, #250	@ 0xfa
 80062c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80062c2:	f001 b8fe 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 80062c6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80062ca:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80062cc:	f001 b8f9 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80062d0:	4b81      	ldr	r3, [pc, #516]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062dc:	d107      	bne.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80062de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062e4:	d103      	bne.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80062e6:	4b7d      	ldr	r3, [pc, #500]	@ (80064dc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80062e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80062ea:	f001 b8ea 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80062ee:	2300      	movs	r3, #0
 80062f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80062f2:	f001 b8e6 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80062f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062fa:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80062fe:	430b      	orrs	r3, r1
 8006300:	d151      	bne.n	80063a6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006302:	4b75      	ldr	r3, [pc, #468]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006304:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006308:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800630c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800630e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006310:	2b80      	cmp	r3, #128	@ 0x80
 8006312:	d035      	beq.n	8006380 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006316:	2b80      	cmp	r3, #128	@ 0x80
 8006318:	d841      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800631a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631c:	2b60      	cmp	r3, #96	@ 0x60
 800631e:	d02a      	beq.n	8006376 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006322:	2b60      	cmp	r3, #96	@ 0x60
 8006324:	d83b      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006328:	2b40      	cmp	r3, #64	@ 0x40
 800632a:	d009      	beq.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800632c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632e:	2b40      	cmp	r3, #64	@ 0x40
 8006330:	d835      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00c      	beq.n	8006352 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633a:	2b20      	cmp	r3, #32
 800633c:	d012      	beq.n	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800633e:	e02e      	b.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006344:	4618      	mov	r0, r3
 8006346:	f7ff fb71 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800634a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800634e:	f001 b8b8 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006352:	f107 0318 	add.w	r3, r7, #24
 8006356:	4618      	mov	r0, r3
 8006358:	f7ff fcc4 	bl	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006360:	f001 b8af 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006364:	f107 030c 	add.w	r3, r7, #12
 8006368:	4618      	mov	r0, r3
 800636a:	f7ff fe17 	bl	8005f9c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006372:	f001 b8a6 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006376:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800637a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800637c:	f001 b8a1 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006380:	4b55      	ldr	r3, [pc, #340]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800638c:	d103      	bne.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800638e:	4b54      	ldr	r3, [pc, #336]	@ (80064e0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006390:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006392:	f001 b896 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006396:	2300      	movs	r3, #0
 8006398:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800639a:	f001 b892 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default :
      {
        frequency = 0U;
 800639e:	2300      	movs	r3, #0
 80063a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063a2:	f001 b88e 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 80063a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063aa:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80063ae:	430b      	orrs	r3, r1
 80063b0:	d126      	bne.n	8006400 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 80063b2:	4b49      	ldr	r3, [pc, #292]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80063b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063bc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 80063be:	4b46      	ldr	r3, [pc, #280]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063ca:	d106      	bne.n	80063da <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80063cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d103      	bne.n	80063da <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 80063d2:	4b43      	ldr	r3, [pc, #268]	@ (80064e0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80063d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80063d6:	f001 b874 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 80063da:	4b3f      	ldr	r3, [pc, #252]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063e6:	d107      	bne.n	80063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80063e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063ee:	d103      	bne.n	80063f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 80063f0:	4b3c      	ldr	r3, [pc, #240]	@ (80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80063f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80063f4:	f001 b865 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 80063f8:	2300      	movs	r3, #0
 80063fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80063fc:	f001 b861 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8006400:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006404:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8006408:	430b      	orrs	r3, r1
 800640a:	d171      	bne.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800640c:	4b32      	ldr	r3, [pc, #200]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800640e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006412:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006416:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800641a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800641e:	d034      	beq.n	800648a <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8006420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006422:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006426:	d853      	bhi.n	80064d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800642a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800642e:	d00b      	beq.n	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006436:	d84b      	bhi.n	80064d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643a:	2b00      	cmp	r3, #0
 800643c:	d016      	beq.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 800643e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006440:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006444:	d009      	beq.n	800645a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8006446:	e043      	b.n	80064d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006448:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800644c:	4618      	mov	r0, r3
 800644e:	f7ff faed 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006454:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006456:	f001 b834 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800645a:	f107 0318 	add.w	r3, r7, #24
 800645e:	4618      	mov	r0, r3
 8006460:	f7ff fc40 	bl	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006468:	f001 b82b 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800646c:	4b1a      	ldr	r3, [pc, #104]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006474:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006478:	d103      	bne.n	8006482 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 800647a:	4b1b      	ldr	r3, [pc, #108]	@ (80064e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800647c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800647e:	f001 b820 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006482:	2300      	movs	r3, #0
 8006484:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006486:	f001 b81c 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800648a:	4b13      	ldr	r3, [pc, #76]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0320 	and.w	r3, r3, #32
 8006492:	2b20      	cmp	r3, #32
 8006494:	d118      	bne.n	80064c8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006496:	4b10      	ldr	r3, [pc, #64]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d005      	beq.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80064a2:	4b0d      	ldr	r3, [pc, #52]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	0e1b      	lsrs	r3, r3, #24
 80064a8:	f003 030f 	and.w	r3, r3, #15
 80064ac:	e006      	b.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 80064ae:	4b0a      	ldr	r3, [pc, #40]	@ (80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80064b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80064b4:	041b      	lsls	r3, r3, #16
 80064b6:	0e1b      	lsrs	r3, r3, #24
 80064b8:	f003 030f 	and.w	r3, r3, #15
 80064bc:	4a0b      	ldr	r2, [pc, #44]	@ (80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80064be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80064c4:	f000 bffd 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064cc:	f000 bff9 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default :

        frequency = 0U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064d4:	f000 bff5 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 80064d8:	46020c00 	.word	0x46020c00
 80064dc:	0003d090 	.word	0x0003d090
 80064e0:	00f42400 	.word	0x00f42400
 80064e4:	007a1200 	.word	0x007a1200
 80064e8:	02dc6c00 	.word	0x02dc6c00
 80064ec:	0800b938 	.word	0x0800b938
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80064f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064f4:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80064f8:	430b      	orrs	r3, r1
 80064fa:	d17f      	bne.n	80065fc <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80064fc:	4ba8      	ldr	r3, [pc, #672]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80064fe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006502:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006506:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8006508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650a:	2b00      	cmp	r3, #0
 800650c:	d165      	bne.n	80065da <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800650e:	4ba4      	ldr	r3, [pc, #656]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006510:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006514:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006518:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800651a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006520:	d034      	beq.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8006522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006524:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006528:	d853      	bhi.n	80065d2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800652a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006530:	d00b      	beq.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8006532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006534:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006538:	d84b      	bhi.n	80065d2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 800653a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653c:	2b00      	cmp	r3, #0
 800653e:	d016      	beq.n	800656e <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8006540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006542:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006546:	d009      	beq.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8006548:	e043      	b.n	80065d2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800654a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800654e:	4618      	mov	r0, r3
 8006550:	f7ff fa6c 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006556:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006558:	f000 bfb3 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800655c:	f107 0318 	add.w	r3, r7, #24
 8006560:	4618      	mov	r0, r3
 8006562:	f7ff fbbf 	bl	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800656a:	f000 bfaa 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800656e:	4b8c      	ldr	r3, [pc, #560]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006576:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800657a:	d103      	bne.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 800657c:	4b89      	ldr	r3, [pc, #548]	@ (80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 800657e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006580:	f000 bf9f 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
            frequency = 0U;
 8006584:	2300      	movs	r3, #0
 8006586:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006588:	f000 bf9b 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800658c:	4b84      	ldr	r3, [pc, #528]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0320 	and.w	r3, r3, #32
 8006594:	2b20      	cmp	r3, #32
 8006596:	d118      	bne.n	80065ca <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006598:	4b81      	ldr	r3, [pc, #516]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d005      	beq.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80065a4:	4b7e      	ldr	r3, [pc, #504]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	0e1b      	lsrs	r3, r3, #24
 80065aa:	f003 030f 	and.w	r3, r3, #15
 80065ae:	e006      	b.n	80065be <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 80065b0:	4b7b      	ldr	r3, [pc, #492]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80065b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065b6:	041b      	lsls	r3, r3, #16
 80065b8:	0e1b      	lsrs	r3, r3, #24
 80065ba:	f003 030f 	and.w	r3, r3, #15
 80065be:	4a7a      	ldr	r2, [pc, #488]	@ (80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 80065c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065c4:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80065c6:	f000 bf7c 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
            frequency = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80065ce:	f000 bf78 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
        default :
        {
          frequency = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80065d6:	f000 bf74 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80065da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065e0:	d108      	bne.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7ff fa20 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80065ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80065f0:	f000 bf67 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else
    {
      frequency = 0U;
 80065f4:	2300      	movs	r3, #0
 80065f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80065f8:	f000 bf63 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80065fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006600:	1e51      	subs	r1, r2, #1
 8006602:	430b      	orrs	r3, r1
 8006604:	d136      	bne.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006606:	4b66      	ldr	r3, [pc, #408]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800660c:	f003 0303 	and.w	r3, r3, #3
 8006610:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006614:	2b00      	cmp	r3, #0
 8006616:	d104      	bne.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8006618:	f7fe fc1c 	bl	8004e54 <HAL_RCC_GetPCLK2Freq>
 800661c:	6378      	str	r0, [r7, #52]	@ 0x34
 800661e:	f000 bf50 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006624:	2b01      	cmp	r3, #1
 8006626:	d104      	bne.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006628:	f7fe fae0 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 800662c:	6378      	str	r0, [r7, #52]	@ 0x34
 800662e:	f000 bf48 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006632:	4b5b      	ldr	r3, [pc, #364]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800663a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800663e:	d106      	bne.n	800664e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8006640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006642:	2b02      	cmp	r3, #2
 8006644:	d103      	bne.n	800664e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8006646:	4b59      	ldr	r3, [pc, #356]	@ (80067ac <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8006648:	637b      	str	r3, [r7, #52]	@ 0x34
 800664a:	f000 bf3a 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800664e:	4b54      	ldr	r3, [pc, #336]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006650:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b02      	cmp	r3, #2
 800665a:	d107      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	2b03      	cmp	r3, #3
 8006660:	d104      	bne.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 8006662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006666:	637b      	str	r3, [r7, #52]	@ 0x34
 8006668:	f000 bf2b 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800666c:	2300      	movs	r3, #0
 800666e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006670:	f000 bf27 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006678:	1f11      	subs	r1, r2, #4
 800667a:	430b      	orrs	r3, r1
 800667c:	d136      	bne.n	80066ec <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800667e:	4b48      	ldr	r3, [pc, #288]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006684:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006688:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800668a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668c:	2b00      	cmp	r3, #0
 800668e:	d104      	bne.n	800669a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006690:	f7fe fbcc 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8006694:	6378      	str	r0, [r7, #52]	@ 0x34
 8006696:	f000 bf14 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800669a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669c:	2b10      	cmp	r3, #16
 800669e:	d104      	bne.n	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80066a0:	f7fe faa4 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 80066a4:	6378      	str	r0, [r7, #52]	@ 0x34
 80066a6:	f000 bf0c 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80066aa:	4b3d      	ldr	r3, [pc, #244]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066b6:	d106      	bne.n	80066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80066b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ba:	2b20      	cmp	r3, #32
 80066bc:	d103      	bne.n	80066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 80066be:	4b3b      	ldr	r3, [pc, #236]	@ (80067ac <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80066c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066c2:	f000 befe 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80066c6:	4b36      	ldr	r3, [pc, #216]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80066c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d107      	bne.n	80066e4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 80066d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d6:	2b30      	cmp	r3, #48	@ 0x30
 80066d8:	d104      	bne.n	80066e4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 80066da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066de:	637b      	str	r3, [r7, #52]	@ 0x34
 80066e0:	f000 beef 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80066e4:	2300      	movs	r3, #0
 80066e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80066e8:	f000 beeb 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80066ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066f0:	f1a2 0108 	sub.w	r1, r2, #8
 80066f4:	430b      	orrs	r3, r1
 80066f6:	d136      	bne.n	8006766 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80066f8:	4b29      	ldr	r3, [pc, #164]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80066fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006702:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	2b00      	cmp	r3, #0
 8006708:	d104      	bne.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800670a:	f7fe fb8f 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 800670e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006710:	f000 bed7 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006716:	2b40      	cmp	r3, #64	@ 0x40
 8006718:	d104      	bne.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800671a:	f7fe fa67 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 800671e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006720:	f000 becf 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006724:	4b1e      	ldr	r3, [pc, #120]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800672c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006730:	d106      	bne.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	2b80      	cmp	r3, #128	@ 0x80
 8006736:	d103      	bne.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8006738:	4b1c      	ldr	r3, [pc, #112]	@ (80067ac <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 800673a:	637b      	str	r3, [r7, #52]	@ 0x34
 800673c:	f000 bec1 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006740:	4b17      	ldr	r3, [pc, #92]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006746:	f003 0302 	and.w	r3, r3, #2
 800674a:	2b02      	cmp	r3, #2
 800674c:	d107      	bne.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800674e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006750:	2bc0      	cmp	r3, #192	@ 0xc0
 8006752:	d104      	bne.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8006754:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006758:	637b      	str	r3, [r7, #52]	@ 0x34
 800675a:	f000 beb2 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800675e:	2300      	movs	r3, #0
 8006760:	637b      	str	r3, [r7, #52]	@ 0x34
 8006762:	f000 beae 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006766:	e9d7 2300 	ldrd	r2, r3, [r7]
 800676a:	f1a2 0110 	sub.w	r1, r2, #16
 800676e:	430b      	orrs	r3, r1
 8006770:	d141      	bne.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006772:	4b0b      	ldr	r3, [pc, #44]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8006774:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006778:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800677c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800677e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006780:	2b00      	cmp	r3, #0
 8006782:	d104      	bne.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006784:	f7fe fb52 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8006788:	6378      	str	r0, [r7, #52]	@ 0x34
 800678a:	f000 be9a 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800678e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006794:	d10c      	bne.n	80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006796:	f7fe fa29 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 800679a:	6378      	str	r0, [r7, #52]	@ 0x34
 800679c:	f000 be91 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 80067a0:	46020c00 	.word	0x46020c00
 80067a4:	02dc6c00 	.word	0x02dc6c00
 80067a8:	0800b938 	.word	0x0800b938
 80067ac:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80067b0:	4baa      	ldr	r3, [pc, #680]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067bc:	d107      	bne.n	80067ce <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80067be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c4:	d103      	bne.n	80067ce <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 80067c6:	4ba6      	ldr	r3, [pc, #664]	@ (8006a60 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80067c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ca:	f000 be7a 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80067ce:	4ba3      	ldr	r3, [pc, #652]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80067d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067d4:	f003 0302 	and.w	r3, r3, #2
 80067d8:	2b02      	cmp	r3, #2
 80067da:	d108      	bne.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 80067dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067e2:	d104      	bne.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 80067e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ea:	f000 be6a 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80067ee:	2300      	movs	r3, #0
 80067f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80067f2:	f000 be66 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80067f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067fa:	f1a2 0120 	sub.w	r1, r2, #32
 80067fe:	430b      	orrs	r3, r1
 8006800:	d158      	bne.n	80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006802:	4b96      	ldr	r3, [pc, #600]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006804:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800680e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006810:	2b00      	cmp	r3, #0
 8006812:	d104      	bne.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006814:	f7fe fb32 	bl	8004e7c <HAL_RCC_GetPCLK3Freq>
 8006818:	6378      	str	r0, [r7, #52]	@ 0x34
 800681a:	f000 be52 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800681e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006820:	2b01      	cmp	r3, #1
 8006822:	d104      	bne.n	800682e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006824:	f7fe f9e2 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8006828:	6378      	str	r0, [r7, #52]	@ 0x34
 800682a:	f000 be4a 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800682e:	4b8b      	ldr	r3, [pc, #556]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800683a:	d106      	bne.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800683c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800683e:	2b02      	cmp	r3, #2
 8006840:	d103      	bne.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 8006842:	4b87      	ldr	r3, [pc, #540]	@ (8006a60 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8006844:	637b      	str	r3, [r7, #52]	@ 0x34
 8006846:	f000 be3c 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800684a:	4b84      	ldr	r3, [pc, #528]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800684c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006850:	f003 0302 	and.w	r3, r3, #2
 8006854:	2b02      	cmp	r3, #2
 8006856:	d107      	bne.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685a:	2b03      	cmp	r3, #3
 800685c:	d104      	bne.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 800685e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006862:	637b      	str	r3, [r7, #52]	@ 0x34
 8006864:	f000 be2d 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006868:	4b7c      	ldr	r3, [pc, #496]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0320 	and.w	r3, r3, #32
 8006870:	2b20      	cmp	r3, #32
 8006872:	d11b      	bne.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	2b04      	cmp	r3, #4
 8006878:	d118      	bne.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800687a:	4b78      	ldr	r3, [pc, #480]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d005      	beq.n	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 8006886:	4b75      	ldr	r3, [pc, #468]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	0e1b      	lsrs	r3, r3, #24
 800688c:	f003 030f 	and.w	r3, r3, #15
 8006890:	e006      	b.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8006892:	4b72      	ldr	r3, [pc, #456]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006894:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006898:	041b      	lsls	r3, r3, #16
 800689a:	0e1b      	lsrs	r3, r3, #24
 800689c:	f003 030f 	and.w	r3, r3, #15
 80068a0:	4a70      	ldr	r2, [pc, #448]	@ (8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 80068a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068a8:	f000 be0b 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80068ac:	2300      	movs	r3, #0
 80068ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b0:	f000 be07 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80068b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068b8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80068bc:	430b      	orrs	r3, r1
 80068be:	d16c      	bne.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80068c0:	4b66      	ldr	r3, [pc, #408]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80068c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068c6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80068ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80068cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068d2:	d104      	bne.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80068d4:	f7fe f98a 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 80068d8:	6378      	str	r0, [r7, #52]	@ 0x34
 80068da:	f000 bdf2 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068e4:	d108      	bne.n	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068e6:	f107 0318 	add.w	r3, r7, #24
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7ff f9fa 	bl	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80068f4:	f000 bde5 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80068f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d104      	bne.n	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80068fe:	f7fe fa7b 	bl	8004df8 <HAL_RCC_GetHCLKFreq>
 8006902:	6378      	str	r0, [r7, #52]	@ 0x34
 8006904:	f000 bddd 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800690e:	d122      	bne.n	8006956 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006910:	4b52      	ldr	r3, [pc, #328]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0320 	and.w	r3, r3, #32
 8006918:	2b20      	cmp	r3, #32
 800691a:	d118      	bne.n	800694e <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800691c:	4b4f      	ldr	r3, [pc, #316]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d005      	beq.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8006928:	4b4c      	ldr	r3, [pc, #304]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	0e1b      	lsrs	r3, r3, #24
 800692e:	f003 030f 	and.w	r3, r3, #15
 8006932:	e006      	b.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8006934:	4b49      	ldr	r3, [pc, #292]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006936:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800693a:	041b      	lsls	r3, r3, #16
 800693c:	0e1b      	lsrs	r3, r3, #24
 800693e:	f003 030f 	and.w	r3, r3, #15
 8006942:	4a48      	ldr	r2, [pc, #288]	@ (8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006948:	637b      	str	r3, [r7, #52]	@ 0x34
 800694a:	f000 bdba 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = 0U;
 800694e:	2300      	movs	r3, #0
 8006950:	637b      	str	r3, [r7, #52]	@ 0x34
 8006952:	f000 bdb6 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006956:	4b41      	ldr	r3, [pc, #260]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800695e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006962:	d107      	bne.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8006964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006966:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800696a:	d103      	bne.n	8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 800696c:	4b3e      	ldr	r3, [pc, #248]	@ (8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 800696e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006970:	f000 bda7 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006974:	4b39      	ldr	r3, [pc, #228]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800697c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006980:	d107      	bne.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8006982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006984:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006988:	d103      	bne.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 800698a:	4b35      	ldr	r3, [pc, #212]	@ (8006a60 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800698c:	637b      	str	r3, [r7, #52]	@ 0x34
 800698e:	f000 bd98 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	637b      	str	r3, [r7, #52]	@ 0x34
 8006996:	f000 bd94 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800699a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800699e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80069a2:	430b      	orrs	r3, r1
 80069a4:	d162      	bne.n	8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0x818>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80069a6:	4b2d      	ldr	r3, [pc, #180]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80069a8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80069b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b4:	2b04      	cmp	r3, #4
 80069b6:	d84c      	bhi.n	8006a52 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 80069b8:	a201      	add	r2, pc, #4	@ (adr r2, 80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80069ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069be:	bf00      	nop
 80069c0:	080069f9 	.word	0x080069f9
 80069c4:	080069d5 	.word	0x080069d5
 80069c8:	080069e7 	.word	0x080069e7
 80069cc:	08006a03 	.word	0x08006a03
 80069d0:	08006a0d 	.word	0x08006a0d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80069d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069d8:	4618      	mov	r0, r3
 80069da:	f7ff f827 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80069de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069e2:	f000 bd6e 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069e6:	f107 030c 	add.w	r3, r7, #12
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7ff fad6 	bl	8005f9c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069f4:	f000 bd65 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80069f8:	f7fe f9fe 	bl	8004df8 <HAL_RCC_GetHCLKFreq>
 80069fc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80069fe:	f000 bd60 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006a02:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006a06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a08:	f000 bd5b 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006a0c:	4b13      	ldr	r3, [pc, #76]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0320 	and.w	r3, r3, #32
 8006a14:	2b20      	cmp	r3, #32
 8006a16:	d118      	bne.n	8006a4a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006a18:	4b10      	ldr	r3, [pc, #64]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d005      	beq.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8006a24:	4b0d      	ldr	r3, [pc, #52]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	0e1b      	lsrs	r3, r3, #24
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	e006      	b.n	8006a3e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8006a30:	4b0a      	ldr	r3, [pc, #40]	@ (8006a5c <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8006a32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a36:	041b      	lsls	r3, r3, #16
 8006a38:	0e1b      	lsrs	r3, r3, #24
 8006a3a:	f003 030f 	and.w	r3, r3, #15
 8006a3e:	4a09      	ldr	r2, [pc, #36]	@ (8006a64 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8006a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a44:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006a46:	f000 bd3c 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a4e:	f000 bd38 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 8006a52:	2300      	movs	r3, #0
 8006a54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a56:	f000 bd34 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006a5a:	bf00      	nop
 8006a5c:	46020c00 	.word	0x46020c00
 8006a60:	00f42400 	.word	0x00f42400
 8006a64:	0800b938 	.word	0x0800b938
 8006a68:	007a1200 	.word	0x007a1200
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a70:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006a74:	430b      	orrs	r3, r1
 8006a76:	d167      	bne.n	8006b48 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006a78:	4ba0      	ldr	r3, [pc, #640]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006a7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a7e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006a82:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a8a:	d036      	beq.n	8006afa <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a92:	d855      	bhi.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8006a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006a9a:	d029      	beq.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 8006a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006aa2:	d84d      	bhi.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8006aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006aaa:	d013      	beq.n	8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
 8006aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ab2:	d845      	bhi.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d015      	beq.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8006aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006abc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ac0:	d13e      	bne.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ac2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7fe ffb0 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ace:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ad0:	f000 bcf7 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ad4:	f107 030c 	add.w	r3, r7, #12
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff fa5f 	bl	8005f9c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ae2:	f000 bcee 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006ae6:	f7fe f987 	bl	8004df8 <HAL_RCC_GetHCLKFreq>
 8006aea:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006aec:	f000 bce9 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006af0:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006af4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006af6:	f000 bce4 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006afa:	4b80      	ldr	r3, [pc, #512]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0320 	and.w	r3, r3, #32
 8006b02:	2b20      	cmp	r3, #32
 8006b04:	d118      	bne.n	8006b38 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006b06:	4b7d      	ldr	r3, [pc, #500]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d005      	beq.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8006b12:	4b7a      	ldr	r3, [pc, #488]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	0e1b      	lsrs	r3, r3, #24
 8006b18:	f003 030f 	and.w	r3, r3, #15
 8006b1c:	e006      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 8006b1e:	4b77      	ldr	r3, [pc, #476]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b24:	041b      	lsls	r3, r3, #16
 8006b26:	0e1b      	lsrs	r3, r3, #24
 8006b28:	f003 030f 	and.w	r3, r3, #15
 8006b2c:	4a74      	ldr	r2, [pc, #464]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006b2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b32:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006b34:	f000 bcc5 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b3c:	f000 bcc1 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b44:	f000 bcbd 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006b48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b4c:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8006b50:	430b      	orrs	r3, r1
 8006b52:	d14c      	bne.n	8006bee <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006b54:	4b69      	ldr	r3, [pc, #420]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b5a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006b5e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d104      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006b66:	f7fe f961 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8006b6a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b6c:	f000 bca9 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b76:	d104      	bne.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b78:	f7fe f838 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8006b7c:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b7e:	f000 bca0 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8006b82:	4b5e      	ldr	r3, [pc, #376]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b8e:	d107      	bne.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 8006b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b96:	d103      	bne.n	8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
    {
      frequency = HSI_VALUE;
 8006b98:	4b5a      	ldr	r3, [pc, #360]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b9c:	f000 bc91 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8006ba0:	4b56      	ldr	r3, [pc, #344]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0320 	and.w	r3, r3, #32
 8006ba8:	2b20      	cmp	r3, #32
 8006baa:	d11c      	bne.n	8006be6 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
 8006bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bb2:	d118      	bne.n	8006be6 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006bb4:	4b51      	ldr	r3, [pc, #324]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d005      	beq.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8006bc0:	4b4e      	ldr	r3, [pc, #312]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	0e1b      	lsrs	r3, r3, #24
 8006bc6:	f003 030f 	and.w	r3, r3, #15
 8006bca:	e006      	b.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8006bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006bce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006bd2:	041b      	lsls	r3, r3, #16
 8006bd4:	0e1b      	lsrs	r3, r3, #24
 8006bd6:	f003 030f 	and.w	r3, r3, #15
 8006bda:	4a49      	ldr	r2, [pc, #292]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006be0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006be2:	f000 bc6e 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8006be6:	2300      	movs	r3, #0
 8006be8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bea:	f000 bc6a 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8006bee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bf2:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8006bf6:	430b      	orrs	r3, r1
 8006bf8:	d14c      	bne.n	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006bfa:	4b40      	ldr	r3, [pc, #256]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c00:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006c04:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d104      	bne.n	8006c16 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006c0c:	f7fe f90e 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8006c10:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c12:	f000 bc56 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c1c:	d104      	bne.n	8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006c1e:	f7fd ffe5 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8006c22:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c24:	f000 bc4d 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006c28:	4b34      	ldr	r3, [pc, #208]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c34:	d107      	bne.n	8006c46 <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
 8006c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c3c:	d103      	bne.n	8006c46 <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
    {
      frequency = HSI_VALUE;
 8006c3e:	4b31      	ldr	r3, [pc, #196]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c42:	f000 bc3e 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006c46:	4b2d      	ldr	r3, [pc, #180]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0320 	and.w	r3, r3, #32
 8006c4e:	2b20      	cmp	r3, #32
 8006c50:	d11c      	bne.n	8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8006c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c54:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c58:	d118      	bne.n	8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006c5a:	4b28      	ldr	r3, [pc, #160]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d005      	beq.n	8006c72 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8006c66:	4b25      	ldr	r3, [pc, #148]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	0e1b      	lsrs	r3, r3, #24
 8006c6c:	f003 030f 	and.w	r3, r3, #15
 8006c70:	e006      	b.n	8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8006c72:	4b22      	ldr	r3, [pc, #136]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006c74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c78:	041b      	lsls	r3, r3, #16
 8006c7a:	0e1b      	lsrs	r3, r3, #24
 8006c7c:	f003 030f 	and.w	r3, r3, #15
 8006c80:	4a1f      	ldr	r2, [pc, #124]	@ (8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8006c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c88:	f000 bc1b 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c90:	f000 bc17 	b.w	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8006c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c98:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	d157      	bne.n	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006ca0:	4b16      	ldr	r3, [pc, #88]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006ca2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ca6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006caa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cae:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cb0:	d02a      	beq.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cb6:	d848      	bhi.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 8006cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cba:	2b80      	cmp	r3, #128	@ 0x80
 8006cbc:	d00d      	beq.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8006cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc0:	2b80      	cmp	r3, #128	@ 0x80
 8006cc2:	d842      	bhi.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 8006cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d003      	beq.n	8006cd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa7e>
 8006cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ccc:	2b40      	cmp	r3, #64	@ 0x40
 8006cce:	d011      	beq.n	8006cf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
 8006cd0:	e03b      	b.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8006cd2:	f7fe f8d3 	bl	8004e7c <HAL_RCC_GetPCLK3Freq>
 8006cd6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006cd8:	e3f3      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cda:	4b08      	ldr	r3, [pc, #32]	@ (8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ce2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ce6:	d102      	bne.n	8006cee <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
        {
          frequency = HSI_VALUE;
 8006ce8:	4b06      	ldr	r3, [pc, #24]	@ (8006d04 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006cea:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006cec:	e3e9      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006cf2:	e3e6      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006cf4:	f7fd ff7a 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8006cf8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006cfa:	e3e2      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006cfc:	46020c00 	.word	0x46020c00
 8006d00:	0800b938 	.word	0x0800b938
 8006d04:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006d08:	4ba3      	ldr	r3, [pc, #652]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f003 0320 	and.w	r3, r3, #32
 8006d10:	2b20      	cmp	r3, #32
 8006d12:	d117      	bne.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006d14:	4ba0      	ldr	r3, [pc, #640]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d005      	beq.n	8006d2c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
 8006d20:	4b9d      	ldr	r3, [pc, #628]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	0e1b      	lsrs	r3, r3, #24
 8006d26:	f003 030f 	and.w	r3, r3, #15
 8006d2a:	e006      	b.n	8006d3a <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8006d2c:	4b9a      	ldr	r3, [pc, #616]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d32:	041b      	lsls	r3, r3, #16
 8006d34:	0e1b      	lsrs	r3, r3, #24
 8006d36:	f003 030f 	and.w	r3, r3, #15
 8006d3a:	4a98      	ldr	r2, [pc, #608]	@ (8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d40:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006d42:	e3be      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d48:	e3bb      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      default:
      {
        frequency = 0U;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d4e:	e3b8      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8006d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d54:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8006d58:	430b      	orrs	r3, r1
 8006d5a:	d147      	bne.n	8006dec <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006d5c:	4b8e      	ldr	r3, [pc, #568]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006d62:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006d66:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8006d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d103      	bne.n	8006d76 <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006d6e:	f7fe f85d 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8006d72:	6378      	str	r0, [r7, #52]	@ 0x34
 8006d74:	e3a5      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d7c:	d103      	bne.n	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006d7e:	f7fd ff35 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8006d82:	6378      	str	r0, [r7, #52]	@ 0x34
 8006d84:	e39d      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006d86:	4b84      	ldr	r3, [pc, #528]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d92:	d106      	bne.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
 8006d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d9a:	d102      	bne.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
    {
      frequency = HSI_VALUE;
 8006d9c:	4b80      	ldr	r3, [pc, #512]	@ (8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>)
 8006d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006da0:	e38f      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8006da2:	4b7d      	ldr	r3, [pc, #500]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0320 	and.w	r3, r3, #32
 8006daa:	2b20      	cmp	r3, #32
 8006dac:	d11b      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 8006dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006db4:	d117      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006db6:	4b78      	ldr	r3, [pc, #480]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d005      	beq.n	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0xb7a>
 8006dc2:	4b75      	ldr	r3, [pc, #468]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	0e1b      	lsrs	r3, r3, #24
 8006dc8:	f003 030f 	and.w	r3, r3, #15
 8006dcc:	e006      	b.n	8006ddc <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8006dce:	4b72      	ldr	r3, [pc, #456]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006dd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006dd4:	041b      	lsls	r3, r3, #16
 8006dd6:	0e1b      	lsrs	r3, r3, #24
 8006dd8:	f003 030f 	and.w	r3, r3, #15
 8006ddc:	4a6f      	ldr	r2, [pc, #444]	@ (8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de4:	e36d      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8006de6:	2300      	movs	r3, #0
 8006de8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dea:	e36a      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8006dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006df0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006df4:	430b      	orrs	r3, r1
 8006df6:	d164      	bne.n	8006ec2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006df8:	4b67      	ldr	r3, [pc, #412]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006dfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e02:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8006e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d120      	bne.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0xbf8>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e0a:	4b63      	ldr	r3, [pc, #396]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0320 	and.w	r3, r3, #32
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	d117      	bne.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e16:	4b60      	ldr	r3, [pc, #384]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d005      	beq.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0xbda>
 8006e22:	4b5d      	ldr	r3, [pc, #372]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	0e1b      	lsrs	r3, r3, #24
 8006e28:	f003 030f 	and.w	r3, r3, #15
 8006e2c:	e006      	b.n	8006e3c <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
 8006e2e:	4b5a      	ldr	r3, [pc, #360]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e34:	041b      	lsls	r3, r3, #16
 8006e36:	0e1b      	lsrs	r3, r3, #24
 8006e38:	f003 030f 	and.w	r3, r3, #15
 8006e3c:	4a57      	ldr	r2, [pc, #348]	@ (8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e42:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e44:	e33d      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = 0U;
 8006e46:	2300      	movs	r3, #0
 8006e48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e4a:	e33a      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8006e4c:	4b52      	ldr	r3, [pc, #328]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e5a:	d112      	bne.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 8006e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e62:	d10e      	bne.n	8006e82 <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e64:	4b4c      	ldr	r3, [pc, #304]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e72:	d102      	bne.n	8006e7a <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
      {
        frequency = LSI_VALUE / 128U;
 8006e74:	23fa      	movs	r3, #250	@ 0xfa
 8006e76:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e78:	e323      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8006e7a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006e7e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e80:	e31f      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8006e82:	4b45      	ldr	r3, [pc, #276]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e8e:	d106      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0xc4a>
 8006e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e96:	d102      	bne.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0xc4a>
    {
      frequency = HSI_VALUE;
 8006e98:	4b41      	ldr	r3, [pc, #260]	@ (8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>)
 8006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e9c:	e311      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8006e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006ea0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ea4:	f003 0302 	and.w	r3, r3, #2
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d107      	bne.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 8006eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006eb2:	d103      	bne.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
    {
      frequency = LSE_VALUE;
 8006eb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eba:	e302      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec0:	e2ff      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8006ec2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ec6:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006eca:	430b      	orrs	r3, r1
 8006ecc:	d16a      	bne.n	8006fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xd50>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006ece:	4b32      	ldr	r3, [pc, #200]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006ed0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ed4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ed8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8006eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d120      	bne.n	8006f22 <HAL_RCCEx_GetPeriphCLKFreq+0xcce>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 0320 	and.w	r3, r3, #32
 8006ee8:	2b20      	cmp	r3, #32
 8006eea:	d117      	bne.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0xcc8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006eec:	4b2a      	ldr	r3, [pc, #168]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d005      	beq.n	8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
 8006ef8:	4b27      	ldr	r3, [pc, #156]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	0e1b      	lsrs	r3, r3, #24
 8006efe:	f003 030f 	and.w	r3, r3, #15
 8006f02:	e006      	b.n	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 8006f04:	4b24      	ldr	r3, [pc, #144]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006f06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f0a:	041b      	lsls	r3, r3, #16
 8006f0c:	0e1b      	lsrs	r3, r3, #24
 8006f0e:	f003 030f 	and.w	r3, r3, #15
 8006f12:	4a22      	ldr	r2, [pc, #136]	@ (8006f9c <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8006f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f18:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f1a:	e2d2      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = 0U;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f20:	e2cf      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8006f22:	4b1d      	ldr	r3, [pc, #116]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006f24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f30:	d112      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8006f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f38:	d10e      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f3a:	4b17      	ldr	r3, [pc, #92]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006f3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f48:	d102      	bne.n	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
      {
        frequency = LSI_VALUE / 128U;
 8006f4a:	23fa      	movs	r3, #250	@ 0xfa
 8006f4c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f4e:	e2b8      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8006f50:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006f54:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006f56:	e2b4      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006f58:	4b0f      	ldr	r3, [pc, #60]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f64:	d106      	bne.n	8006f74 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8006f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f6c:	d102      	bne.n	8006f74 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
    {
      frequency = HSI_VALUE;
 8006f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>)
 8006f70:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f72:	e2a6      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006f74:	4b08      	ldr	r3, [pc, #32]	@ (8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8006f76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006f7a:	f003 0302 	and.w	r3, r3, #2
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d107      	bne.n	8006f92 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8006f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f88:	d103      	bne.n	8006f92 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
    {
      frequency = LSE_VALUE;
 8006f8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f90:	e297      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8006f92:	2300      	movs	r3, #0
 8006f94:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f96:	e294      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006f98:	46020c00 	.word	0x46020c00
 8006f9c:	0800b938 	.word	0x0800b938
 8006fa0:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8006fa4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fa8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006fac:	430b      	orrs	r3, r1
 8006fae:	d147      	bne.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0xdec>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006fb0:	4b9a      	ldr	r3, [pc, #616]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006fb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fb6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8006fba:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d103      	bne.n	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006fc2:	f7fd ff33 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 8006fc6:	6378      	str	r0, [r7, #52]	@ 0x34
 8006fc8:	e27b      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006fca:	4b94      	ldr	r3, [pc, #592]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006fcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fd8:	d112      	bne.n	8007000 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
 8006fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fdc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006fe0:	d10e      	bne.n	8007000 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006fe2:	4b8e      	ldr	r3, [pc, #568]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8006fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006fe8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ff0:	d102      	bne.n	8006ff8 <HAL_RCCEx_GetPeriphCLKFreq+0xda4>
      {
        frequency = LSI_VALUE / 128U;
 8006ff2:	23fa      	movs	r3, #250	@ 0xfa
 8006ff4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006ff6:	e264      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8006ff8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006ffc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006ffe:	e260      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007000:	4b86      	ldr	r3, [pc, #536]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800700c:	d106      	bne.n	800701c <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>
 800700e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007010:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007014:	d102      	bne.n	800701c <HAL_RCCEx_GetPeriphCLKFreq+0xdc8>
    {
      frequency = HSI_VALUE;
 8007016:	4b82      	ldr	r3, [pc, #520]	@ (8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007018:	637b      	str	r3, [r7, #52]	@ 0x34
 800701a:	e252      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800701c:	4b7f      	ldr	r3, [pc, #508]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800701e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007022:	f003 0302 	and.w	r3, r3, #2
 8007026:	2b02      	cmp	r3, #2
 8007028:	d107      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0xde6>
 800702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007030:	d103      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0xde6>
    {
      frequency = LSE_VALUE;
 8007032:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007036:	637b      	str	r3, [r7, #52]	@ 0x34
 8007038:	e243      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	637b      	str	r3, [r7, #52]	@ 0x34
 800703e:	e240      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8007040:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007044:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8007048:	430b      	orrs	r3, r1
 800704a:	d12d      	bne.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe54>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800704c:	4b73      	ldr	r3, [pc, #460]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800704e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007052:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007056:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8007058:	4b70      	ldr	r3, [pc, #448]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007060:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007064:	d105      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 8007066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007068:	2b00      	cmp	r3, #0
 800706a:	d102      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = HSE_VALUE;
 800706c:	4b6d      	ldr	r3, [pc, #436]	@ (8007224 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800706e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007070:	e227      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8007072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007078:	d107      	bne.n	800708a <HAL_RCCEx_GetPeriphCLKFreq+0xe36>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800707a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800707e:	4618      	mov	r0, r3
 8007080:	f7fe fcd4 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8007084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007086:	637b      	str	r3, [r7, #52]	@ 0x34
 8007088:	e21b      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800708a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007090:	d107      	bne.n	80070a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007092:	f107 0318 	add.w	r3, r7, #24
 8007096:	4618      	mov	r0, r3
 8007098:	f7fe fe24 	bl	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	637b      	str	r3, [r7, #52]	@ 0x34
 80070a0:	e20f      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80070a2:	2300      	movs	r3, #0
 80070a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80070a6:	e20c      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80070a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070ac:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80070b0:	430b      	orrs	r3, r1
 80070b2:	d156      	bne.n	8007162 <HAL_RCCEx_GetPeriphCLKFreq+0xf0e>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80070b4:	4b59      	ldr	r3, [pc, #356]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80070b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070ba:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80070be:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80070c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80070c6:	d028      	beq.n	800711a <HAL_RCCEx_GetPeriphCLKFreq+0xec6>
 80070c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80070ce:	d845      	bhi.n	800715c <HAL_RCCEx_GetPeriphCLKFreq+0xf08>
 80070d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070d6:	d013      	beq.n	8007100 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
 80070d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070de:	d83d      	bhi.n	800715c <HAL_RCCEx_GetPeriphCLKFreq+0xf08>
 80070e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d004      	beq.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 80070e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070ec:	d004      	beq.n	80070f8 <HAL_RCCEx_GetPeriphCLKFreq+0xea4>
 80070ee:	e035      	b.n	800715c <HAL_RCCEx_GetPeriphCLKFreq+0xf08>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80070f0:	f7fd feb0 	bl	8004e54 <HAL_RCC_GetPCLK2Freq>
 80070f4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80070f6:	e1e4      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80070f8:	f7fd fd78 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 80070fc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80070fe:	e1e0      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007100:	4b46      	ldr	r3, [pc, #280]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007108:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800710c:	d102      	bne.n	8007114 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
        {
          frequency = HSI_VALUE;
 800710e:	4b44      	ldr	r3, [pc, #272]	@ (8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8007110:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007112:	e1d6      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8007114:	2300      	movs	r3, #0
 8007116:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007118:	e1d3      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800711a:	4b40      	ldr	r3, [pc, #256]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0320 	and.w	r3, r3, #32
 8007122:	2b20      	cmp	r3, #32
 8007124:	d117      	bne.n	8007156 <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007126:	4b3d      	ldr	r3, [pc, #244]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800712e:	2b00      	cmp	r3, #0
 8007130:	d005      	beq.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
 8007132:	4b3a      	ldr	r3, [pc, #232]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	0e1b      	lsrs	r3, r3, #24
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	e006      	b.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800713e:	4b37      	ldr	r3, [pc, #220]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007140:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007144:	041b      	lsls	r3, r3, #16
 8007146:	0e1b      	lsrs	r3, r3, #24
 8007148:	f003 030f 	and.w	r3, r3, #15
 800714c:	4a36      	ldr	r2, [pc, #216]	@ (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800714e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007152:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007154:	e1b5      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8007156:	2300      	movs	r3, #0
 8007158:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800715a:	e1b2      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 800715c:	2300      	movs	r3, #0
 800715e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007160:	e1af      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8007162:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007166:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800716a:	430b      	orrs	r3, r1
 800716c:	d15e      	bne.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800716e:	4b2b      	ldr	r3, [pc, #172]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8007170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007174:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007178:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800717a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007180:	d028      	beq.n	80071d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 8007182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007184:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007188:	d845      	bhi.n	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800718a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007190:	d013      	beq.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 8007192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007194:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007198:	d83d      	bhi.n	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800719a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719c:	2b00      	cmp	r3, #0
 800719e:	d004      	beq.n	80071aa <HAL_RCCEx_GetPeriphCLKFreq+0xf56>
 80071a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071a6:	d004      	beq.n	80071b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 80071a8:	e035      	b.n	8007216 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80071aa:	f7fd fe3f 	bl	8004e2c <HAL_RCC_GetPCLK1Freq>
 80071ae:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80071b0:	e187      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80071b2:	f7fd fd1b 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 80071b6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80071b8:	e183      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071ba:	4b18      	ldr	r3, [pc, #96]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071c6:	d102      	bne.n	80071ce <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
        {
          frequency = HSI_VALUE;
 80071c8:	4b15      	ldr	r3, [pc, #84]	@ (8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80071ca:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80071cc:	e179      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 80071ce:	2300      	movs	r3, #0
 80071d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80071d2:	e176      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80071d4:	4b11      	ldr	r3, [pc, #68]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0320 	and.w	r3, r3, #32
 80071dc:	2b20      	cmp	r3, #32
 80071de:	d117      	bne.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80071e0:	4b0e      	ldr	r3, [pc, #56]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d005      	beq.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80071ec:	4b0b      	ldr	r3, [pc, #44]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	0e1b      	lsrs	r3, r3, #24
 80071f2:	f003 030f 	and.w	r3, r3, #15
 80071f6:	e006      	b.n	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
 80071f8:	4b08      	ldr	r3, [pc, #32]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80071fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80071fe:	041b      	lsls	r3, r3, #16
 8007200:	0e1b      	lsrs	r3, r3, #24
 8007202:	f003 030f 	and.w	r3, r3, #15
 8007206:	4a08      	ldr	r2, [pc, #32]	@ (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 8007208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800720c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800720e:	e158      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 8007210:	2300      	movs	r3, #0
 8007212:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007214:	e155      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 8007216:	2300      	movs	r3, #0
 8007218:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800721a:	e152      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 800721c:	46020c00 	.word	0x46020c00
 8007220:	00f42400 	.word	0x00f42400
 8007224:	007a1200 	.word	0x007a1200
 8007228:	0800b938 	.word	0x0800b938
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800722c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007230:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8007234:	430b      	orrs	r3, r1
 8007236:	d176      	bne.n	8007326 <HAL_RCCEx_GetPeriphCLKFreq+0x10d2>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007238:	4ba4      	ldr	r3, [pc, #656]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800723a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800723e:	f003 0318 	and.w	r3, r3, #24
 8007242:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007246:	2b18      	cmp	r3, #24
 8007248:	d86a      	bhi.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x10cc>
 800724a:	a201      	add	r2, pc, #4	@ (adr r2, 8007250 <HAL_RCCEx_GetPeriphCLKFreq+0xffc>)
 800724c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007250:	080072b5 	.word	0x080072b5
 8007254:	08007321 	.word	0x08007321
 8007258:	08007321 	.word	0x08007321
 800725c:	08007321 	.word	0x08007321
 8007260:	08007321 	.word	0x08007321
 8007264:	08007321 	.word	0x08007321
 8007268:	08007321 	.word	0x08007321
 800726c:	08007321 	.word	0x08007321
 8007270:	080072bd 	.word	0x080072bd
 8007274:	08007321 	.word	0x08007321
 8007278:	08007321 	.word	0x08007321
 800727c:	08007321 	.word	0x08007321
 8007280:	08007321 	.word	0x08007321
 8007284:	08007321 	.word	0x08007321
 8007288:	08007321 	.word	0x08007321
 800728c:	08007321 	.word	0x08007321
 8007290:	080072c5 	.word	0x080072c5
 8007294:	08007321 	.word	0x08007321
 8007298:	08007321 	.word	0x08007321
 800729c:	08007321 	.word	0x08007321
 80072a0:	08007321 	.word	0x08007321
 80072a4:	08007321 	.word	0x08007321
 80072a8:	08007321 	.word	0x08007321
 80072ac:	08007321 	.word	0x08007321
 80072b0:	080072df 	.word	0x080072df
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80072b4:	f7fd fde2 	bl	8004e7c <HAL_RCC_GetPCLK3Freq>
 80072b8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80072ba:	e102      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80072bc:	f7fd fc96 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 80072c0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80072c2:	e0fe      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80072c4:	4b81      	ldr	r3, [pc, #516]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072d0:	d102      	bne.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1084>
        {
          frequency = HSI_VALUE;
 80072d2:	4b7f      	ldr	r3, [pc, #508]	@ (80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 80072d4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80072d6:	e0f4      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 80072d8:	2300      	movs	r3, #0
 80072da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072dc:	e0f1      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80072de:	4b7b      	ldr	r3, [pc, #492]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0320 	and.w	r3, r3, #32
 80072e6:	2b20      	cmp	r3, #32
 80072e8:	d117      	bne.n	800731a <HAL_RCCEx_GetPeriphCLKFreq+0x10c6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80072ea:	4b78      	ldr	r3, [pc, #480]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d005      	beq.n	8007302 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
 80072f6:	4b75      	ldr	r3, [pc, #468]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	0e1b      	lsrs	r3, r3, #24
 80072fc:	f003 030f 	and.w	r3, r3, #15
 8007300:	e006      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>
 8007302:	4b72      	ldr	r3, [pc, #456]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007304:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007308:	041b      	lsls	r3, r3, #16
 800730a:	0e1b      	lsrs	r3, r3, #24
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	4a70      	ldr	r2, [pc, #448]	@ (80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8007312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007316:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007318:	e0d3      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800731e:	e0d0      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 8007320:	2300      	movs	r3, #0
 8007322:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007324:	e0cd      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007326:	e9d7 2300 	ldrd	r2, r3, [r7]
 800732a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800732e:	430b      	orrs	r3, r1
 8007330:	d155      	bne.n	80073de <HAL_RCCEx_GetPeriphCLKFreq+0x118a>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007332:	4b66      	ldr	r3, [pc, #408]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007334:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007338:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800733c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800733e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007340:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007344:	d013      	beq.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800734c:	d844      	bhi.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1184>
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007354:	d013      	beq.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x112a>
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800735c:	d83c      	bhi.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1184>
 800735e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007360:	2b00      	cmp	r3, #0
 8007362:	d014      	beq.n	800738e <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8007364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007366:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800736a:	d014      	beq.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x1142>
 800736c:	e034      	b.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1184>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800736e:	f107 0318 	add.w	r3, r7, #24
 8007372:	4618      	mov	r0, r3
 8007374:	f7fe fcb6 	bl	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800737c:	e0a1      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800737e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007382:	4618      	mov	r0, r3
 8007384:	f7fe fb52 	bl	8005a2c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800738c:	e099      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800738e:	f7fd fc2d 	bl	8004bec <HAL_RCC_GetSysClockFreq>
 8007392:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007394:	e095      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007396:	4b4d      	ldr	r3, [pc, #308]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 0320 	and.w	r3, r3, #32
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d117      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80073a2:	4b4a      	ldr	r3, [pc, #296]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d005      	beq.n	80073ba <HAL_RCCEx_GetPeriphCLKFreq+0x1166>
 80073ae:	4b47      	ldr	r3, [pc, #284]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	0e1b      	lsrs	r3, r3, #24
 80073b4:	f003 030f 	and.w	r3, r3, #15
 80073b8:	e006      	b.n	80073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1174>
 80073ba:	4b44      	ldr	r3, [pc, #272]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80073c0:	041b      	lsls	r3, r3, #16
 80073c2:	0e1b      	lsrs	r3, r3, #24
 80073c4:	f003 030f 	and.w	r3, r3, #15
 80073c8:	4a42      	ldr	r2, [pc, #264]	@ (80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80073ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80073d0:	e077      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
          frequency = 0U;
 80073d2:	2300      	movs	r3, #0
 80073d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073d6:	e074      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>

      default:

        frequency = 0U;
 80073d8:	2300      	movs	r3, #0
 80073da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073dc:	e071      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80073de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073e2:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80073e6:	430b      	orrs	r3, r1
 80073e8:	d131      	bne.n	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80073ea:	4b38      	ldr	r3, [pc, #224]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80073f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073f4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80073f6:	4b35      	ldr	r3, [pc, #212]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80073f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073fc:	f003 0302 	and.w	r3, r3, #2
 8007400:	2b02      	cmp	r3, #2
 8007402:	d106      	bne.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	2b00      	cmp	r3, #0
 8007408:	d103      	bne.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
    {
      frequency = LSE_VALUE;
 800740a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800740e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007410:	e057      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8007412:	4b2e      	ldr	r3, [pc, #184]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007414:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007418:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800741c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007420:	d112      	bne.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
 8007422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007424:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007428:	d10e      	bne.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800742a:	4b28      	ldr	r3, [pc, #160]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800742c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007430:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007434:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007438:	d102      	bne.n	8007440 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
      {
        frequency = LSI_VALUE / 128U;
 800743a:	23fa      	movs	r3, #250	@ 0xfa
 800743c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800743e:	e040      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
      else
      {
        frequency = LSI_VALUE;
 8007440:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007444:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007446:	e03c      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007448:	2300      	movs	r3, #0
 800744a:	637b      	str	r3, [r7, #52]	@ 0x34
 800744c:	e039      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800744e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007452:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007456:	430b      	orrs	r3, r1
 8007458:	d131      	bne.n	80074be <HAL_RCCEx_GetPeriphCLKFreq+0x126a>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800745a:	4b1c      	ldr	r3, [pc, #112]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800745c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007460:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007464:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007466:	4b19      	ldr	r3, [pc, #100]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800746e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007472:	d105      	bne.n	8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>
 8007474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007476:	2b00      	cmp	r3, #0
 8007478:	d102      	bne.n	8007480 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>
    {
      frequency = HSI48_VALUE;
 800747a:	4b17      	ldr	r3, [pc, #92]	@ (80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800747c:	637b      	str	r3, [r7, #52]	@ 0x34
 800747e:	e020      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8007480:	4b12      	ldr	r3, [pc, #72]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800748c:	d106      	bne.n	800749c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 800748e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007490:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007494:	d102      	bne.n	800749c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
    {
      frequency = HSI48_VALUE >> 1U ;
 8007496:	4b11      	ldr	r3, [pc, #68]	@ (80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8007498:	637b      	str	r3, [r7, #52]	@ 0x34
 800749a:	e012      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800749c:	4b0b      	ldr	r3, [pc, #44]	@ (80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074a8:	d106      	bne.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>
 80074aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074b0:	d102      	bne.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1264>
    {
      frequency = HSI_VALUE;
 80074b2:	4b07      	ldr	r3, [pc, #28]	@ (80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 80074b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074b6:	e004      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80074bc:	e001      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80074be:	2300      	movs	r3, #0
 80074c0:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80074c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3738      	adds	r7, #56	@ 0x38
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	46020c00 	.word	0x46020c00
 80074d0:	00f42400 	.word	0x00f42400
 80074d4:	0800b938 	.word	0x0800b938
 80074d8:	02dc6c00 	.word	0x02dc6c00
 80074dc:	016e3600 	.word	0x016e3600

080074e0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80074e8:	4b47      	ldr	r3, [pc, #284]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a46      	ldr	r2, [pc, #280]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80074ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80074f2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80074f4:	f7fa ffa0 	bl	8002438 <HAL_GetTick>
 80074f8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80074fa:	e008      	b.n	800750e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80074fc:	f7fa ff9c 	bl	8002438 <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	2b02      	cmp	r3, #2
 8007508:	d901      	bls.n	800750e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e077      	b.n	80075fe <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800750e:	4b3e      	ldr	r3, [pc, #248]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1f0      	bne.n	80074fc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800751a:	4b3b      	ldr	r3, [pc, #236]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 800751c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800751e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007522:	f023 0303 	bic.w	r3, r3, #3
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	6811      	ldr	r1, [r2, #0]
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	6852      	ldr	r2, [r2, #4]
 800752e:	3a01      	subs	r2, #1
 8007530:	0212      	lsls	r2, r2, #8
 8007532:	430a      	orrs	r2, r1
 8007534:	4934      	ldr	r1, [pc, #208]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 8007536:	4313      	orrs	r3, r2
 8007538:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800753a:	4b33      	ldr	r3, [pc, #204]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 800753c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800753e:	4b33      	ldr	r3, [pc, #204]	@ (800760c <RCCEx_PLL2_Config+0x12c>)
 8007540:	4013      	ands	r3, r2
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	6892      	ldr	r2, [r2, #8]
 8007546:	3a01      	subs	r2, #1
 8007548:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	68d2      	ldr	r2, [r2, #12]
 8007550:	3a01      	subs	r2, #1
 8007552:	0252      	lsls	r2, r2, #9
 8007554:	b292      	uxth	r2, r2
 8007556:	4311      	orrs	r1, r2
 8007558:	687a      	ldr	r2, [r7, #4]
 800755a:	6912      	ldr	r2, [r2, #16]
 800755c:	3a01      	subs	r2, #1
 800755e:	0412      	lsls	r2, r2, #16
 8007560:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007564:	4311      	orrs	r1, r2
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	6952      	ldr	r2, [r2, #20]
 800756a:	3a01      	subs	r2, #1
 800756c:	0612      	lsls	r2, r2, #24
 800756e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007572:	430a      	orrs	r2, r1
 8007574:	4924      	ldr	r1, [pc, #144]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 8007576:	4313      	orrs	r3, r2
 8007578:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800757a:	4b23      	ldr	r3, [pc, #140]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 800757c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800757e:	f023 020c 	bic.w	r2, r3, #12
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	699b      	ldr	r3, [r3, #24]
 8007586:	4920      	ldr	r1, [pc, #128]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 8007588:	4313      	orrs	r3, r2
 800758a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800758c:	4b1e      	ldr	r3, [pc, #120]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 800758e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a1b      	ldr	r3, [r3, #32]
 8007594:	491c      	ldr	r1, [pc, #112]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 8007596:	4313      	orrs	r3, r2
 8007598:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800759a:	4b1b      	ldr	r3, [pc, #108]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 800759c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800759e:	4a1a      	ldr	r2, [pc, #104]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075a0:	f023 0310 	bic.w	r3, r3, #16
 80075a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80075a6:	4b18      	ldr	r3, [pc, #96]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075ae:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	69d2      	ldr	r2, [r2, #28]
 80075b6:	00d2      	lsls	r2, r2, #3
 80075b8:	4913      	ldr	r1, [pc, #76]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80075be:	4b12      	ldr	r3, [pc, #72]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c2:	4a11      	ldr	r2, [pc, #68]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075c4:	f043 0310 	orr.w	r3, r3, #16
 80075c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80075ca:	4b0f      	ldr	r3, [pc, #60]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a0e      	ldr	r2, [pc, #56]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80075d4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80075d6:	f7fa ff2f 	bl	8002438 <HAL_GetTick>
 80075da:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075dc:	e008      	b.n	80075f0 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80075de:	f7fa ff2b 	bl	8002438 <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	2b02      	cmp	r3, #2
 80075ea:	d901      	bls.n	80075f0 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80075ec:	2303      	movs	r3, #3
 80075ee:	e006      	b.n	80075fe <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075f0:	4b05      	ldr	r3, [pc, #20]	@ (8007608 <RCCEx_PLL2_Config+0x128>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d0f0      	beq.n	80075de <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80075fc:	2300      	movs	r3, #0

}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop
 8007608:	46020c00 	.word	0x46020c00
 800760c:	80800000 	.word	0x80800000

08007610 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007618:	4b47      	ldr	r3, [pc, #284]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a46      	ldr	r2, [pc, #280]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 800761e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007622:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007624:	f7fa ff08 	bl	8002438 <HAL_GetTick>
 8007628:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800762a:	e008      	b.n	800763e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800762c:	f7fa ff04 	bl	8002438 <HAL_GetTick>
 8007630:	4602      	mov	r2, r0
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	1ad3      	subs	r3, r2, r3
 8007636:	2b02      	cmp	r3, #2
 8007638:	d901      	bls.n	800763e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	e077      	b.n	800772e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800763e:	4b3e      	ldr	r3, [pc, #248]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1f0      	bne.n	800762c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800764a:	4b3b      	ldr	r3, [pc, #236]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 800764c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800764e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007652:	f023 0303 	bic.w	r3, r3, #3
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	6811      	ldr	r1, [r2, #0]
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	6852      	ldr	r2, [r2, #4]
 800765e:	3a01      	subs	r2, #1
 8007660:	0212      	lsls	r2, r2, #8
 8007662:	430a      	orrs	r2, r1
 8007664:	4934      	ldr	r1, [pc, #208]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 8007666:	4313      	orrs	r3, r2
 8007668:	630b      	str	r3, [r1, #48]	@ 0x30
 800766a:	4b33      	ldr	r3, [pc, #204]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 800766c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800766e:	4b33      	ldr	r3, [pc, #204]	@ (800773c <RCCEx_PLL3_Config+0x12c>)
 8007670:	4013      	ands	r3, r2
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	6892      	ldr	r2, [r2, #8]
 8007676:	3a01      	subs	r2, #1
 8007678:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	68d2      	ldr	r2, [r2, #12]
 8007680:	3a01      	subs	r2, #1
 8007682:	0252      	lsls	r2, r2, #9
 8007684:	b292      	uxth	r2, r2
 8007686:	4311      	orrs	r1, r2
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	6912      	ldr	r2, [r2, #16]
 800768c:	3a01      	subs	r2, #1
 800768e:	0412      	lsls	r2, r2, #16
 8007690:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007694:	4311      	orrs	r1, r2
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	6952      	ldr	r2, [r2, #20]
 800769a:	3a01      	subs	r2, #1
 800769c:	0612      	lsls	r2, r2, #24
 800769e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80076a2:	430a      	orrs	r2, r1
 80076a4:	4924      	ldr	r1, [pc, #144]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076a6:	4313      	orrs	r3, r2
 80076a8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80076aa:	4b23      	ldr	r3, [pc, #140]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ae:	f023 020c 	bic.w	r2, r3, #12
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	4920      	ldr	r1, [pc, #128]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076b8:	4313      	orrs	r3, r2
 80076ba:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80076bc:	4b1e      	ldr	r3, [pc, #120]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6a1b      	ldr	r3, [r3, #32]
 80076c4:	491c      	ldr	r1, [pc, #112]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076c6:	4313      	orrs	r3, r2
 80076c8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80076ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ce:	4a1a      	ldr	r2, [pc, #104]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076d0:	f023 0310 	bic.w	r3, r3, #16
 80076d4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80076d6:	4b18      	ldr	r3, [pc, #96]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80076de:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	69d2      	ldr	r2, [r2, #28]
 80076e6:	00d2      	lsls	r2, r2, #3
 80076e8:	4913      	ldr	r1, [pc, #76]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076ea:	4313      	orrs	r3, r2
 80076ec:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80076ee:	4b12      	ldr	r3, [pc, #72]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f2:	4a11      	ldr	r2, [pc, #68]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076f4:	f043 0310 	orr.w	r3, r3, #16
 80076f8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80076fa:	4b0f      	ldr	r3, [pc, #60]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a0e      	ldr	r2, [pc, #56]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 8007700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007704:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007706:	f7fa fe97 	bl	8002438 <HAL_GetTick>
 800770a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800770c:	e008      	b.n	8007720 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800770e:	f7fa fe93 	bl	8002438 <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	2b02      	cmp	r3, #2
 800771a:	d901      	bls.n	8007720 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	e006      	b.n	800772e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007720:	4b05      	ldr	r3, [pc, #20]	@ (8007738 <RCCEx_PLL3_Config+0x128>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007728:	2b00      	cmp	r3, #0
 800772a:	d0f0      	beq.n	800770e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	46020c00 	.word	0x46020c00
 800773c:	80800000 	.word	0x80800000

08007740 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d071      	beq.n	8007836 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007758:	b2db      	uxtb	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d106      	bne.n	800776c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7fa f986 	bl	8001a78 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007774:	4b32      	ldr	r3, [pc, #200]	@ (8007840 <HAL_RTC_Init+0x100>)
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	f003 0310 	and.w	r3, r3, #16
 800777c:	2b10      	cmp	r3, #16
 800777e:	d051      	beq.n	8007824 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007780:	4b2f      	ldr	r3, [pc, #188]	@ (8007840 <HAL_RTC_Init+0x100>)
 8007782:	22ca      	movs	r2, #202	@ 0xca
 8007784:	625a      	str	r2, [r3, #36]	@ 0x24
 8007786:	4b2e      	ldr	r3, [pc, #184]	@ (8007840 <HAL_RTC_Init+0x100>)
 8007788:	2253      	movs	r2, #83	@ 0x53
 800778a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 fb6d 	bl	8007e6c <RTC_EnterInitMode>
 8007792:	4603      	mov	r3, r0
 8007794:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8007796:	7bfb      	ldrb	r3, [r7, #15]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d13f      	bne.n	800781c <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800779c:	4b28      	ldr	r3, [pc, #160]	@ (8007840 <HAL_RTC_Init+0x100>)
 800779e:	699b      	ldr	r3, [r3, #24]
 80077a0:	4a27      	ldr	r2, [pc, #156]	@ (8007840 <HAL_RTC_Init+0x100>)
 80077a2:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80077a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077aa:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80077ac:	4b24      	ldr	r3, [pc, #144]	@ (8007840 <HAL_RTC_Init+0x100>)
 80077ae:	699a      	ldr	r2, [r3, #24]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6859      	ldr	r1, [r3, #4]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	4319      	orrs	r1, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	699b      	ldr	r3, [r3, #24]
 80077be:	430b      	orrs	r3, r1
 80077c0:	491f      	ldr	r1, [pc, #124]	@ (8007840 <HAL_RTC_Init+0x100>)
 80077c2:	4313      	orrs	r3, r2
 80077c4:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	68da      	ldr	r2, [r3, #12]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	041b      	lsls	r3, r3, #16
 80077d0:	491b      	ldr	r1, [pc, #108]	@ (8007840 <HAL_RTC_Init+0x100>)
 80077d2:	4313      	orrs	r3, r2
 80077d4:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80077d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007840 <HAL_RTC_Init+0x100>)
 80077d8:	68db      	ldr	r3, [r3, #12]
 80077da:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e6:	430b      	orrs	r3, r1
 80077e8:	4915      	ldr	r1, [pc, #84]	@ (8007840 <HAL_RTC_Init+0x100>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 fb78 	bl	8007ee4 <RTC_ExitInitMode>
 80077f4:	4603      	mov	r3, r0
 80077f6:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 80077f8:	7bfb      	ldrb	r3, [r7, #15]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d10e      	bne.n	800781c <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 80077fe:	4b10      	ldr	r3, [pc, #64]	@ (8007840 <HAL_RTC_Init+0x100>)
 8007800:	699b      	ldr	r3, [r3, #24]
 8007802:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a19      	ldr	r1, [r3, #32]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	69db      	ldr	r3, [r3, #28]
 800780e:	4319      	orrs	r1, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	695b      	ldr	r3, [r3, #20]
 8007814:	430b      	orrs	r3, r1
 8007816:	490a      	ldr	r1, [pc, #40]	@ (8007840 <HAL_RTC_Init+0x100>)
 8007818:	4313      	orrs	r3, r2
 800781a:	618b      	str	r3, [r1, #24]
                     hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800781c:	4b08      	ldr	r3, [pc, #32]	@ (8007840 <HAL_RTC_Init+0x100>)
 800781e:	22ff      	movs	r2, #255	@ 0xff
 8007820:	625a      	str	r2, [r3, #36]	@ 0x24
 8007822:	e001      	b.n	8007828 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007828:	7bfb      	ldrb	r3, [r7, #15]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d103      	bne.n	8007836 <HAL_RTC_Init+0xf6>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2201      	movs	r2, #1
 8007832:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8007836:	7bfb      	ldrb	r3, [r7, #15]
}
 8007838:	4618      	mov	r0, r3
 800783a:	3710      	adds	r7, #16
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	46007800 	.word	0x46007800

08007844 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007844:	b590      	push	{r4, r7, lr}
 8007846:	b087      	sub	sp, #28
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007856:	2b01      	cmp	r3, #1
 8007858:	d101      	bne.n	800785e <HAL_RTC_SetTime+0x1a>
 800785a:	2302      	movs	r3, #2
 800785c:	e088      	b.n	8007970 <HAL_RTC_SetTime+0x12c>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2201      	movs	r2, #1
 8007862:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2202      	movs	r2, #2
 800786a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800786e:	4b42      	ldr	r3, [pc, #264]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 8007870:	22ca      	movs	r2, #202	@ 0xca
 8007872:	625a      	str	r2, [r3, #36]	@ 0x24
 8007874:	4b40      	ldr	r3, [pc, #256]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 8007876:	2253      	movs	r2, #83	@ 0x53
 8007878:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f000 faf6 	bl	8007e6c <RTC_EnterInitMode>
 8007880:	4603      	mov	r3, r0
 8007882:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007884:	7cfb      	ldrb	r3, [r7, #19]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d163      	bne.n	8007952 <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800788a:	4b3b      	ldr	r3, [pc, #236]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007896:	d057      	beq.n	8007948 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d125      	bne.n	80078ea <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800789e:	4b36      	ldr	r3, [pc, #216]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 80078a0:	699b      	ldr	r3, [r3, #24]
 80078a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d102      	bne.n	80078b0 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	2200      	movs	r2, #0
 80078ae:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 fb53 	bl	8007f60 <RTC_ByteToBcd2>
 80078ba:	4603      	mov	r3, r0
 80078bc:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	785b      	ldrb	r3, [r3, #1]
 80078c2:	4618      	mov	r0, r3
 80078c4:	f000 fb4c 	bl	8007f60 <RTC_ByteToBcd2>
 80078c8:	4603      	mov	r3, r0
 80078ca:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80078cc:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	789b      	ldrb	r3, [r3, #2]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f000 fb44 	bl	8007f60 <RTC_ByteToBcd2>
 80078d8:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80078da:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	78db      	ldrb	r3, [r3, #3]
 80078e2:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]
 80078e8:	e017      	b.n	800791a <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80078ea:	4b23      	ldr	r3, [pc, #140]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d102      	bne.n	80078fc <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	2200      	movs	r2, #0
 80078fa:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	785b      	ldrb	r3, [r3, #1]
 8007906:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007908:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800790a:	68ba      	ldr	r2, [r7, #8]
 800790c:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800790e:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	78db      	ldrb	r3, [r3, #3]
 8007914:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007916:	4313      	orrs	r3, r2
 8007918:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800791a:	4a17      	ldr	r2, [pc, #92]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007922:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007926:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8007928:	4b13      	ldr	r3, [pc, #76]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	4a12      	ldr	r2, [pc, #72]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 800792e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007932:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8007934:	4b10      	ldr	r3, [pc, #64]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 8007936:	699a      	ldr	r2, [r3, #24]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	68d9      	ldr	r1, [r3, #12]
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	430b      	orrs	r3, r1
 8007942:	490d      	ldr	r1, [pc, #52]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 8007944:	4313      	orrs	r3, r2
 8007946:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f000 facb 	bl	8007ee4 <RTC_ExitInitMode>
 800794e:	4603      	mov	r3, r0
 8007950:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007952:	4b09      	ldr	r3, [pc, #36]	@ (8007978 <HAL_RTC_SetTime+0x134>)
 8007954:	22ff      	movs	r2, #255	@ 0xff
 8007956:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007958:	7cfb      	ldrb	r3, [r7, #19]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d103      	bne.n	8007966 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800796e:	7cfb      	ldrb	r3, [r7, #19]
}
 8007970:	4618      	mov	r0, r3
 8007972:	371c      	adds	r7, #28
 8007974:	46bd      	mov	sp, r7
 8007976:	bd90      	pop	{r4, r7, pc}
 8007978:	46007800 	.word	0x46007800

0800797c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b086      	sub	sp, #24
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8007988:	4b34      	ldr	r3, [pc, #208]	@ (8007a5c <HAL_RTC_GetTime+0xe0>)
 800798a:	689a      	ldr	r2, [r3, #8]
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	605a      	str	r2, [r3, #4]


  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8007990:	4b32      	ldr	r3, [pc, #200]	@ (8007a5c <HAL_RTC_GetTime+0xe0>)
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800799c:	d04a      	beq.n	8007a34 <HAL_RTC_GetTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 800799e:	4b2f      	ldr	r3, [pc, #188]	@ (8007a5c <HAL_RTC_GetTime+0xe0>)
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 80079aa:	4b2c      	ldr	r3, [pc, #176]	@ (8007a5c <HAL_RTC_GetTime+0xe0>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80079b2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80079b6:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	0c1b      	lsrs	r3, r3, #16
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079c2:	b2da      	uxtb	r2, r3
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	0a1b      	lsrs	r3, r3, #8
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079d2:	b2da      	uxtb	r2, r3
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079e0:	b2da      	uxtb	r2, r3
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	0d9b      	lsrs	r3, r3, #22
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	f003 0301 	and.w	r3, r3, #1
 80079f0:	b2da      	uxtb	r2, r3
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d12a      	bne.n	8007a52 <HAL_RTC_GetTime+0xd6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	781b      	ldrb	r3, [r3, #0]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f000 facd 	bl	8007fa0 <RTC_Bcd2ToByte>
 8007a06:	4603      	mov	r3, r0
 8007a08:	461a      	mov	r2, r3
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	785b      	ldrb	r3, [r3, #1]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f000 fac4 	bl	8007fa0 <RTC_Bcd2ToByte>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	789b      	ldrb	r3, [r3, #2]
 8007a24:	4618      	mov	r0, r3
 8007a26:	f000 fabb 	bl	8007fa0 <RTC_Bcd2ToByte>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	709a      	strb	r2, [r3, #2]
 8007a32:	e00e      	b.n	8007a52 <HAL_RTC_GetTime+0xd6>
    }
  }
  else
  {
    /* Initialize structure fields */
    sTime->Hours = 0U;
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	2200      	movs	r2, #0
 8007a38:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = 0U;
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = 0U;
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2200      	movs	r2, #0
 8007a44:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = 0U;
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	70da      	strb	r2, [r3, #3]
    sTime->SecondFraction = 0U;
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 8007a52:	2300      	movs	r3, #0
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	46007800 	.word	0x46007800

08007a60 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007a60:	b590      	push	{r4, r7, lr}
 8007a62:	b087      	sub	sp, #28
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d101      	bne.n	8007a7a <HAL_RTC_SetDate+0x1a>
 8007a76:	2302      	movs	r3, #2
 8007a78:	e071      	b.n	8007b5e <HAL_RTC_SetDate+0xfe>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2202      	movs	r2, #2
 8007a86:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d10e      	bne.n	8007aae <HAL_RTC_SetDate+0x4e>
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	785b      	ldrb	r3, [r3, #1]
 8007a94:	f003 0310 	and.w	r3, r3, #16
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d008      	beq.n	8007aae <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	785b      	ldrb	r3, [r3, #1]
 8007aa0:	f023 0310 	bic.w	r3, r3, #16
 8007aa4:	b2db      	uxtb	r3, r3
 8007aa6:	330a      	adds	r3, #10
 8007aa8:	b2da      	uxtb	r2, r3
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d11c      	bne.n	8007aee <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	78db      	ldrb	r3, [r3, #3]
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fa51 	bl	8007f60 <RTC_ByteToBcd2>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	785b      	ldrb	r3, [r3, #1]
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f000 fa4a 	bl	8007f60 <RTC_ByteToBcd2>
 8007acc:	4603      	mov	r3, r0
 8007ace:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007ad0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	789b      	ldrb	r3, [r3, #2]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f000 fa42 	bl	8007f60 <RTC_ByteToBcd2>
 8007adc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007ade:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	617b      	str	r3, [r7, #20]
 8007aec:	e00e      	b.n	8007b0c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	78db      	ldrb	r3, [r3, #3]
 8007af2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	785b      	ldrb	r3, [r3, #1]
 8007af8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007afa:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007b00:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b0c:	4b16      	ldr	r3, [pc, #88]	@ (8007b68 <HAL_RTC_SetDate+0x108>)
 8007b0e:	22ca      	movs	r2, #202	@ 0xca
 8007b10:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b12:	4b15      	ldr	r3, [pc, #84]	@ (8007b68 <HAL_RTC_SetDate+0x108>)
 8007b14:	2253      	movs	r2, #83	@ 0x53
 8007b16:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	f000 f9a7 	bl	8007e6c <RTC_EnterInitMode>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007b22:	7cfb      	ldrb	r3, [r7, #19]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10b      	bne.n	8007b40 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8007b28:	4a0f      	ldr	r2, [pc, #60]	@ (8007b68 <HAL_RTC_SetDate+0x108>)
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007b30:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b34:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f000 f9d4 	bl	8007ee4 <RTC_ExitInitMode>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b40:	4b09      	ldr	r3, [pc, #36]	@ (8007b68 <HAL_RTC_SetDate+0x108>)
 8007b42:	22ff      	movs	r2, #255	@ 0xff
 8007b44:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007b46:	7cfb      	ldrb	r3, [r7, #19]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d103      	bne.n	8007b54 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2200      	movs	r2, #0
 8007b58:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 8007b5c:	7cfb      	ldrb	r3, [r7, #19]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	371c      	adds	r7, #28
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd90      	pop	{r4, r7, pc}
 8007b66:	bf00      	nop
 8007b68:	46007800 	.word	0x46007800

08007b6c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b086      	sub	sp, #24
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8007b78:	4b22      	ldr	r3, [pc, #136]	@ (8007c04 <HAL_RTC_GetDate+0x98>)
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007b80:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b84:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	0c1b      	lsrs	r3, r3, #16
 8007b8a:	b2da      	uxtb	r2, r3
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	0a1b      	lsrs	r3, r3, #8
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	f003 031f 	and.w	r3, r3, #31
 8007b9a:	b2da      	uxtb	r2, r3
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ba8:	b2da      	uxtb	r2, r3
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	0b5b      	lsrs	r3, r3, #13
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	f003 0307 	and.w	r3, r3, #7
 8007bb8:	b2da      	uxtb	r2, r3
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d11a      	bne.n	8007bfa <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	78db      	ldrb	r3, [r3, #3]
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f000 f9e9 	bl	8007fa0 <RTC_Bcd2ToByte>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	461a      	mov	r2, r3
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	785b      	ldrb	r3, [r3, #1]
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f000 f9e0 	bl	8007fa0 <RTC_Bcd2ToByte>
 8007be0:	4603      	mov	r3, r0
 8007be2:	461a      	mov	r2, r3
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	789b      	ldrb	r3, [r3, #2]
 8007bec:	4618      	mov	r0, r3
 8007bee:	f000 f9d7 	bl	8007fa0 <RTC_Bcd2ToByte>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3718      	adds	r7, #24
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	46007800 	.word	0x46007800

08007c08 <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007c08:	b590      	push	{r4, r7, lr}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007c14:	2300      	movs	r3, #0
 8007c16:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d101      	bne.n	8007c26 <HAL_RTC_SetAlarm+0x1e>
 8007c22:	2302      	movs	r3, #2
 8007c24:	e0ea      	b.n	8007dfc <HAL_RTC_SetAlarm+0x1f4>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2202      	movs	r2, #2
 8007c32:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                 (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8007c36:	4b73      	ldr	r3, [pc, #460]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c3e:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c46:	d05c      	beq.n	8007d02 <HAL_RTC_SetAlarm+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d136      	bne.n	8007cbc <HAL_RTC_SetAlarm+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d102      	bne.n	8007c60 <HAL_RTC_SetAlarm+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 f97b 	bl	8007f60 <RTC_ByteToBcd2>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	785b      	ldrb	r3, [r3, #1]
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 f974 	bl	8007f60 <RTC_ByteToBcd2>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007c7c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	789b      	ldrb	r3, [r3, #2]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 f96c 	bl	8007f60 <RTC_ByteToBcd2>
 8007c88:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007c8a:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	78db      	ldrb	r3, [r3, #3]
 8007c92:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007c94:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f000 f95e 	bl	8007f60 <RTC_ByteToBcd2>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007ca8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007cb0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	617b      	str	r3, [r7, #20]
 8007cba:	e022      	b.n	8007d02 <HAL_RTC_SetAlarm+0xfa>
    }
    else /* format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007cbc:	4b51      	ldr	r3, [pc, #324]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007cbe:	699b      	ldr	r3, [r3, #24]
 8007cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d102      	bne.n	8007cce <HAL_RTC_SetAlarm+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	785b      	ldrb	r3, [r3, #1]
 8007cd8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007cda:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007cdc:	68ba      	ldr	r2, [r7, #8]
 8007cde:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007ce0:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	78db      	ldrb	r3, [r3, #3]
 8007ce6:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007ce8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007cf0:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007cf2:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007cf8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	617b      	str	r3, [r7, #20]
    }
  }


  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d0a:	d137      	bne.n	8007d7c <HAL_RTC_SetAlarm+0x174>
  {
    /* Disable the Alarm A interrupt */
    /* In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, (RTC_CR_ALRAE | RTC_CR_ALRAIE));
 8007d0c:	4b3d      	ldr	r3, [pc, #244]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d0e:	699b      	ldr	r3, [r3, #24]
 8007d10:	4a3c      	ldr	r2, [pc, #240]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d12:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007d16:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007d18:	4b3a      	ldr	r3, [pc, #232]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d24:	d107      	bne.n	8007d36 <HAL_RTC_SetAlarm+0x12e>
    {
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	699a      	ldr	r2, [r3, #24]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	69db      	ldr	r3, [r3, #28]
 8007d2e:	4935      	ldr	r1, [pc, #212]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d30:	4313      	orrs	r3, r2
 8007d32:	644b      	str	r3, [r1, #68]	@ 0x44
 8007d34:	e006      	b.n	8007d44 <HAL_RTC_SetAlarm+0x13c>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007d36:	4a33      	ldr	r2, [pc, #204]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007d3c:	4a31      	ldr	r2, [pc, #196]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	699b      	ldr	r3, [r3, #24]
 8007d42:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007d44:	4a2f      	ldr	r2, [pc, #188]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	6713      	str	r3, [r2, #112]	@ 0x70

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d106      	bne.n	8007d62 <HAL_RTC_SetAlarm+0x15a>
    {
      /* Configure the  Alarm A output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8007d54:	4b2b      	ldr	r3, [pc, #172]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d56:	699b      	ldr	r3, [r3, #24]
 8007d58:	4a2a      	ldr	r2, [pc, #168]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d5a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d5e:	6193      	str	r3, [r2, #24]
 8007d60:	e005      	b.n	8007d6e <HAL_RTC_SetAlarm+0x166>
    }
    else
    {
      /* Disable the  Alarm A  output clear */
      CLEAR_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8007d62:	4b28      	ldr	r3, [pc, #160]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	4a27      	ldr	r2, [pc, #156]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d68:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8007d6c:	6193      	str	r3, [r2, #24]
    }
    /* Configure the Alarm state: Enable Alarm */
    SET_BIT(RTC->CR, RTC_CR_ALRAE);
 8007d6e:	4b25      	ldr	r3, [pc, #148]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d70:	699b      	ldr	r3, [r3, #24]
 8007d72:	4a24      	ldr	r2, [pc, #144]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d78:	6193      	str	r3, [r2, #24]
 8007d7a:	e036      	b.n	8007dea <HAL_RTC_SetAlarm+0x1e2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    /* In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, (RTC_CR_ALRBE | RTC_CR_ALRBIE));
 8007d7c:	4b21      	ldr	r3, [pc, #132]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d7e:	699b      	ldr	r3, [r3, #24]
 8007d80:	4a20      	ldr	r2, [pc, #128]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d82:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007d86:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007d88:	4b1e      	ldr	r3, [pc, #120]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007d8a:	2202      	movs	r2, #2
 8007d8c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d94:	d107      	bne.n	8007da6 <HAL_RTC_SetAlarm+0x19e>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	699a      	ldr	r2, [r3, #24]
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	4919      	ldr	r1, [pc, #100]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007da0:	4313      	orrs	r3, r2
 8007da2:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8007da4:	e006      	b.n	8007db4 <HAL_RTC_SetAlarm+0x1ac>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007da6:	4a17      	ldr	r2, [pc, #92]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR,  sAlarm->AlarmSubSecondMask);
 8007dac:	4a15      	ldr	r2, [pc, #84]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	699b      	ldr	r3, [r3, #24]
 8007db2:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007db4:	4a13      	ldr	r2, [pc, #76]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	6753      	str	r3, [r2, #116]	@ 0x74
    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d106      	bne.n	8007dd2 <HAL_RTC_SetAlarm+0x1ca>
    {
      /* Configure the  Alarm B output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8007dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	4a0e      	ldr	r2, [pc, #56]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007dca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dce:	6193      	str	r3, [r2, #24]
 8007dd0:	e005      	b.n	8007dde <HAL_RTC_SetAlarm+0x1d6>
    }
    else
    {
      /* Disable the  Alarm B output clear */
      CLEAR_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8007dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	4a0b      	ldr	r2, [pc, #44]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ddc:	6193      	str	r3, [r2, #24]
    }
    /* Configure the Alarm state: Enable Alarm */
    SET_BIT(RTC->CR, RTC_CR_ALRBE);
 8007dde:	4b09      	ldr	r3, [pc, #36]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007de0:	699b      	ldr	r3, [r3, #24]
 8007de2:	4a08      	ldr	r2, [pc, #32]	@ (8007e04 <HAL_RTC_SetAlarm+0x1fc>)
 8007de4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007de8:	6193      	str	r3, [r2, #24]
  }


  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	371c      	adds	r7, #28
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd90      	pop	{r4, r7, pc}
 8007e04:	46007800 	.word	0x46007800

08007e08 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007e10:	4b15      	ldr	r3, [pc, #84]	@ (8007e68 <HAL_RTC_WaitForSynchro+0x60>)
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	4a14      	ldr	r2, [pc, #80]	@ (8007e68 <HAL_RTC_WaitForSynchro+0x60>)
 8007e16:	f023 0320 	bic.w	r3, r3, #32
 8007e1a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007e1c:	f7fa fb0c 	bl	8002438 <HAL_GetTick>
 8007e20:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007e22:	e013      	b.n	8007e4c <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007e24:	f7fa fb08 	bl	8002438 <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e32:	d90b      	bls.n	8007e4c <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007e34:	4b0c      	ldr	r3, [pc, #48]	@ (8007e68 <HAL_RTC_WaitForSynchro+0x60>)
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	f003 0320 	and.w	r3, r3, #32
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d10c      	bne.n	8007e5a <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2203      	movs	r2, #3
 8007e44:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e008      	b.n	8007e5e <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007e4c:	4b06      	ldr	r3, [pc, #24]	@ (8007e68 <HAL_RTC_WaitForSynchro+0x60>)
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	f003 0320 	and.w	r3, r3, #32
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d0e5      	beq.n	8007e24 <HAL_RTC_WaitForSynchro+0x1c>
 8007e58:	e000      	b.n	8007e5c <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 8007e5a:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	46007800 	.word	0x46007800

08007e6c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e74:	2300      	movs	r3, #0
 8007e76:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007e78:	4b19      	ldr	r3, [pc, #100]	@ (8007ee0 <RTC_EnterInitMode+0x74>)
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d128      	bne.n	8007ed6 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007e84:	4b16      	ldr	r3, [pc, #88]	@ (8007ee0 <RTC_EnterInitMode+0x74>)
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	4a15      	ldr	r2, [pc, #84]	@ (8007ee0 <RTC_EnterInitMode+0x74>)
 8007e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e8e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007e90:	f7fa fad2 	bl	8002438 <HAL_GetTick>
 8007e94:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007e96:	e013      	b.n	8007ec0 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007e98:	f7fa face 	bl	8002438 <HAL_GetTick>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ea6:	d90b      	bls.n	8007ec0 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee0 <RTC_EnterInitMode+0x74>)
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10f      	bne.n	8007ed4 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2203      	movs	r2, #3
 8007ebc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007ec0:	4b07      	ldr	r3, [pc, #28]	@ (8007ee0 <RTC_EnterInitMode+0x74>)
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d104      	bne.n	8007ed6 <RTC_EnterInitMode+0x6a>
 8007ecc:	7bfb      	ldrb	r3, [r7, #15]
 8007ece:	2b03      	cmp	r3, #3
 8007ed0:	d1e2      	bne.n	8007e98 <RTC_EnterInitMode+0x2c>
 8007ed2:	e000      	b.n	8007ed6 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 8007ed4:	bf00      	nop
        }
      }
    }
  }

  return status;
 8007ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3710      	adds	r7, #16
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	46007800 	.word	0x46007800

08007ee4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007eec:	2300      	movs	r3, #0
 8007eee:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8007f5c <RTC_ExitInitMode+0x78>)
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	4a19      	ldr	r2, [pc, #100]	@ (8007f5c <RTC_ExitInitMode+0x78>)
 8007ef6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007efa:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007efc:	4b17      	ldr	r3, [pc, #92]	@ (8007f5c <RTC_ExitInitMode+0x78>)
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	f003 0320 	and.w	r3, r3, #32
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10c      	bne.n	8007f22 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f7ff ff7d 	bl	8007e08 <HAL_RTC_WaitForSynchro>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d01e      	beq.n	8007f52 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2203      	movs	r2, #3
 8007f18:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007f1c:	2303      	movs	r3, #3
 8007f1e:	73fb      	strb	r3, [r7, #15]
 8007f20:	e017      	b.n	8007f52 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007f22:	4b0e      	ldr	r3, [pc, #56]	@ (8007f5c <RTC_ExitInitMode+0x78>)
 8007f24:	699b      	ldr	r3, [r3, #24]
 8007f26:	4a0d      	ldr	r2, [pc, #52]	@ (8007f5c <RTC_ExitInitMode+0x78>)
 8007f28:	f023 0320 	bic.w	r3, r3, #32
 8007f2c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7ff ff6a 	bl	8007e08 <HAL_RTC_WaitForSynchro>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d005      	beq.n	8007f46 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2203      	movs	r2, #3
 8007f3e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007f42:	2303      	movs	r3, #3
 8007f44:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007f46:	4b05      	ldr	r3, [pc, #20]	@ (8007f5c <RTC_ExitInitMode+0x78>)
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	4a04      	ldr	r2, [pc, #16]	@ (8007f5c <RTC_ExitInitMode+0x78>)
 8007f4c:	f043 0320 	orr.w	r3, r3, #32
 8007f50:	6193      	str	r3, [r2, #24]
  }
  return status;
 8007f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3710      	adds	r7, #16
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	46007800 	.word	0x46007800

08007f60 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	4603      	mov	r3, r0
 8007f68:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007f6e:	79fb      	ldrb	r3, [r7, #7]
 8007f70:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007f72:	e005      	b.n	8007f80 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	3301      	adds	r3, #1
 8007f78:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007f7a:	7afb      	ldrb	r3, [r7, #11]
 8007f7c:	3b0a      	subs	r3, #10
 8007f7e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007f80:	7afb      	ldrb	r3, [r7, #11]
 8007f82:	2b09      	cmp	r3, #9
 8007f84:	d8f6      	bhi.n	8007f74 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	011b      	lsls	r3, r3, #4
 8007f8c:	b2da      	uxtb	r2, r3
 8007f8e:	7afb      	ldrb	r3, [r7, #11]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	b2db      	uxtb	r3, r3
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3714      	adds	r7, #20
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b085      	sub	sp, #20
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8007faa:	79fb      	ldrb	r3, [r7, #7]
 8007fac:	091b      	lsrs	r3, r3, #4
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4413      	add	r3, r2
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	b2da      	uxtb	r2, r3
 8007fc0:	79fb      	ldrb	r3, [r7, #7]
 8007fc2:	f003 030f 	and.w	r3, r3, #15
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	4413      	add	r3, r2
 8007fca:	b2db      	uxtb	r3, r3
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3714      	adds	r7, #20
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	4910      	ldr	r1, [pc, #64]	@ (800802c <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8007fec:	4313      	orrs	r3, r2
 8007fee:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	689a      	ldr	r2, [r3, #8]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	431a      	orrs	r2, r3
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	490c      	ldr	r1, [pc, #48]	@ (8008030 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8008000:	4313      	orrs	r3, r2
 8008002:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 8008004:	4b0a      	ldr	r3, [pc, #40]	@ (8008030 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8008006:	6a1b      	ldr	r3, [r3, #32]
 8008008:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	6919      	ldr	r1, [r3, #16]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	695b      	ldr	r3, [r3, #20]
 8008014:	041b      	lsls	r3, r3, #16
 8008016:	430b      	orrs	r3, r1
 8008018:	4905      	ldr	r1, [pc, #20]	@ (8008030 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800801a:	4313      	orrs	r3, r2
 800801c:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	46007800 	.word	0x46007800
 8008030:	46007c00 	.word	0x46007c00

08008034 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e0fb      	b.n	800823e <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a7f      	ldr	r2, [pc, #508]	@ (8008248 <HAL_SPI_Init+0x214>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d004      	beq.n	800805a <HAL_SPI_Init+0x26>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a7d      	ldr	r2, [pc, #500]	@ (800824c <HAL_SPI_Init+0x218>)
 8008056:	4293      	cmp	r3, r2
 8008058:	e000      	b.n	800805c <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800805a:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a78      	ldr	r2, [pc, #480]	@ (8008248 <HAL_SPI_Init+0x214>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d004      	beq.n	8008076 <HAL_SPI_Init+0x42>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a76      	ldr	r2, [pc, #472]	@ (800824c <HAL_SPI_Init+0x218>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d105      	bne.n	8008082 <HAL_SPI_Init+0x4e>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	2b0f      	cmp	r3, #15
 800807c:	d901      	bls.n	8008082 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e0dd      	b.n	800823e <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 f8ec 	bl	8008260 <SPI_GetPacketSize>
 8008088:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a6e      	ldr	r2, [pc, #440]	@ (8008248 <HAL_SPI_Init+0x214>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d004      	beq.n	800809e <HAL_SPI_Init+0x6a>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a6c      	ldr	r2, [pc, #432]	@ (800824c <HAL_SPI_Init+0x218>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d102      	bne.n	80080a4 <HAL_SPI_Init+0x70>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2b08      	cmp	r3, #8
 80080a2:	d816      	bhi.n	80080d2 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80080a8:	4a69      	ldr	r2, [pc, #420]	@ (8008250 <HAL_SPI_Init+0x21c>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d00e      	beq.n	80080cc <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a68      	ldr	r2, [pc, #416]	@ (8008254 <HAL_SPI_Init+0x220>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d009      	beq.n	80080cc <HAL_SPI_Init+0x98>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a66      	ldr	r2, [pc, #408]	@ (8008258 <HAL_SPI_Init+0x224>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d004      	beq.n	80080cc <HAL_SPI_Init+0x98>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a65      	ldr	r2, [pc, #404]	@ (800825c <HAL_SPI_Init+0x228>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d104      	bne.n	80080d6 <HAL_SPI_Init+0xa2>
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2b10      	cmp	r3, #16
 80080d0:	d901      	bls.n	80080d6 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e0b3      	b.n	800823e <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d106      	bne.n	80080f0 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f7f9 fd10 	bl	8001b10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2202      	movs	r2, #2
 80080f4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f022 0201 	bic.w	r2, r2, #1
 8008106:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008112:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	699b      	ldr	r3, [r3, #24]
 8008118:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800811c:	d119      	bne.n	8008152 <HAL_SPI_Init+0x11e>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	685b      	ldr	r3, [r3, #4]
 8008122:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008126:	d103      	bne.n	8008130 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800812c:	2b00      	cmp	r3, #0
 800812e:	d008      	beq.n	8008142 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10c      	bne.n	8008152 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800813c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008140:	d107      	bne.n	8008152 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008150:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00f      	beq.n	800817e <HAL_SPI_Init+0x14a>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	2b06      	cmp	r3, #6
 8008164:	d90b      	bls.n	800817e <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	430a      	orrs	r2, r1
 800817a:	601a      	str	r2, [r3, #0]
 800817c:	e007      	b.n	800818e <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800818c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	69da      	ldr	r2, [r3, #28]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008196:	431a      	orrs	r2, r3
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	431a      	orrs	r2, r3
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081a0:	ea42 0103 	orr.w	r1, r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	68da      	ldr	r2, [r3, #12]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	430a      	orrs	r2, r1
 80081ae:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b8:	431a      	orrs	r2, r3
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081be:	431a      	orrs	r2, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	699b      	ldr	r3, [r3, #24]
 80081c4:	431a      	orrs	r2, r3
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	431a      	orrs	r2, r3
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	431a      	orrs	r2, r3
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6a1b      	ldr	r3, [r3, #32]
 80081d6:	431a      	orrs	r2, r3
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	431a      	orrs	r2, r3
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081e2:	431a      	orrs	r2, r3
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	431a      	orrs	r2, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ee:	431a      	orrs	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081f4:	431a      	orrs	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081fa:	ea42 0103 	orr.w	r1, r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	430a      	orrs	r2, r1
 8008208:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00a      	beq.n	800822c <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	430a      	orrs	r2, r1
 800822a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2201      	movs	r2, #1
 8008238:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop
 8008248:	46002000 	.word	0x46002000
 800824c:	56002000 	.word	0x56002000
 8008250:	40013000 	.word	0x40013000
 8008254:	50013000 	.word	0x50013000
 8008258:	40003800 	.word	0x40003800
 800825c:	50003800 	.word	0x50003800

08008260 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800826c:	095b      	lsrs	r3, r3, #5
 800826e:	3301      	adds	r3, #1
 8008270:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	3301      	adds	r3, #1
 8008278:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	3307      	adds	r3, #7
 800827e:	08db      	lsrs	r3, r3, #3
 8008280:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	fb02 f303 	mul.w	r3, r2, r3
}
 800828a:	4618      	mov	r0, r3
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008296:	b480      	push	{r7}
 8008298:	b083      	sub	sp, #12
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
 800829e:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d12e      	bne.n	800830a <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d101      	bne.n	80082ba <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 80082b6:	2302      	movs	r3, #2
 80082b8:	e028      	b.n	800830c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2201      	movs	r2, #1
 80082be:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2202      	movs	r2, #2
 80082c6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0201 	bic.w	r2, r2, #1
 80082d8:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80082e6:	ea42 0103 	orr.w	r1, r2, r3
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	689a      	ldr	r2, [r3, #8]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	430a      	orrs	r2, r1
 80082f4:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2201      	movs	r2, #1
 80082fa:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008306:	2300      	movs	r3, #0
 8008308:	e000      	b.n	800830c <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
  }
}
 800830c:	4618      	mov	r0, r3
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d101      	bne.n	800832a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	e042      	b.n	80083b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008330:	2b00      	cmp	r3, #0
 8008332:	d106      	bne.n	8008342 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f7f9 fc51 	bl	8001be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2224      	movs	r2, #36	@ 0x24
 8008346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f022 0201 	bic.w	r2, r2, #1
 8008358:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800835e:	2b00      	cmp	r3, #0
 8008360:	d002      	beq.n	8008368 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 fa4e 	bl	8008804 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f8b3 	bl	80084d4 <UART_SetConfig>
 800836e:	4603      	mov	r3, r0
 8008370:	2b01      	cmp	r3, #1
 8008372:	d101      	bne.n	8008378 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	e01b      	b.n	80083b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	685a      	ldr	r2, [r3, #4]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008386:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	689a      	ldr	r2, [r3, #8]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008396:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f042 0201 	orr.w	r2, r2, #1
 80083a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f000 facd 	bl	8008948 <UART_CheckIdleState>
 80083ae:	4603      	mov	r3, r0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3708      	adds	r7, #8
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b08a      	sub	sp, #40	@ 0x28
 80083bc:	af02      	add	r7, sp, #8
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	603b      	str	r3, [r7, #0]
 80083c4:	4613      	mov	r3, r2
 80083c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ce:	2b20      	cmp	r3, #32
 80083d0:	d17b      	bne.n	80084ca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d002      	beq.n	80083de <HAL_UART_Transmit+0x26>
 80083d8:	88fb      	ldrh	r3, [r7, #6]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d101      	bne.n	80083e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	e074      	b.n	80084cc <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2221      	movs	r2, #33	@ 0x21
 80083ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083f2:	f7fa f821 	bl	8002438 <HAL_GetTick>
 80083f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	88fa      	ldrh	r2, [r7, #6]
 80083fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	88fa      	ldrh	r2, [r7, #6]
 8008404:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008410:	d108      	bne.n	8008424 <HAL_UART_Transmit+0x6c>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d104      	bne.n	8008424 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800841a:	2300      	movs	r3, #0
 800841c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	61bb      	str	r3, [r7, #24]
 8008422:	e003      	b.n	800842c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008428:	2300      	movs	r3, #0
 800842a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800842c:	e030      	b.n	8008490 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	2200      	movs	r2, #0
 8008436:	2180      	movs	r1, #128	@ 0x80
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f000 fb2f 	bl	8008a9c <UART_WaitOnFlagUntilTimeout>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d005      	beq.n	8008450 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2220      	movs	r2, #32
 8008448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800844c:	2303      	movs	r3, #3
 800844e:	e03d      	b.n	80084cc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008450:	69fb      	ldr	r3, [r7, #28]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d10b      	bne.n	800846e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	881b      	ldrh	r3, [r3, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008464:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	3302      	adds	r3, #2
 800846a:	61bb      	str	r3, [r7, #24]
 800846c:	e007      	b.n	800847e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	781a      	ldrb	r2, [r3, #0]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	3301      	adds	r3, #1
 800847c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008484:	b29b      	uxth	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008496:	b29b      	uxth	r3, r3
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1c8      	bne.n	800842e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	2200      	movs	r2, #0
 80084a4:	2140      	movs	r1, #64	@ 0x40
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f000 faf8 	bl	8008a9c <UART_WaitOnFlagUntilTimeout>
 80084ac:	4603      	mov	r3, r0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d005      	beq.n	80084be <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2220      	movs	r2, #32
 80084b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e006      	b.n	80084cc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2220      	movs	r2, #32
 80084c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80084c6:	2300      	movs	r3, #0
 80084c8:	e000      	b.n	80084cc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80084ca:	2302      	movs	r3, #2
  }
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3720      	adds	r7, #32
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084d8:	b094      	sub	sp, #80	@ 0x50
 80084da:	af00      	add	r7, sp, #0
 80084dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80084e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	4b9b      	ldr	r3, [pc, #620]	@ (8008758 <UART_SetConfig+0x284>)
 80084ea:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80084ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ee:	689a      	ldr	r2, [r3, #8]
 80084f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f2:	691b      	ldr	r3, [r3, #16]
 80084f4:	431a      	orrs	r2, r3
 80084f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084f8:	695b      	ldr	r3, [r3, #20]
 80084fa:	431a      	orrs	r2, r3
 80084fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fe:	69db      	ldr	r3, [r3, #28]
 8008500:	4313      	orrs	r3, r2
 8008502:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4994      	ldr	r1, [pc, #592]	@ (800875c <UART_SetConfig+0x288>)
 800850c:	4019      	ands	r1, r3
 800850e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008514:	430b      	orrs	r3, r1
 8008516:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008524:	68d9      	ldr	r1, [r3, #12]
 8008526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008528:	681a      	ldr	r2, [r3, #0]
 800852a:	ea40 0301 	orr.w	r3, r0, r1
 800852e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008532:	699b      	ldr	r3, [r3, #24]
 8008534:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008538:	681a      	ldr	r2, [r3, #0]
 800853a:	4b87      	ldr	r3, [pc, #540]	@ (8008758 <UART_SetConfig+0x284>)
 800853c:	429a      	cmp	r2, r3
 800853e:	d009      	beq.n	8008554 <UART_SetConfig+0x80>
 8008540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	4b86      	ldr	r3, [pc, #536]	@ (8008760 <UART_SetConfig+0x28c>)
 8008546:	429a      	cmp	r2, r3
 8008548:	d004      	beq.n	8008554 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800854a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800854c:	6a1a      	ldr	r2, [r3, #32]
 800854e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008550:	4313      	orrs	r3, r2
 8008552:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800855e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8008562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008568:	430b      	orrs	r3, r1
 800856a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800856c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008572:	f023 000f 	bic.w	r0, r3, #15
 8008576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008578:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800857a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	ea40 0301 	orr.w	r3, r0, r1
 8008582:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	4b76      	ldr	r3, [pc, #472]	@ (8008764 <UART_SetConfig+0x290>)
 800858a:	429a      	cmp	r2, r3
 800858c:	d102      	bne.n	8008594 <UART_SetConfig+0xc0>
 800858e:	2301      	movs	r3, #1
 8008590:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008592:	e021      	b.n	80085d8 <UART_SetConfig+0x104>
 8008594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	4b73      	ldr	r3, [pc, #460]	@ (8008768 <UART_SetConfig+0x294>)
 800859a:	429a      	cmp	r2, r3
 800859c:	d102      	bne.n	80085a4 <UART_SetConfig+0xd0>
 800859e:	2304      	movs	r3, #4
 80085a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085a2:	e019      	b.n	80085d8 <UART_SetConfig+0x104>
 80085a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	4b70      	ldr	r3, [pc, #448]	@ (800876c <UART_SetConfig+0x298>)
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d102      	bne.n	80085b4 <UART_SetConfig+0xe0>
 80085ae:	2308      	movs	r3, #8
 80085b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085b2:	e011      	b.n	80085d8 <UART_SetConfig+0x104>
 80085b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	4b6d      	ldr	r3, [pc, #436]	@ (8008770 <UART_SetConfig+0x29c>)
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d102      	bne.n	80085c4 <UART_SetConfig+0xf0>
 80085be:	2310      	movs	r3, #16
 80085c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085c2:	e009      	b.n	80085d8 <UART_SetConfig+0x104>
 80085c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	4b63      	ldr	r3, [pc, #396]	@ (8008758 <UART_SetConfig+0x284>)
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d102      	bne.n	80085d4 <UART_SetConfig+0x100>
 80085ce:	2320      	movs	r3, #32
 80085d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085d2:	e001      	b.n	80085d8 <UART_SetConfig+0x104>
 80085d4:	2300      	movs	r3, #0
 80085d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	4b5e      	ldr	r3, [pc, #376]	@ (8008758 <UART_SetConfig+0x284>)
 80085de:	429a      	cmp	r2, r3
 80085e0:	d004      	beq.n	80085ec <UART_SetConfig+0x118>
 80085e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	4b5e      	ldr	r3, [pc, #376]	@ (8008760 <UART_SetConfig+0x28c>)
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d172      	bne.n	80086d2 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80085ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085ee:	2200      	movs	r2, #0
 80085f0:	623b      	str	r3, [r7, #32]
 80085f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80085f4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80085f8:	f7fd fe2c 	bl	8006254 <HAL_RCCEx_GetPeriphCLKFreq>
 80085fc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80085fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 80e7 	beq.w	80087d4 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860a:	4a5a      	ldr	r2, [pc, #360]	@ (8008774 <UART_SetConfig+0x2a0>)
 800860c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008610:	461a      	mov	r2, r3
 8008612:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008614:	fbb3 f3f2 	udiv	r3, r3, r2
 8008618:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800861a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800861c:	685a      	ldr	r2, [r3, #4]
 800861e:	4613      	mov	r3, r2
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	4413      	add	r3, r2
 8008624:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008626:	429a      	cmp	r2, r3
 8008628:	d305      	bcc.n	8008636 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800862a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008630:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008632:	429a      	cmp	r2, r3
 8008634:	d903      	bls.n	800863e <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800863c:	e048      	b.n	80086d0 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800863e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008640:	2200      	movs	r2, #0
 8008642:	61bb      	str	r3, [r7, #24]
 8008644:	61fa      	str	r2, [r7, #28]
 8008646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800864a:	4a4a      	ldr	r2, [pc, #296]	@ (8008774 <UART_SetConfig+0x2a0>)
 800864c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008650:	b29b      	uxth	r3, r3
 8008652:	2200      	movs	r2, #0
 8008654:	613b      	str	r3, [r7, #16]
 8008656:	617a      	str	r2, [r7, #20]
 8008658:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800865c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008660:	f7f8 faa6 	bl	8000bb0 <__aeabi_uldivmod>
 8008664:	4602      	mov	r2, r0
 8008666:	460b      	mov	r3, r1
 8008668:	4610      	mov	r0, r2
 800866a:	4619      	mov	r1, r3
 800866c:	f04f 0200 	mov.w	r2, #0
 8008670:	f04f 0300 	mov.w	r3, #0
 8008674:	020b      	lsls	r3, r1, #8
 8008676:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800867a:	0202      	lsls	r2, r0, #8
 800867c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800867e:	6849      	ldr	r1, [r1, #4]
 8008680:	0849      	lsrs	r1, r1, #1
 8008682:	2000      	movs	r0, #0
 8008684:	460c      	mov	r4, r1
 8008686:	4605      	mov	r5, r0
 8008688:	eb12 0804 	adds.w	r8, r2, r4
 800868c:	eb43 0905 	adc.w	r9, r3, r5
 8008690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	60bb      	str	r3, [r7, #8]
 8008698:	60fa      	str	r2, [r7, #12]
 800869a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800869e:	4640      	mov	r0, r8
 80086a0:	4649      	mov	r1, r9
 80086a2:	f7f8 fa85 	bl	8000bb0 <__aeabi_uldivmod>
 80086a6:	4602      	mov	r2, r0
 80086a8:	460b      	mov	r3, r1
 80086aa:	4613      	mov	r3, r2
 80086ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80086ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086b4:	d308      	bcc.n	80086c8 <UART_SetConfig+0x1f4>
 80086b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086bc:	d204      	bcs.n	80086c8 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 80086be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80086c4:	60da      	str	r2, [r3, #12]
 80086c6:	e003      	b.n	80086d0 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80086ce:	e081      	b.n	80087d4 <UART_SetConfig+0x300>
 80086d0:	e080      	b.n	80087d4 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d4:	69db      	ldr	r3, [r3, #28]
 80086d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086da:	d14d      	bne.n	8008778 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80086dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086de:	2200      	movs	r2, #0
 80086e0:	603b      	str	r3, [r7, #0]
 80086e2:	607a      	str	r2, [r7, #4]
 80086e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086e8:	f7fd fdb4 	bl	8006254 <HAL_RCCEx_GetPeriphCLKFreq>
 80086ec:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80086ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d06f      	beq.n	80087d4 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f8:	4a1e      	ldr	r2, [pc, #120]	@ (8008774 <UART_SetConfig+0x2a0>)
 80086fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086fe:	461a      	mov	r2, r3
 8008700:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008702:	fbb3 f3f2 	udiv	r3, r3, r2
 8008706:	005a      	lsls	r2, r3, #1
 8008708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	085b      	lsrs	r3, r3, #1
 800870e:	441a      	add	r2, r3
 8008710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	fbb2 f3f3 	udiv	r3, r2, r3
 8008718:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800871a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800871c:	2b0f      	cmp	r3, #15
 800871e:	d916      	bls.n	800874e <UART_SetConfig+0x27a>
 8008720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008726:	d212      	bcs.n	800874e <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800872a:	b29b      	uxth	r3, r3
 800872c:	f023 030f 	bic.w	r3, r3, #15
 8008730:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008734:	085b      	lsrs	r3, r3, #1
 8008736:	b29b      	uxth	r3, r3
 8008738:	f003 0307 	and.w	r3, r3, #7
 800873c:	b29a      	uxth	r2, r3
 800873e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008740:	4313      	orrs	r3, r2
 8008742:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8008744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800874a:	60da      	str	r2, [r3, #12]
 800874c:	e042      	b.n	80087d4 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008754:	e03e      	b.n	80087d4 <UART_SetConfig+0x300>
 8008756:	bf00      	nop
 8008758:	46002400 	.word	0x46002400
 800875c:	cfff69f3 	.word	0xcfff69f3
 8008760:	56002400 	.word	0x56002400
 8008764:	40013800 	.word	0x40013800
 8008768:	40004800 	.word	0x40004800
 800876c:	40004c00 	.word	0x40004c00
 8008770:	40005000 	.word	0x40005000
 8008774:	0800b9fc 	.word	0x0800b9fc
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008778:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800877a:	2200      	movs	r2, #0
 800877c:	469a      	mov	sl, r3
 800877e:	4693      	mov	fp, r2
 8008780:	4650      	mov	r0, sl
 8008782:	4659      	mov	r1, fp
 8008784:	f7fd fd66 	bl	8006254 <HAL_RCCEx_GetPeriphCLKFreq>
 8008788:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800878a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800878c:	2b00      	cmp	r3, #0
 800878e:	d021      	beq.n	80087d4 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008794:	4a1a      	ldr	r2, [pc, #104]	@ (8008800 <UART_SetConfig+0x32c>)
 8008796:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800879a:	461a      	mov	r2, r3
 800879c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800879e:	fbb3 f2f2 	udiv	r2, r3, r2
 80087a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	085b      	lsrs	r3, r3, #1
 80087a8:	441a      	add	r2, r3
 80087aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80087b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b6:	2b0f      	cmp	r3, #15
 80087b8:	d909      	bls.n	80087ce <UART_SetConfig+0x2fa>
 80087ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087c0:	d205      	bcs.n	80087ce <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80087c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087c4:	b29a      	uxth	r2, r3
 80087c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	60da      	str	r2, [r3, #12]
 80087cc:	e002      	b.n	80087d4 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80087d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d6:	2201      	movs	r2, #1
 80087d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80087dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087de:	2201      	movs	r2, #1
 80087e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80087e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e6:	2200      	movs	r2, #0
 80087e8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80087ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ec:	2200      	movs	r2, #0
 80087ee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80087f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3750      	adds	r7, #80	@ 0x50
 80087f8:	46bd      	mov	sp, r7
 80087fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087fe:	bf00      	nop
 8008800:	0800b9fc 	.word	0x0800b9fc

08008804 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008804:	b480      	push	{r7}
 8008806:	b083      	sub	sp, #12
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008810:	f003 0308 	and.w	r3, r3, #8
 8008814:	2b00      	cmp	r3, #0
 8008816:	d00a      	beq.n	800882e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	430a      	orrs	r2, r1
 800882c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008832:	f003 0301 	and.w	r3, r3, #1
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00a      	beq.n	8008850 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	430a      	orrs	r2, r1
 800884e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008854:	f003 0302 	and.w	r3, r3, #2
 8008858:	2b00      	cmp	r3, #0
 800885a:	d00a      	beq.n	8008872 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	430a      	orrs	r2, r1
 8008870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008876:	f003 0304 	and.w	r3, r3, #4
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00a      	beq.n	8008894 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	430a      	orrs	r2, r1
 8008892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008898:	f003 0310 	and.w	r3, r3, #16
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00a      	beq.n	80088b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	430a      	orrs	r2, r1
 80088b4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ba:	f003 0320 	and.w	r3, r3, #32
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d00a      	beq.n	80088d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	689b      	ldr	r3, [r3, #8]
 80088c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	430a      	orrs	r2, r1
 80088d6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d01a      	beq.n	800891a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	430a      	orrs	r2, r1
 80088f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008902:	d10a      	bne.n	800891a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800891e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008922:	2b00      	cmp	r3, #0
 8008924:	d00a      	beq.n	800893c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	430a      	orrs	r2, r1
 800893a:	605a      	str	r2, [r3, #4]
  }
}
 800893c:	bf00      	nop
 800893e:	370c      	adds	r7, #12
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b098      	sub	sp, #96	@ 0x60
 800894c:	af02      	add	r7, sp, #8
 800894e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008958:	f7f9 fd6e 	bl	8002438 <HAL_GetTick>
 800895c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 0308 	and.w	r3, r3, #8
 8008968:	2b08      	cmp	r3, #8
 800896a:	d12f      	bne.n	80089cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800896c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008970:	9300      	str	r3, [sp, #0]
 8008972:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008974:	2200      	movs	r2, #0
 8008976:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 f88e 	bl	8008a9c <UART_WaitOnFlagUntilTimeout>
 8008980:	4603      	mov	r3, r0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d022      	beq.n	80089cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800898c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800898e:	e853 3f00 	ldrex	r3, [r3]
 8008992:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008996:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800899a:	653b      	str	r3, [r7, #80]	@ 0x50
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	461a      	mov	r2, r3
 80089a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80089a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089ac:	e841 2300 	strex	r3, r2, [r1]
 80089b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1e6      	bne.n	8008986 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2220      	movs	r2, #32
 80089bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089c8:	2303      	movs	r3, #3
 80089ca:	e063      	b.n	8008a94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 0304 	and.w	r3, r3, #4
 80089d6:	2b04      	cmp	r3, #4
 80089d8:	d149      	bne.n	8008a6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80089de:	9300      	str	r3, [sp, #0]
 80089e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089e2:	2200      	movs	r2, #0
 80089e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f000 f857 	bl	8008a9c <UART_WaitOnFlagUntilTimeout>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d03c      	beq.n	8008a6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089fc:	e853 3f00 	ldrex	r3, [r3]
 8008a00:	623b      	str	r3, [r7, #32]
   return(result);
 8008a02:	6a3b      	ldr	r3, [r7, #32]
 8008a04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a12:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a1a:	e841 2300 	strex	r3, r2, [r1]
 8008a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1e6      	bne.n	80089f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3308      	adds	r3, #8
 8008a2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f023 0301 	bic.w	r3, r3, #1
 8008a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3308      	adds	r3, #8
 8008a44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a46:	61fa      	str	r2, [r7, #28]
 8008a48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4a:	69b9      	ldr	r1, [r7, #24]
 8008a4c:	69fa      	ldr	r2, [r7, #28]
 8008a4e:	e841 2300 	strex	r3, r2, [r1]
 8008a52:	617b      	str	r3, [r7, #20]
   return(result);
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d1e5      	bne.n	8008a26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2220      	movs	r2, #32
 8008a5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a6a:	2303      	movs	r3, #3
 8008a6c:	e012      	b.n	8008a94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2220      	movs	r2, #32
 8008a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2220      	movs	r2, #32
 8008a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a92:	2300      	movs	r3, #0
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3758      	adds	r7, #88	@ 0x58
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}

08008a9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	60b9      	str	r1, [r7, #8]
 8008aa6:	603b      	str	r3, [r7, #0]
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008aac:	e04f      	b.n	8008b4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008aae:	69bb      	ldr	r3, [r7, #24]
 8008ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab4:	d04b      	beq.n	8008b4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ab6:	f7f9 fcbf 	bl	8002438 <HAL_GetTick>
 8008aba:	4602      	mov	r2, r0
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	1ad3      	subs	r3, r2, r3
 8008ac0:	69ba      	ldr	r2, [r7, #24]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d302      	bcc.n	8008acc <UART_WaitOnFlagUntilTimeout+0x30>
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d101      	bne.n	8008ad0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008acc:	2303      	movs	r3, #3
 8008ace:	e04e      	b.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f003 0304 	and.w	r3, r3, #4
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d037      	beq.n	8008b4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	2b80      	cmp	r3, #128	@ 0x80
 8008ae2:	d034      	beq.n	8008b4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	2b40      	cmp	r3, #64	@ 0x40
 8008ae8:	d031      	beq.n	8008b4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	69db      	ldr	r3, [r3, #28]
 8008af0:	f003 0308 	and.w	r3, r3, #8
 8008af4:	2b08      	cmp	r3, #8
 8008af6:	d110      	bne.n	8008b1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2208      	movs	r2, #8
 8008afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f000 f838 	bl	8008b76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2208      	movs	r2, #8
 8008b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008b16:	2301      	movs	r3, #1
 8008b18:	e029      	b.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	69db      	ldr	r3, [r3, #28]
 8008b20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b28:	d111      	bne.n	8008b4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b34:	68f8      	ldr	r0, [r7, #12]
 8008b36:	f000 f81e 	bl	8008b76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2220      	movs	r2, #32
 8008b3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	e00f      	b.n	8008b6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	69da      	ldr	r2, [r3, #28]
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	4013      	ands	r3, r2
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	bf0c      	ite	eq
 8008b5e:	2301      	moveq	r3, #1
 8008b60:	2300      	movne	r3, #0
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	461a      	mov	r2, r3
 8008b66:	79fb      	ldrb	r3, [r7, #7]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d0a0      	beq.n	8008aae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b6c:	2300      	movs	r3, #0
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b76:	b480      	push	{r7}
 8008b78:	b095      	sub	sp, #84	@ 0x54
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b86:	e853 3f00 	ldrex	r3, [r3]
 8008b8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	461a      	mov	r2, r3
 8008b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ba2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ba4:	e841 2300 	strex	r3, r2, [r1]
 8008ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1e6      	bne.n	8008b7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3308      	adds	r3, #8
 8008bb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb8:	6a3b      	ldr	r3, [r7, #32]
 8008bba:	e853 3f00 	ldrex	r3, [r3]
 8008bbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bc0:	69fb      	ldr	r3, [r7, #28]
 8008bc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bc6:	f023 0301 	bic.w	r3, r3, #1
 8008bca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	3308      	adds	r3, #8
 8008bd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bdc:	e841 2300 	strex	r3, r2, [r1]
 8008be0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d1e3      	bne.n	8008bb0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d118      	bne.n	8008c22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	e853 3f00 	ldrex	r3, [r3]
 8008bfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	f023 0310 	bic.w	r3, r3, #16
 8008c04:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c0e:	61bb      	str	r3, [r7, #24]
 8008c10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c12:	6979      	ldr	r1, [r7, #20]
 8008c14:	69ba      	ldr	r2, [r7, #24]
 8008c16:	e841 2300 	strex	r3, r2, [r1]
 8008c1a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d1e6      	bne.n	8008bf0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2220      	movs	r2, #32
 8008c26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c36:	bf00      	nop
 8008c38:	3754      	adds	r7, #84	@ 0x54
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr

08008c42 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008c42:	b480      	push	{r7}
 8008c44:	b085      	sub	sp, #20
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d101      	bne.n	8008c58 <HAL_UARTEx_DisableFifoMode+0x16>
 8008c54:	2302      	movs	r3, #2
 8008c56:	e027      	b.n	8008ca8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2224      	movs	r2, #36	@ 0x24
 8008c64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f022 0201 	bic.w	r2, r2, #1
 8008c7e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008c86:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2220      	movs	r2, #32
 8008c9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ca6:	2300      	movs	r3, #0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3714      	adds	r7, #20
 8008cac:	46bd      	mov	sp, r7
 8008cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb2:	4770      	bx	lr

08008cb4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b084      	sub	sp, #16
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cc4:	2b01      	cmp	r3, #1
 8008cc6:	d101      	bne.n	8008ccc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008cc8:	2302      	movs	r3, #2
 8008cca:	e02d      	b.n	8008d28 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2224      	movs	r2, #36	@ 0x24
 8008cd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f022 0201 	bic.w	r2, r2, #1
 8008cf2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	683a      	ldr	r2, [r7, #0]
 8008d04:	430a      	orrs	r2, r1
 8008d06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 f84f 	bl	8008dac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2220      	movs	r2, #32
 8008d1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d26:	2300      	movs	r3, #0
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3710      	adds	r7, #16
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}

08008d30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d101      	bne.n	8008d48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d44:	2302      	movs	r3, #2
 8008d46:	e02d      	b.n	8008da4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2224      	movs	r2, #36	@ 0x24
 8008d54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681a      	ldr	r2, [r3, #0]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f022 0201 	bic.w	r2, r2, #1
 8008d6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	683a      	ldr	r2, [r7, #0]
 8008d80:	430a      	orrs	r2, r1
 8008d82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 f811 	bl	8008dac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68fa      	ldr	r2, [r7, #12]
 8008d90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2220      	movs	r2, #32
 8008d96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3710      	adds	r7, #16
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b085      	sub	sp, #20
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d108      	bne.n	8008dce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008dcc:	e031      	b.n	8008e32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008dce:	2308      	movs	r3, #8
 8008dd0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008dd2:	2308      	movs	r3, #8
 8008dd4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	0e5b      	lsrs	r3, r3, #25
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	f003 0307 	and.w	r3, r3, #7
 8008de4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	0f5b      	lsrs	r3, r3, #29
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	f003 0307 	and.w	r3, r3, #7
 8008df4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	7b3a      	ldrb	r2, [r7, #12]
 8008dfa:	4911      	ldr	r1, [pc, #68]	@ (8008e40 <UARTEx_SetNbDataToProcess+0x94>)
 8008dfc:	5c8a      	ldrb	r2, [r1, r2]
 8008dfe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e02:	7b3a      	ldrb	r2, [r7, #12]
 8008e04:	490f      	ldr	r1, [pc, #60]	@ (8008e44 <UARTEx_SetNbDataToProcess+0x98>)
 8008e06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e08:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e14:	7bfb      	ldrb	r3, [r7, #15]
 8008e16:	7b7a      	ldrb	r2, [r7, #13]
 8008e18:	4909      	ldr	r1, [pc, #36]	@ (8008e40 <UARTEx_SetNbDataToProcess+0x94>)
 8008e1a:	5c8a      	ldrb	r2, [r1, r2]
 8008e1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e20:	7b7a      	ldrb	r2, [r7, #13]
 8008e22:	4908      	ldr	r1, [pc, #32]	@ (8008e44 <UARTEx_SetNbDataToProcess+0x98>)
 8008e24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e26:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e2a:	b29a      	uxth	r2, r3
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e32:	bf00      	nop
 8008e34:	3714      	adds	r7, #20
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	0800ba14 	.word	0x0800ba14
 8008e44:	0800ba1c 	.word	0x0800ba1c

08008e48 <__cvt>:
 8008e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e4c:	ec57 6b10 	vmov	r6, r7, d0
 8008e50:	2f00      	cmp	r7, #0
 8008e52:	460c      	mov	r4, r1
 8008e54:	4619      	mov	r1, r3
 8008e56:	463b      	mov	r3, r7
 8008e58:	bfb4      	ite	lt
 8008e5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008e5e:	2300      	movge	r3, #0
 8008e60:	4691      	mov	r9, r2
 8008e62:	bfbf      	itttt	lt
 8008e64:	4632      	movlt	r2, r6
 8008e66:	461f      	movlt	r7, r3
 8008e68:	232d      	movlt	r3, #45	@ 0x2d
 8008e6a:	4616      	movlt	r6, r2
 8008e6c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008e70:	700b      	strb	r3, [r1, #0]
 8008e72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e74:	f023 0820 	bic.w	r8, r3, #32
 8008e78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008e7c:	d005      	beq.n	8008e8a <__cvt+0x42>
 8008e7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008e82:	d100      	bne.n	8008e86 <__cvt+0x3e>
 8008e84:	3401      	adds	r4, #1
 8008e86:	2102      	movs	r1, #2
 8008e88:	e000      	b.n	8008e8c <__cvt+0x44>
 8008e8a:	2103      	movs	r1, #3
 8008e8c:	ab03      	add	r3, sp, #12
 8008e8e:	4622      	mov	r2, r4
 8008e90:	9301      	str	r3, [sp, #4]
 8008e92:	ab02      	add	r3, sp, #8
 8008e94:	ec47 6b10 	vmov	d0, r6, r7
 8008e98:	9300      	str	r3, [sp, #0]
 8008e9a:	4653      	mov	r3, sl
 8008e9c:	f000 ff54 	bl	8009d48 <_dtoa_r>
 8008ea0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	d119      	bne.n	8008edc <__cvt+0x94>
 8008ea8:	f019 0f01 	tst.w	r9, #1
 8008eac:	d00e      	beq.n	8008ecc <__cvt+0x84>
 8008eae:	eb00 0904 	add.w	r9, r0, r4
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	4639      	mov	r1, r7
 8008eba:	f7f7 fe09 	bl	8000ad0 <__aeabi_dcmpeq>
 8008ebe:	b108      	cbz	r0, 8008ec4 <__cvt+0x7c>
 8008ec0:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ec4:	2230      	movs	r2, #48	@ 0x30
 8008ec6:	9b03      	ldr	r3, [sp, #12]
 8008ec8:	454b      	cmp	r3, r9
 8008eca:	d31e      	bcc.n	8008f0a <__cvt+0xc2>
 8008ecc:	9b03      	ldr	r3, [sp, #12]
 8008ece:	4628      	mov	r0, r5
 8008ed0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ed2:	1b5b      	subs	r3, r3, r5
 8008ed4:	6013      	str	r3, [r2, #0]
 8008ed6:	b004      	add	sp, #16
 8008ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008edc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ee0:	eb00 0904 	add.w	r9, r0, r4
 8008ee4:	d1e5      	bne.n	8008eb2 <__cvt+0x6a>
 8008ee6:	7803      	ldrb	r3, [r0, #0]
 8008ee8:	2b30      	cmp	r3, #48	@ 0x30
 8008eea:	d10a      	bne.n	8008f02 <__cvt+0xba>
 8008eec:	2200      	movs	r2, #0
 8008eee:	2300      	movs	r3, #0
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	4639      	mov	r1, r7
 8008ef4:	f7f7 fdec 	bl	8000ad0 <__aeabi_dcmpeq>
 8008ef8:	b918      	cbnz	r0, 8008f02 <__cvt+0xba>
 8008efa:	f1c4 0401 	rsb	r4, r4, #1
 8008efe:	f8ca 4000 	str.w	r4, [sl]
 8008f02:	f8da 3000 	ldr.w	r3, [sl]
 8008f06:	4499      	add	r9, r3
 8008f08:	e7d3      	b.n	8008eb2 <__cvt+0x6a>
 8008f0a:	1c59      	adds	r1, r3, #1
 8008f0c:	9103      	str	r1, [sp, #12]
 8008f0e:	701a      	strb	r2, [r3, #0]
 8008f10:	e7d9      	b.n	8008ec6 <__cvt+0x7e>

08008f12 <__exponent>:
 8008f12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f14:	2900      	cmp	r1, #0
 8008f16:	7002      	strb	r2, [r0, #0]
 8008f18:	bfba      	itte	lt
 8008f1a:	4249      	neglt	r1, r1
 8008f1c:	232d      	movlt	r3, #45	@ 0x2d
 8008f1e:	232b      	movge	r3, #43	@ 0x2b
 8008f20:	2909      	cmp	r1, #9
 8008f22:	7043      	strb	r3, [r0, #1]
 8008f24:	dd28      	ble.n	8008f78 <__exponent+0x66>
 8008f26:	f10d 0307 	add.w	r3, sp, #7
 8008f2a:	270a      	movs	r7, #10
 8008f2c:	461d      	mov	r5, r3
 8008f2e:	461a      	mov	r2, r3
 8008f30:	3b01      	subs	r3, #1
 8008f32:	fbb1 f6f7 	udiv	r6, r1, r7
 8008f36:	fb07 1416 	mls	r4, r7, r6, r1
 8008f3a:	3430      	adds	r4, #48	@ 0x30
 8008f3c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008f40:	460c      	mov	r4, r1
 8008f42:	4631      	mov	r1, r6
 8008f44:	2c63      	cmp	r4, #99	@ 0x63
 8008f46:	dcf2      	bgt.n	8008f2e <__exponent+0x1c>
 8008f48:	3130      	adds	r1, #48	@ 0x30
 8008f4a:	1e94      	subs	r4, r2, #2
 8008f4c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008f50:	1c41      	adds	r1, r0, #1
 8008f52:	4623      	mov	r3, r4
 8008f54:	42ab      	cmp	r3, r5
 8008f56:	d30a      	bcc.n	8008f6e <__exponent+0x5c>
 8008f58:	f10d 0309 	add.w	r3, sp, #9
 8008f5c:	1a9b      	subs	r3, r3, r2
 8008f5e:	42ac      	cmp	r4, r5
 8008f60:	bf88      	it	hi
 8008f62:	2300      	movhi	r3, #0
 8008f64:	3302      	adds	r3, #2
 8008f66:	4403      	add	r3, r0
 8008f68:	1a18      	subs	r0, r3, r0
 8008f6a:	b003      	add	sp, #12
 8008f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f6e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008f72:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008f76:	e7ed      	b.n	8008f54 <__exponent+0x42>
 8008f78:	2330      	movs	r3, #48	@ 0x30
 8008f7a:	3130      	adds	r1, #48	@ 0x30
 8008f7c:	7083      	strb	r3, [r0, #2]
 8008f7e:	1d03      	adds	r3, r0, #4
 8008f80:	70c1      	strb	r1, [r0, #3]
 8008f82:	e7f1      	b.n	8008f68 <__exponent+0x56>

08008f84 <_printf_float>:
 8008f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f88:	b08d      	sub	sp, #52	@ 0x34
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	4616      	mov	r6, r2
 8008f8e:	461f      	mov	r7, r3
 8008f90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008f94:	4605      	mov	r5, r0
 8008f96:	f000 fdc3 	bl	8009b20 <_localeconv_r>
 8008f9a:	6803      	ldr	r3, [r0, #0]
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	9304      	str	r3, [sp, #16]
 8008fa0:	f7f7 f96a 	bl	8000278 <strlen>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	9005      	str	r0, [sp, #20]
 8008fa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8008faa:	f8d8 3000 	ldr.w	r3, [r8]
 8008fae:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008fb2:	3307      	adds	r3, #7
 8008fb4:	f8d4 b000 	ldr.w	fp, [r4]
 8008fb8:	f023 0307 	bic.w	r3, r3, #7
 8008fbc:	f103 0208 	add.w	r2, r3, #8
 8008fc0:	f8c8 2000 	str.w	r2, [r8]
 8008fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008fc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008fcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008fd0:	f8cd 8018 	str.w	r8, [sp, #24]
 8008fd4:	9307      	str	r3, [sp, #28]
 8008fd6:	4b9d      	ldr	r3, [pc, #628]	@ (800924c <_printf_float+0x2c8>)
 8008fd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008fdc:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008fe0:	f7f7 fda8 	bl	8000b34 <__aeabi_dcmpun>
 8008fe4:	bb70      	cbnz	r0, 8009044 <_printf_float+0xc0>
 8008fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8008fea:	4b98      	ldr	r3, [pc, #608]	@ (800924c <_printf_float+0x2c8>)
 8008fec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ff0:	f7f7 fd82 	bl	8000af8 <__aeabi_dcmple>
 8008ff4:	bb30      	cbnz	r0, 8009044 <_printf_float+0xc0>
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	4640      	mov	r0, r8
 8008ffc:	4649      	mov	r1, r9
 8008ffe:	f7f7 fd71 	bl	8000ae4 <__aeabi_dcmplt>
 8009002:	b110      	cbz	r0, 800900a <_printf_float+0x86>
 8009004:	232d      	movs	r3, #45	@ 0x2d
 8009006:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800900a:	4a91      	ldr	r2, [pc, #580]	@ (8009250 <_printf_float+0x2cc>)
 800900c:	4b91      	ldr	r3, [pc, #580]	@ (8009254 <_printf_float+0x2d0>)
 800900e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009012:	bf94      	ite	ls
 8009014:	4690      	movls	r8, r2
 8009016:	4698      	movhi	r8, r3
 8009018:	2303      	movs	r3, #3
 800901a:	f04f 0900 	mov.w	r9, #0
 800901e:	6123      	str	r3, [r4, #16]
 8009020:	f02b 0304 	bic.w	r3, fp, #4
 8009024:	6023      	str	r3, [r4, #0]
 8009026:	4633      	mov	r3, r6
 8009028:	aa0b      	add	r2, sp, #44	@ 0x2c
 800902a:	4621      	mov	r1, r4
 800902c:	4628      	mov	r0, r5
 800902e:	9700      	str	r7, [sp, #0]
 8009030:	f000 f9d2 	bl	80093d8 <_printf_common>
 8009034:	3001      	adds	r0, #1
 8009036:	f040 808d 	bne.w	8009154 <_printf_float+0x1d0>
 800903a:	f04f 30ff 	mov.w	r0, #4294967295
 800903e:	b00d      	add	sp, #52	@ 0x34
 8009040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009044:	4642      	mov	r2, r8
 8009046:	464b      	mov	r3, r9
 8009048:	4640      	mov	r0, r8
 800904a:	4649      	mov	r1, r9
 800904c:	f7f7 fd72 	bl	8000b34 <__aeabi_dcmpun>
 8009050:	b140      	cbz	r0, 8009064 <_printf_float+0xe0>
 8009052:	464b      	mov	r3, r9
 8009054:	4a80      	ldr	r2, [pc, #512]	@ (8009258 <_printf_float+0x2d4>)
 8009056:	2b00      	cmp	r3, #0
 8009058:	bfbc      	itt	lt
 800905a:	232d      	movlt	r3, #45	@ 0x2d
 800905c:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009060:	4b7e      	ldr	r3, [pc, #504]	@ (800925c <_printf_float+0x2d8>)
 8009062:	e7d4      	b.n	800900e <_printf_float+0x8a>
 8009064:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009068:	6863      	ldr	r3, [r4, #4]
 800906a:	9206      	str	r2, [sp, #24]
 800906c:	1c5a      	adds	r2, r3, #1
 800906e:	d13b      	bne.n	80090e8 <_printf_float+0x164>
 8009070:	2306      	movs	r3, #6
 8009072:	6063      	str	r3, [r4, #4]
 8009074:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009078:	2300      	movs	r3, #0
 800907a:	4628      	mov	r0, r5
 800907c:	6022      	str	r2, [r4, #0]
 800907e:	9303      	str	r3, [sp, #12]
 8009080:	ab0a      	add	r3, sp, #40	@ 0x28
 8009082:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009086:	ab09      	add	r3, sp, #36	@ 0x24
 8009088:	ec49 8b10 	vmov	d0, r8, r9
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009092:	6861      	ldr	r1, [r4, #4]
 8009094:	f7ff fed8 	bl	8008e48 <__cvt>
 8009098:	9b06      	ldr	r3, [sp, #24]
 800909a:	4680      	mov	r8, r0
 800909c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800909e:	2b47      	cmp	r3, #71	@ 0x47
 80090a0:	d129      	bne.n	80090f6 <_printf_float+0x172>
 80090a2:	1cc8      	adds	r0, r1, #3
 80090a4:	db02      	blt.n	80090ac <_printf_float+0x128>
 80090a6:	6863      	ldr	r3, [r4, #4]
 80090a8:	4299      	cmp	r1, r3
 80090aa:	dd41      	ble.n	8009130 <_printf_float+0x1ac>
 80090ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80090b0:	fa5f fa8a 	uxtb.w	sl, sl
 80090b4:	3901      	subs	r1, #1
 80090b6:	4652      	mov	r2, sl
 80090b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80090bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80090be:	f7ff ff28 	bl	8008f12 <__exponent>
 80090c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80090c4:	4681      	mov	r9, r0
 80090c6:	1813      	adds	r3, r2, r0
 80090c8:	2a01      	cmp	r2, #1
 80090ca:	6123      	str	r3, [r4, #16]
 80090cc:	dc02      	bgt.n	80090d4 <_printf_float+0x150>
 80090ce:	6822      	ldr	r2, [r4, #0]
 80090d0:	07d2      	lsls	r2, r2, #31
 80090d2:	d501      	bpl.n	80090d8 <_printf_float+0x154>
 80090d4:	3301      	adds	r3, #1
 80090d6:	6123      	str	r3, [r4, #16]
 80090d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d0a2      	beq.n	8009026 <_printf_float+0xa2>
 80090e0:	232d      	movs	r3, #45	@ 0x2d
 80090e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090e6:	e79e      	b.n	8009026 <_printf_float+0xa2>
 80090e8:	9a06      	ldr	r2, [sp, #24]
 80090ea:	2a47      	cmp	r2, #71	@ 0x47
 80090ec:	d1c2      	bne.n	8009074 <_printf_float+0xf0>
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1c0      	bne.n	8009074 <_printf_float+0xf0>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e7bd      	b.n	8009072 <_printf_float+0xee>
 80090f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80090fa:	d9db      	bls.n	80090b4 <_printf_float+0x130>
 80090fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009100:	d118      	bne.n	8009134 <_printf_float+0x1b0>
 8009102:	2900      	cmp	r1, #0
 8009104:	6863      	ldr	r3, [r4, #4]
 8009106:	dd0b      	ble.n	8009120 <_printf_float+0x19c>
 8009108:	6121      	str	r1, [r4, #16]
 800910a:	b913      	cbnz	r3, 8009112 <_printf_float+0x18e>
 800910c:	6822      	ldr	r2, [r4, #0]
 800910e:	07d0      	lsls	r0, r2, #31
 8009110:	d502      	bpl.n	8009118 <_printf_float+0x194>
 8009112:	3301      	adds	r3, #1
 8009114:	440b      	add	r3, r1
 8009116:	6123      	str	r3, [r4, #16]
 8009118:	f04f 0900 	mov.w	r9, #0
 800911c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800911e:	e7db      	b.n	80090d8 <_printf_float+0x154>
 8009120:	b913      	cbnz	r3, 8009128 <_printf_float+0x1a4>
 8009122:	6822      	ldr	r2, [r4, #0]
 8009124:	07d2      	lsls	r2, r2, #31
 8009126:	d501      	bpl.n	800912c <_printf_float+0x1a8>
 8009128:	3302      	adds	r3, #2
 800912a:	e7f4      	b.n	8009116 <_printf_float+0x192>
 800912c:	2301      	movs	r3, #1
 800912e:	e7f2      	b.n	8009116 <_printf_float+0x192>
 8009130:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009134:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009136:	4299      	cmp	r1, r3
 8009138:	db05      	blt.n	8009146 <_printf_float+0x1c2>
 800913a:	6823      	ldr	r3, [r4, #0]
 800913c:	6121      	str	r1, [r4, #16]
 800913e:	07d8      	lsls	r0, r3, #31
 8009140:	d5ea      	bpl.n	8009118 <_printf_float+0x194>
 8009142:	1c4b      	adds	r3, r1, #1
 8009144:	e7e7      	b.n	8009116 <_printf_float+0x192>
 8009146:	2900      	cmp	r1, #0
 8009148:	bfd4      	ite	le
 800914a:	f1c1 0202 	rsble	r2, r1, #2
 800914e:	2201      	movgt	r2, #1
 8009150:	4413      	add	r3, r2
 8009152:	e7e0      	b.n	8009116 <_printf_float+0x192>
 8009154:	6823      	ldr	r3, [r4, #0]
 8009156:	055a      	lsls	r2, r3, #21
 8009158:	d407      	bmi.n	800916a <_printf_float+0x1e6>
 800915a:	6923      	ldr	r3, [r4, #16]
 800915c:	4642      	mov	r2, r8
 800915e:	4631      	mov	r1, r6
 8009160:	4628      	mov	r0, r5
 8009162:	47b8      	blx	r7
 8009164:	3001      	adds	r0, #1
 8009166:	d12b      	bne.n	80091c0 <_printf_float+0x23c>
 8009168:	e767      	b.n	800903a <_printf_float+0xb6>
 800916a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800916e:	f240 80dd 	bls.w	800932c <_printf_float+0x3a8>
 8009172:	2200      	movs	r2, #0
 8009174:	2300      	movs	r3, #0
 8009176:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800917a:	f7f7 fca9 	bl	8000ad0 <__aeabi_dcmpeq>
 800917e:	2800      	cmp	r0, #0
 8009180:	d033      	beq.n	80091ea <_printf_float+0x266>
 8009182:	2301      	movs	r3, #1
 8009184:	4a36      	ldr	r2, [pc, #216]	@ (8009260 <_printf_float+0x2dc>)
 8009186:	4631      	mov	r1, r6
 8009188:	4628      	mov	r0, r5
 800918a:	47b8      	blx	r7
 800918c:	3001      	adds	r0, #1
 800918e:	f43f af54 	beq.w	800903a <_printf_float+0xb6>
 8009192:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009196:	4543      	cmp	r3, r8
 8009198:	db02      	blt.n	80091a0 <_printf_float+0x21c>
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	07d8      	lsls	r0, r3, #31
 800919e:	d50f      	bpl.n	80091c0 <_printf_float+0x23c>
 80091a0:	4631      	mov	r1, r6
 80091a2:	4628      	mov	r0, r5
 80091a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091a8:	47b8      	blx	r7
 80091aa:	3001      	adds	r0, #1
 80091ac:	f43f af45 	beq.w	800903a <_printf_float+0xb6>
 80091b0:	f04f 0900 	mov.w	r9, #0
 80091b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80091b8:	f104 0a1a 	add.w	sl, r4, #26
 80091bc:	45c8      	cmp	r8, r9
 80091be:	dc09      	bgt.n	80091d4 <_printf_float+0x250>
 80091c0:	6823      	ldr	r3, [r4, #0]
 80091c2:	079b      	lsls	r3, r3, #30
 80091c4:	f100 8103 	bmi.w	80093ce <_printf_float+0x44a>
 80091c8:	68e0      	ldr	r0, [r4, #12]
 80091ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091cc:	4298      	cmp	r0, r3
 80091ce:	bfb8      	it	lt
 80091d0:	4618      	movlt	r0, r3
 80091d2:	e734      	b.n	800903e <_printf_float+0xba>
 80091d4:	2301      	movs	r3, #1
 80091d6:	4652      	mov	r2, sl
 80091d8:	4631      	mov	r1, r6
 80091da:	4628      	mov	r0, r5
 80091dc:	47b8      	blx	r7
 80091de:	3001      	adds	r0, #1
 80091e0:	f43f af2b 	beq.w	800903a <_printf_float+0xb6>
 80091e4:	f109 0901 	add.w	r9, r9, #1
 80091e8:	e7e8      	b.n	80091bc <_printf_float+0x238>
 80091ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	dc39      	bgt.n	8009264 <_printf_float+0x2e0>
 80091f0:	2301      	movs	r3, #1
 80091f2:	4a1b      	ldr	r2, [pc, #108]	@ (8009260 <_printf_float+0x2dc>)
 80091f4:	4631      	mov	r1, r6
 80091f6:	4628      	mov	r0, r5
 80091f8:	47b8      	blx	r7
 80091fa:	3001      	adds	r0, #1
 80091fc:	f43f af1d 	beq.w	800903a <_printf_float+0xb6>
 8009200:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009204:	ea59 0303 	orrs.w	r3, r9, r3
 8009208:	d102      	bne.n	8009210 <_printf_float+0x28c>
 800920a:	6823      	ldr	r3, [r4, #0]
 800920c:	07d9      	lsls	r1, r3, #31
 800920e:	d5d7      	bpl.n	80091c0 <_printf_float+0x23c>
 8009210:	4631      	mov	r1, r6
 8009212:	4628      	mov	r0, r5
 8009214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009218:	47b8      	blx	r7
 800921a:	3001      	adds	r0, #1
 800921c:	f43f af0d 	beq.w	800903a <_printf_float+0xb6>
 8009220:	f04f 0a00 	mov.w	sl, #0
 8009224:	f104 0b1a 	add.w	fp, r4, #26
 8009228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800922a:	425b      	negs	r3, r3
 800922c:	4553      	cmp	r3, sl
 800922e:	dc01      	bgt.n	8009234 <_printf_float+0x2b0>
 8009230:	464b      	mov	r3, r9
 8009232:	e793      	b.n	800915c <_printf_float+0x1d8>
 8009234:	2301      	movs	r3, #1
 8009236:	465a      	mov	r2, fp
 8009238:	4631      	mov	r1, r6
 800923a:	4628      	mov	r0, r5
 800923c:	47b8      	blx	r7
 800923e:	3001      	adds	r0, #1
 8009240:	f43f aefb 	beq.w	800903a <_printf_float+0xb6>
 8009244:	f10a 0a01 	add.w	sl, sl, #1
 8009248:	e7ee      	b.n	8009228 <_printf_float+0x2a4>
 800924a:	bf00      	nop
 800924c:	7fefffff 	.word	0x7fefffff
 8009250:	0800ba24 	.word	0x0800ba24
 8009254:	0800ba28 	.word	0x0800ba28
 8009258:	0800ba2c 	.word	0x0800ba2c
 800925c:	0800ba30 	.word	0x0800ba30
 8009260:	0800ba34 	.word	0x0800ba34
 8009264:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009266:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800926a:	4553      	cmp	r3, sl
 800926c:	bfa8      	it	ge
 800926e:	4653      	movge	r3, sl
 8009270:	2b00      	cmp	r3, #0
 8009272:	4699      	mov	r9, r3
 8009274:	dc36      	bgt.n	80092e4 <_printf_float+0x360>
 8009276:	f04f 0b00 	mov.w	fp, #0
 800927a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800927e:	f104 021a 	add.w	r2, r4, #26
 8009282:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009284:	9306      	str	r3, [sp, #24]
 8009286:	eba3 0309 	sub.w	r3, r3, r9
 800928a:	455b      	cmp	r3, fp
 800928c:	dc31      	bgt.n	80092f2 <_printf_float+0x36e>
 800928e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009290:	459a      	cmp	sl, r3
 8009292:	dc3a      	bgt.n	800930a <_printf_float+0x386>
 8009294:	6823      	ldr	r3, [r4, #0]
 8009296:	07da      	lsls	r2, r3, #31
 8009298:	d437      	bmi.n	800930a <_printf_float+0x386>
 800929a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800929c:	ebaa 0903 	sub.w	r9, sl, r3
 80092a0:	9b06      	ldr	r3, [sp, #24]
 80092a2:	ebaa 0303 	sub.w	r3, sl, r3
 80092a6:	4599      	cmp	r9, r3
 80092a8:	bfa8      	it	ge
 80092aa:	4699      	movge	r9, r3
 80092ac:	f1b9 0f00 	cmp.w	r9, #0
 80092b0:	dc33      	bgt.n	800931a <_printf_float+0x396>
 80092b2:	f04f 0800 	mov.w	r8, #0
 80092b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092ba:	f104 0b1a 	add.w	fp, r4, #26
 80092be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092c0:	ebaa 0303 	sub.w	r3, sl, r3
 80092c4:	eba3 0309 	sub.w	r3, r3, r9
 80092c8:	4543      	cmp	r3, r8
 80092ca:	f77f af79 	ble.w	80091c0 <_printf_float+0x23c>
 80092ce:	2301      	movs	r3, #1
 80092d0:	465a      	mov	r2, fp
 80092d2:	4631      	mov	r1, r6
 80092d4:	4628      	mov	r0, r5
 80092d6:	47b8      	blx	r7
 80092d8:	3001      	adds	r0, #1
 80092da:	f43f aeae 	beq.w	800903a <_printf_float+0xb6>
 80092de:	f108 0801 	add.w	r8, r8, #1
 80092e2:	e7ec      	b.n	80092be <_printf_float+0x33a>
 80092e4:	4642      	mov	r2, r8
 80092e6:	4631      	mov	r1, r6
 80092e8:	4628      	mov	r0, r5
 80092ea:	47b8      	blx	r7
 80092ec:	3001      	adds	r0, #1
 80092ee:	d1c2      	bne.n	8009276 <_printf_float+0x2f2>
 80092f0:	e6a3      	b.n	800903a <_printf_float+0xb6>
 80092f2:	2301      	movs	r3, #1
 80092f4:	4631      	mov	r1, r6
 80092f6:	4628      	mov	r0, r5
 80092f8:	9206      	str	r2, [sp, #24]
 80092fa:	47b8      	blx	r7
 80092fc:	3001      	adds	r0, #1
 80092fe:	f43f ae9c 	beq.w	800903a <_printf_float+0xb6>
 8009302:	f10b 0b01 	add.w	fp, fp, #1
 8009306:	9a06      	ldr	r2, [sp, #24]
 8009308:	e7bb      	b.n	8009282 <_printf_float+0x2fe>
 800930a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800930e:	4631      	mov	r1, r6
 8009310:	4628      	mov	r0, r5
 8009312:	47b8      	blx	r7
 8009314:	3001      	adds	r0, #1
 8009316:	d1c0      	bne.n	800929a <_printf_float+0x316>
 8009318:	e68f      	b.n	800903a <_printf_float+0xb6>
 800931a:	9a06      	ldr	r2, [sp, #24]
 800931c:	464b      	mov	r3, r9
 800931e:	4631      	mov	r1, r6
 8009320:	4628      	mov	r0, r5
 8009322:	4442      	add	r2, r8
 8009324:	47b8      	blx	r7
 8009326:	3001      	adds	r0, #1
 8009328:	d1c3      	bne.n	80092b2 <_printf_float+0x32e>
 800932a:	e686      	b.n	800903a <_printf_float+0xb6>
 800932c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009330:	f1ba 0f01 	cmp.w	sl, #1
 8009334:	dc01      	bgt.n	800933a <_printf_float+0x3b6>
 8009336:	07db      	lsls	r3, r3, #31
 8009338:	d536      	bpl.n	80093a8 <_printf_float+0x424>
 800933a:	2301      	movs	r3, #1
 800933c:	4642      	mov	r2, r8
 800933e:	4631      	mov	r1, r6
 8009340:	4628      	mov	r0, r5
 8009342:	47b8      	blx	r7
 8009344:	3001      	adds	r0, #1
 8009346:	f43f ae78 	beq.w	800903a <_printf_float+0xb6>
 800934a:	4631      	mov	r1, r6
 800934c:	4628      	mov	r0, r5
 800934e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009352:	47b8      	blx	r7
 8009354:	3001      	adds	r0, #1
 8009356:	f43f ae70 	beq.w	800903a <_printf_float+0xb6>
 800935a:	2200      	movs	r2, #0
 800935c:	2300      	movs	r3, #0
 800935e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009362:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009366:	f7f7 fbb3 	bl	8000ad0 <__aeabi_dcmpeq>
 800936a:	b9c0      	cbnz	r0, 800939e <_printf_float+0x41a>
 800936c:	4653      	mov	r3, sl
 800936e:	f108 0201 	add.w	r2, r8, #1
 8009372:	4631      	mov	r1, r6
 8009374:	4628      	mov	r0, r5
 8009376:	47b8      	blx	r7
 8009378:	3001      	adds	r0, #1
 800937a:	d10c      	bne.n	8009396 <_printf_float+0x412>
 800937c:	e65d      	b.n	800903a <_printf_float+0xb6>
 800937e:	2301      	movs	r3, #1
 8009380:	465a      	mov	r2, fp
 8009382:	4631      	mov	r1, r6
 8009384:	4628      	mov	r0, r5
 8009386:	47b8      	blx	r7
 8009388:	3001      	adds	r0, #1
 800938a:	f43f ae56 	beq.w	800903a <_printf_float+0xb6>
 800938e:	f108 0801 	add.w	r8, r8, #1
 8009392:	45d0      	cmp	r8, sl
 8009394:	dbf3      	blt.n	800937e <_printf_float+0x3fa>
 8009396:	464b      	mov	r3, r9
 8009398:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800939c:	e6df      	b.n	800915e <_printf_float+0x1da>
 800939e:	f04f 0800 	mov.w	r8, #0
 80093a2:	f104 0b1a 	add.w	fp, r4, #26
 80093a6:	e7f4      	b.n	8009392 <_printf_float+0x40e>
 80093a8:	2301      	movs	r3, #1
 80093aa:	4642      	mov	r2, r8
 80093ac:	e7e1      	b.n	8009372 <_printf_float+0x3ee>
 80093ae:	2301      	movs	r3, #1
 80093b0:	464a      	mov	r2, r9
 80093b2:	4631      	mov	r1, r6
 80093b4:	4628      	mov	r0, r5
 80093b6:	47b8      	blx	r7
 80093b8:	3001      	adds	r0, #1
 80093ba:	f43f ae3e 	beq.w	800903a <_printf_float+0xb6>
 80093be:	f108 0801 	add.w	r8, r8, #1
 80093c2:	68e3      	ldr	r3, [r4, #12]
 80093c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093c6:	1a5b      	subs	r3, r3, r1
 80093c8:	4543      	cmp	r3, r8
 80093ca:	dcf0      	bgt.n	80093ae <_printf_float+0x42a>
 80093cc:	e6fc      	b.n	80091c8 <_printf_float+0x244>
 80093ce:	f04f 0800 	mov.w	r8, #0
 80093d2:	f104 0919 	add.w	r9, r4, #25
 80093d6:	e7f4      	b.n	80093c2 <_printf_float+0x43e>

080093d8 <_printf_common>:
 80093d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093dc:	4616      	mov	r6, r2
 80093de:	4698      	mov	r8, r3
 80093e0:	688a      	ldr	r2, [r1, #8]
 80093e2:	4607      	mov	r7, r0
 80093e4:	690b      	ldr	r3, [r1, #16]
 80093e6:	460c      	mov	r4, r1
 80093e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80093ec:	4293      	cmp	r3, r2
 80093ee:	bfb8      	it	lt
 80093f0:	4613      	movlt	r3, r2
 80093f2:	6033      	str	r3, [r6, #0]
 80093f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80093f8:	b10a      	cbz	r2, 80093fe <_printf_common+0x26>
 80093fa:	3301      	adds	r3, #1
 80093fc:	6033      	str	r3, [r6, #0]
 80093fe:	6823      	ldr	r3, [r4, #0]
 8009400:	0699      	lsls	r1, r3, #26
 8009402:	bf42      	ittt	mi
 8009404:	6833      	ldrmi	r3, [r6, #0]
 8009406:	3302      	addmi	r3, #2
 8009408:	6033      	strmi	r3, [r6, #0]
 800940a:	6825      	ldr	r5, [r4, #0]
 800940c:	f015 0506 	ands.w	r5, r5, #6
 8009410:	d106      	bne.n	8009420 <_printf_common+0x48>
 8009412:	f104 0a19 	add.w	sl, r4, #25
 8009416:	68e3      	ldr	r3, [r4, #12]
 8009418:	6832      	ldr	r2, [r6, #0]
 800941a:	1a9b      	subs	r3, r3, r2
 800941c:	42ab      	cmp	r3, r5
 800941e:	dc2b      	bgt.n	8009478 <_printf_common+0xa0>
 8009420:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009424:	6822      	ldr	r2, [r4, #0]
 8009426:	3b00      	subs	r3, #0
 8009428:	bf18      	it	ne
 800942a:	2301      	movne	r3, #1
 800942c:	0692      	lsls	r2, r2, #26
 800942e:	d430      	bmi.n	8009492 <_printf_common+0xba>
 8009430:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009434:	4641      	mov	r1, r8
 8009436:	4638      	mov	r0, r7
 8009438:	47c8      	blx	r9
 800943a:	3001      	adds	r0, #1
 800943c:	d023      	beq.n	8009486 <_printf_common+0xae>
 800943e:	6823      	ldr	r3, [r4, #0]
 8009440:	341a      	adds	r4, #26
 8009442:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8009446:	f003 0306 	and.w	r3, r3, #6
 800944a:	2b04      	cmp	r3, #4
 800944c:	bf0a      	itet	eq
 800944e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8009452:	2500      	movne	r5, #0
 8009454:	6833      	ldreq	r3, [r6, #0]
 8009456:	f04f 0600 	mov.w	r6, #0
 800945a:	bf08      	it	eq
 800945c:	1aed      	subeq	r5, r5, r3
 800945e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009462:	bf08      	it	eq
 8009464:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009468:	4293      	cmp	r3, r2
 800946a:	bfc4      	itt	gt
 800946c:	1a9b      	subgt	r3, r3, r2
 800946e:	18ed      	addgt	r5, r5, r3
 8009470:	42b5      	cmp	r5, r6
 8009472:	d11a      	bne.n	80094aa <_printf_common+0xd2>
 8009474:	2000      	movs	r0, #0
 8009476:	e008      	b.n	800948a <_printf_common+0xb2>
 8009478:	2301      	movs	r3, #1
 800947a:	4652      	mov	r2, sl
 800947c:	4641      	mov	r1, r8
 800947e:	4638      	mov	r0, r7
 8009480:	47c8      	blx	r9
 8009482:	3001      	adds	r0, #1
 8009484:	d103      	bne.n	800948e <_printf_common+0xb6>
 8009486:	f04f 30ff 	mov.w	r0, #4294967295
 800948a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800948e:	3501      	adds	r5, #1
 8009490:	e7c1      	b.n	8009416 <_printf_common+0x3e>
 8009492:	18e1      	adds	r1, r4, r3
 8009494:	1c5a      	adds	r2, r3, #1
 8009496:	2030      	movs	r0, #48	@ 0x30
 8009498:	3302      	adds	r3, #2
 800949a:	4422      	add	r2, r4
 800949c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80094a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80094a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80094a8:	e7c2      	b.n	8009430 <_printf_common+0x58>
 80094aa:	2301      	movs	r3, #1
 80094ac:	4622      	mov	r2, r4
 80094ae:	4641      	mov	r1, r8
 80094b0:	4638      	mov	r0, r7
 80094b2:	47c8      	blx	r9
 80094b4:	3001      	adds	r0, #1
 80094b6:	d0e6      	beq.n	8009486 <_printf_common+0xae>
 80094b8:	3601      	adds	r6, #1
 80094ba:	e7d9      	b.n	8009470 <_printf_common+0x98>

080094bc <_printf_i>:
 80094bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094c0:	7e0f      	ldrb	r7, [r1, #24]
 80094c2:	4691      	mov	r9, r2
 80094c4:	4680      	mov	r8, r0
 80094c6:	460c      	mov	r4, r1
 80094c8:	2f78      	cmp	r7, #120	@ 0x78
 80094ca:	469a      	mov	sl, r3
 80094cc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80094d2:	d807      	bhi.n	80094e4 <_printf_i+0x28>
 80094d4:	2f62      	cmp	r7, #98	@ 0x62
 80094d6:	d80a      	bhi.n	80094ee <_printf_i+0x32>
 80094d8:	2f00      	cmp	r7, #0
 80094da:	f000 80d2 	beq.w	8009682 <_printf_i+0x1c6>
 80094de:	2f58      	cmp	r7, #88	@ 0x58
 80094e0:	f000 80b9 	beq.w	8009656 <_printf_i+0x19a>
 80094e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80094ec:	e03a      	b.n	8009564 <_printf_i+0xa8>
 80094ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80094f2:	2b15      	cmp	r3, #21
 80094f4:	d8f6      	bhi.n	80094e4 <_printf_i+0x28>
 80094f6:	a101      	add	r1, pc, #4	@ (adr r1, 80094fc <_printf_i+0x40>)
 80094f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094fc:	08009555 	.word	0x08009555
 8009500:	08009569 	.word	0x08009569
 8009504:	080094e5 	.word	0x080094e5
 8009508:	080094e5 	.word	0x080094e5
 800950c:	080094e5 	.word	0x080094e5
 8009510:	080094e5 	.word	0x080094e5
 8009514:	08009569 	.word	0x08009569
 8009518:	080094e5 	.word	0x080094e5
 800951c:	080094e5 	.word	0x080094e5
 8009520:	080094e5 	.word	0x080094e5
 8009524:	080094e5 	.word	0x080094e5
 8009528:	08009669 	.word	0x08009669
 800952c:	08009593 	.word	0x08009593
 8009530:	08009623 	.word	0x08009623
 8009534:	080094e5 	.word	0x080094e5
 8009538:	080094e5 	.word	0x080094e5
 800953c:	0800968b 	.word	0x0800968b
 8009540:	080094e5 	.word	0x080094e5
 8009544:	08009593 	.word	0x08009593
 8009548:	080094e5 	.word	0x080094e5
 800954c:	080094e5 	.word	0x080094e5
 8009550:	0800962b 	.word	0x0800962b
 8009554:	6833      	ldr	r3, [r6, #0]
 8009556:	1d1a      	adds	r2, r3, #4
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	6032      	str	r2, [r6, #0]
 800955c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009560:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009564:	2301      	movs	r3, #1
 8009566:	e09d      	b.n	80096a4 <_printf_i+0x1e8>
 8009568:	6833      	ldr	r3, [r6, #0]
 800956a:	6820      	ldr	r0, [r4, #0]
 800956c:	1d19      	adds	r1, r3, #4
 800956e:	6031      	str	r1, [r6, #0]
 8009570:	0606      	lsls	r6, r0, #24
 8009572:	d501      	bpl.n	8009578 <_printf_i+0xbc>
 8009574:	681d      	ldr	r5, [r3, #0]
 8009576:	e003      	b.n	8009580 <_printf_i+0xc4>
 8009578:	0645      	lsls	r5, r0, #25
 800957a:	d5fb      	bpl.n	8009574 <_printf_i+0xb8>
 800957c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009580:	2d00      	cmp	r5, #0
 8009582:	da03      	bge.n	800958c <_printf_i+0xd0>
 8009584:	232d      	movs	r3, #45	@ 0x2d
 8009586:	426d      	negs	r5, r5
 8009588:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800958c:	4859      	ldr	r0, [pc, #356]	@ (80096f4 <_printf_i+0x238>)
 800958e:	230a      	movs	r3, #10
 8009590:	e011      	b.n	80095b6 <_printf_i+0xfa>
 8009592:	6821      	ldr	r1, [r4, #0]
 8009594:	6833      	ldr	r3, [r6, #0]
 8009596:	0608      	lsls	r0, r1, #24
 8009598:	f853 5b04 	ldr.w	r5, [r3], #4
 800959c:	d402      	bmi.n	80095a4 <_printf_i+0xe8>
 800959e:	0649      	lsls	r1, r1, #25
 80095a0:	bf48      	it	mi
 80095a2:	b2ad      	uxthmi	r5, r5
 80095a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80095a6:	6033      	str	r3, [r6, #0]
 80095a8:	4852      	ldr	r0, [pc, #328]	@ (80096f4 <_printf_i+0x238>)
 80095aa:	bf14      	ite	ne
 80095ac:	230a      	movne	r3, #10
 80095ae:	2308      	moveq	r3, #8
 80095b0:	2100      	movs	r1, #0
 80095b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80095b6:	6866      	ldr	r6, [r4, #4]
 80095b8:	2e00      	cmp	r6, #0
 80095ba:	60a6      	str	r6, [r4, #8]
 80095bc:	bfa2      	ittt	ge
 80095be:	6821      	ldrge	r1, [r4, #0]
 80095c0:	f021 0104 	bicge.w	r1, r1, #4
 80095c4:	6021      	strge	r1, [r4, #0]
 80095c6:	b90d      	cbnz	r5, 80095cc <_printf_i+0x110>
 80095c8:	2e00      	cmp	r6, #0
 80095ca:	d04b      	beq.n	8009664 <_printf_i+0x1a8>
 80095cc:	4616      	mov	r6, r2
 80095ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80095d2:	fb03 5711 	mls	r7, r3, r1, r5
 80095d6:	5dc7      	ldrb	r7, [r0, r7]
 80095d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80095dc:	462f      	mov	r7, r5
 80095de:	460d      	mov	r5, r1
 80095e0:	42bb      	cmp	r3, r7
 80095e2:	d9f4      	bls.n	80095ce <_printf_i+0x112>
 80095e4:	2b08      	cmp	r3, #8
 80095e6:	d10b      	bne.n	8009600 <_printf_i+0x144>
 80095e8:	6823      	ldr	r3, [r4, #0]
 80095ea:	07df      	lsls	r7, r3, #31
 80095ec:	d508      	bpl.n	8009600 <_printf_i+0x144>
 80095ee:	6923      	ldr	r3, [r4, #16]
 80095f0:	6861      	ldr	r1, [r4, #4]
 80095f2:	4299      	cmp	r1, r3
 80095f4:	bfde      	ittt	le
 80095f6:	2330      	movle	r3, #48	@ 0x30
 80095f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80095fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009600:	1b92      	subs	r2, r2, r6
 8009602:	6122      	str	r2, [r4, #16]
 8009604:	464b      	mov	r3, r9
 8009606:	aa03      	add	r2, sp, #12
 8009608:	4621      	mov	r1, r4
 800960a:	4640      	mov	r0, r8
 800960c:	f8cd a000 	str.w	sl, [sp]
 8009610:	f7ff fee2 	bl	80093d8 <_printf_common>
 8009614:	3001      	adds	r0, #1
 8009616:	d14a      	bne.n	80096ae <_printf_i+0x1f2>
 8009618:	f04f 30ff 	mov.w	r0, #4294967295
 800961c:	b004      	add	sp, #16
 800961e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009622:	6823      	ldr	r3, [r4, #0]
 8009624:	f043 0320 	orr.w	r3, r3, #32
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	2778      	movs	r7, #120	@ 0x78
 800962c:	4832      	ldr	r0, [pc, #200]	@ (80096f8 <_printf_i+0x23c>)
 800962e:	6823      	ldr	r3, [r4, #0]
 8009630:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009634:	061f      	lsls	r7, r3, #24
 8009636:	6831      	ldr	r1, [r6, #0]
 8009638:	f851 5b04 	ldr.w	r5, [r1], #4
 800963c:	d402      	bmi.n	8009644 <_printf_i+0x188>
 800963e:	065f      	lsls	r7, r3, #25
 8009640:	bf48      	it	mi
 8009642:	b2ad      	uxthmi	r5, r5
 8009644:	6031      	str	r1, [r6, #0]
 8009646:	07d9      	lsls	r1, r3, #31
 8009648:	bf44      	itt	mi
 800964a:	f043 0320 	orrmi.w	r3, r3, #32
 800964e:	6023      	strmi	r3, [r4, #0]
 8009650:	b11d      	cbz	r5, 800965a <_printf_i+0x19e>
 8009652:	2310      	movs	r3, #16
 8009654:	e7ac      	b.n	80095b0 <_printf_i+0xf4>
 8009656:	4827      	ldr	r0, [pc, #156]	@ (80096f4 <_printf_i+0x238>)
 8009658:	e7e9      	b.n	800962e <_printf_i+0x172>
 800965a:	6823      	ldr	r3, [r4, #0]
 800965c:	f023 0320 	bic.w	r3, r3, #32
 8009660:	6023      	str	r3, [r4, #0]
 8009662:	e7f6      	b.n	8009652 <_printf_i+0x196>
 8009664:	4616      	mov	r6, r2
 8009666:	e7bd      	b.n	80095e4 <_printf_i+0x128>
 8009668:	6833      	ldr	r3, [r6, #0]
 800966a:	6825      	ldr	r5, [r4, #0]
 800966c:	1d18      	adds	r0, r3, #4
 800966e:	6961      	ldr	r1, [r4, #20]
 8009670:	6030      	str	r0, [r6, #0]
 8009672:	062e      	lsls	r6, r5, #24
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	d501      	bpl.n	800967c <_printf_i+0x1c0>
 8009678:	6019      	str	r1, [r3, #0]
 800967a:	e002      	b.n	8009682 <_printf_i+0x1c6>
 800967c:	0668      	lsls	r0, r5, #25
 800967e:	d5fb      	bpl.n	8009678 <_printf_i+0x1bc>
 8009680:	8019      	strh	r1, [r3, #0]
 8009682:	2300      	movs	r3, #0
 8009684:	4616      	mov	r6, r2
 8009686:	6123      	str	r3, [r4, #16]
 8009688:	e7bc      	b.n	8009604 <_printf_i+0x148>
 800968a:	6833      	ldr	r3, [r6, #0]
 800968c:	2100      	movs	r1, #0
 800968e:	1d1a      	adds	r2, r3, #4
 8009690:	6032      	str	r2, [r6, #0]
 8009692:	681e      	ldr	r6, [r3, #0]
 8009694:	6862      	ldr	r2, [r4, #4]
 8009696:	4630      	mov	r0, r6
 8009698:	f000 fab9 	bl	8009c0e <memchr>
 800969c:	b108      	cbz	r0, 80096a2 <_printf_i+0x1e6>
 800969e:	1b80      	subs	r0, r0, r6
 80096a0:	6060      	str	r0, [r4, #4]
 80096a2:	6863      	ldr	r3, [r4, #4]
 80096a4:	6123      	str	r3, [r4, #16]
 80096a6:	2300      	movs	r3, #0
 80096a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096ac:	e7aa      	b.n	8009604 <_printf_i+0x148>
 80096ae:	6923      	ldr	r3, [r4, #16]
 80096b0:	4632      	mov	r2, r6
 80096b2:	4649      	mov	r1, r9
 80096b4:	4640      	mov	r0, r8
 80096b6:	47d0      	blx	sl
 80096b8:	3001      	adds	r0, #1
 80096ba:	d0ad      	beq.n	8009618 <_printf_i+0x15c>
 80096bc:	6823      	ldr	r3, [r4, #0]
 80096be:	079b      	lsls	r3, r3, #30
 80096c0:	d413      	bmi.n	80096ea <_printf_i+0x22e>
 80096c2:	68e0      	ldr	r0, [r4, #12]
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	4298      	cmp	r0, r3
 80096c8:	bfb8      	it	lt
 80096ca:	4618      	movlt	r0, r3
 80096cc:	e7a6      	b.n	800961c <_printf_i+0x160>
 80096ce:	2301      	movs	r3, #1
 80096d0:	4632      	mov	r2, r6
 80096d2:	4649      	mov	r1, r9
 80096d4:	4640      	mov	r0, r8
 80096d6:	47d0      	blx	sl
 80096d8:	3001      	adds	r0, #1
 80096da:	d09d      	beq.n	8009618 <_printf_i+0x15c>
 80096dc:	3501      	adds	r5, #1
 80096de:	68e3      	ldr	r3, [r4, #12]
 80096e0:	9903      	ldr	r1, [sp, #12]
 80096e2:	1a5b      	subs	r3, r3, r1
 80096e4:	42ab      	cmp	r3, r5
 80096e6:	dcf2      	bgt.n	80096ce <_printf_i+0x212>
 80096e8:	e7eb      	b.n	80096c2 <_printf_i+0x206>
 80096ea:	2500      	movs	r5, #0
 80096ec:	f104 0619 	add.w	r6, r4, #25
 80096f0:	e7f5      	b.n	80096de <_printf_i+0x222>
 80096f2:	bf00      	nop
 80096f4:	0800ba36 	.word	0x0800ba36
 80096f8:	0800ba47 	.word	0x0800ba47

080096fc <std>:
 80096fc:	2300      	movs	r3, #0
 80096fe:	b510      	push	{r4, lr}
 8009700:	4604      	mov	r4, r0
 8009702:	6083      	str	r3, [r0, #8]
 8009704:	8181      	strh	r1, [r0, #12]
 8009706:	4619      	mov	r1, r3
 8009708:	6643      	str	r3, [r0, #100]	@ 0x64
 800970a:	81c2      	strh	r2, [r0, #14]
 800970c:	2208      	movs	r2, #8
 800970e:	6183      	str	r3, [r0, #24]
 8009710:	e9c0 3300 	strd	r3, r3, [r0]
 8009714:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009718:	305c      	adds	r0, #92	@ 0x5c
 800971a:	f000 f9f9 	bl	8009b10 <memset>
 800971e:	4b0d      	ldr	r3, [pc, #52]	@ (8009754 <std+0x58>)
 8009720:	6224      	str	r4, [r4, #32]
 8009722:	6263      	str	r3, [r4, #36]	@ 0x24
 8009724:	4b0c      	ldr	r3, [pc, #48]	@ (8009758 <std+0x5c>)
 8009726:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009728:	4b0c      	ldr	r3, [pc, #48]	@ (800975c <std+0x60>)
 800972a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800972c:	4b0c      	ldr	r3, [pc, #48]	@ (8009760 <std+0x64>)
 800972e:	6323      	str	r3, [r4, #48]	@ 0x30
 8009730:	4b0c      	ldr	r3, [pc, #48]	@ (8009764 <std+0x68>)
 8009732:	429c      	cmp	r4, r3
 8009734:	d006      	beq.n	8009744 <std+0x48>
 8009736:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800973a:	4294      	cmp	r4, r2
 800973c:	d002      	beq.n	8009744 <std+0x48>
 800973e:	33d0      	adds	r3, #208	@ 0xd0
 8009740:	429c      	cmp	r4, r3
 8009742:	d105      	bne.n	8009750 <std+0x54>
 8009744:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800974c:	f000 ba5c 	b.w	8009c08 <__retarget_lock_init_recursive>
 8009750:	bd10      	pop	{r4, pc}
 8009752:	bf00      	nop
 8009754:	08009961 	.word	0x08009961
 8009758:	08009983 	.word	0x08009983
 800975c:	080099bb 	.word	0x080099bb
 8009760:	080099df 	.word	0x080099df
 8009764:	20000514 	.word	0x20000514

08009768 <stdio_exit_handler>:
 8009768:	4a02      	ldr	r2, [pc, #8]	@ (8009774 <stdio_exit_handler+0xc>)
 800976a:	4903      	ldr	r1, [pc, #12]	@ (8009778 <stdio_exit_handler+0x10>)
 800976c:	4803      	ldr	r0, [pc, #12]	@ (800977c <stdio_exit_handler+0x14>)
 800976e:	f000 b869 	b.w	8009844 <_fwalk_sglue>
 8009772:	bf00      	nop
 8009774:	20000020 	.word	0x20000020
 8009778:	0800b56d 	.word	0x0800b56d
 800977c:	20000030 	.word	0x20000030

08009780 <cleanup_stdio>:
 8009780:	6841      	ldr	r1, [r0, #4]
 8009782:	4b0c      	ldr	r3, [pc, #48]	@ (80097b4 <cleanup_stdio+0x34>)
 8009784:	4299      	cmp	r1, r3
 8009786:	b510      	push	{r4, lr}
 8009788:	4604      	mov	r4, r0
 800978a:	d001      	beq.n	8009790 <cleanup_stdio+0x10>
 800978c:	f001 feee 	bl	800b56c <_fflush_r>
 8009790:	68a1      	ldr	r1, [r4, #8]
 8009792:	4b09      	ldr	r3, [pc, #36]	@ (80097b8 <cleanup_stdio+0x38>)
 8009794:	4299      	cmp	r1, r3
 8009796:	d002      	beq.n	800979e <cleanup_stdio+0x1e>
 8009798:	4620      	mov	r0, r4
 800979a:	f001 fee7 	bl	800b56c <_fflush_r>
 800979e:	68e1      	ldr	r1, [r4, #12]
 80097a0:	4b06      	ldr	r3, [pc, #24]	@ (80097bc <cleanup_stdio+0x3c>)
 80097a2:	4299      	cmp	r1, r3
 80097a4:	d004      	beq.n	80097b0 <cleanup_stdio+0x30>
 80097a6:	4620      	mov	r0, r4
 80097a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ac:	f001 bede 	b.w	800b56c <_fflush_r>
 80097b0:	bd10      	pop	{r4, pc}
 80097b2:	bf00      	nop
 80097b4:	20000514 	.word	0x20000514
 80097b8:	2000057c 	.word	0x2000057c
 80097bc:	200005e4 	.word	0x200005e4

080097c0 <global_stdio_init.part.0>:
 80097c0:	b510      	push	{r4, lr}
 80097c2:	4b0b      	ldr	r3, [pc, #44]	@ (80097f0 <global_stdio_init.part.0+0x30>)
 80097c4:	2104      	movs	r1, #4
 80097c6:	4c0b      	ldr	r4, [pc, #44]	@ (80097f4 <global_stdio_init.part.0+0x34>)
 80097c8:	4a0b      	ldr	r2, [pc, #44]	@ (80097f8 <global_stdio_init.part.0+0x38>)
 80097ca:	4620      	mov	r0, r4
 80097cc:	601a      	str	r2, [r3, #0]
 80097ce:	2200      	movs	r2, #0
 80097d0:	f7ff ff94 	bl	80096fc <std>
 80097d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80097d8:	2201      	movs	r2, #1
 80097da:	2109      	movs	r1, #9
 80097dc:	f7ff ff8e 	bl	80096fc <std>
 80097e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80097e4:	2202      	movs	r2, #2
 80097e6:	2112      	movs	r1, #18
 80097e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ec:	f7ff bf86 	b.w	80096fc <std>
 80097f0:	2000064c 	.word	0x2000064c
 80097f4:	20000514 	.word	0x20000514
 80097f8:	08009769 	.word	0x08009769

080097fc <__sfp_lock_acquire>:
 80097fc:	4801      	ldr	r0, [pc, #4]	@ (8009804 <__sfp_lock_acquire+0x8>)
 80097fe:	f000 ba04 	b.w	8009c0a <__retarget_lock_acquire_recursive>
 8009802:	bf00      	nop
 8009804:	20000655 	.word	0x20000655

08009808 <__sfp_lock_release>:
 8009808:	4801      	ldr	r0, [pc, #4]	@ (8009810 <__sfp_lock_release+0x8>)
 800980a:	f000 b9ff 	b.w	8009c0c <__retarget_lock_release_recursive>
 800980e:	bf00      	nop
 8009810:	20000655 	.word	0x20000655

08009814 <__sinit>:
 8009814:	b510      	push	{r4, lr}
 8009816:	4604      	mov	r4, r0
 8009818:	f7ff fff0 	bl	80097fc <__sfp_lock_acquire>
 800981c:	6a23      	ldr	r3, [r4, #32]
 800981e:	b11b      	cbz	r3, 8009828 <__sinit+0x14>
 8009820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009824:	f7ff bff0 	b.w	8009808 <__sfp_lock_release>
 8009828:	4b04      	ldr	r3, [pc, #16]	@ (800983c <__sinit+0x28>)
 800982a:	6223      	str	r3, [r4, #32]
 800982c:	4b04      	ldr	r3, [pc, #16]	@ (8009840 <__sinit+0x2c>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d1f5      	bne.n	8009820 <__sinit+0xc>
 8009834:	f7ff ffc4 	bl	80097c0 <global_stdio_init.part.0>
 8009838:	e7f2      	b.n	8009820 <__sinit+0xc>
 800983a:	bf00      	nop
 800983c:	08009781 	.word	0x08009781
 8009840:	2000064c 	.word	0x2000064c

08009844 <_fwalk_sglue>:
 8009844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009848:	4607      	mov	r7, r0
 800984a:	4688      	mov	r8, r1
 800984c:	4614      	mov	r4, r2
 800984e:	2600      	movs	r6, #0
 8009850:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009854:	f1b9 0901 	subs.w	r9, r9, #1
 8009858:	d505      	bpl.n	8009866 <_fwalk_sglue+0x22>
 800985a:	6824      	ldr	r4, [r4, #0]
 800985c:	2c00      	cmp	r4, #0
 800985e:	d1f7      	bne.n	8009850 <_fwalk_sglue+0xc>
 8009860:	4630      	mov	r0, r6
 8009862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009866:	89ab      	ldrh	r3, [r5, #12]
 8009868:	2b01      	cmp	r3, #1
 800986a:	d907      	bls.n	800987c <_fwalk_sglue+0x38>
 800986c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009870:	3301      	adds	r3, #1
 8009872:	d003      	beq.n	800987c <_fwalk_sglue+0x38>
 8009874:	4629      	mov	r1, r5
 8009876:	4638      	mov	r0, r7
 8009878:	47c0      	blx	r8
 800987a:	4306      	orrs	r6, r0
 800987c:	3568      	adds	r5, #104	@ 0x68
 800987e:	e7e9      	b.n	8009854 <_fwalk_sglue+0x10>

08009880 <iprintf>:
 8009880:	b40f      	push	{r0, r1, r2, r3}
 8009882:	b507      	push	{r0, r1, r2, lr}
 8009884:	4906      	ldr	r1, [pc, #24]	@ (80098a0 <iprintf+0x20>)
 8009886:	ab04      	add	r3, sp, #16
 8009888:	6808      	ldr	r0, [r1, #0]
 800988a:	f853 2b04 	ldr.w	r2, [r3], #4
 800988e:	6881      	ldr	r1, [r0, #8]
 8009890:	9301      	str	r3, [sp, #4]
 8009892:	f001 fccf 	bl	800b234 <_vfiprintf_r>
 8009896:	b003      	add	sp, #12
 8009898:	f85d eb04 	ldr.w	lr, [sp], #4
 800989c:	b004      	add	sp, #16
 800989e:	4770      	bx	lr
 80098a0:	2000002c 	.word	0x2000002c

080098a4 <_puts_r>:
 80098a4:	6a03      	ldr	r3, [r0, #32]
 80098a6:	b570      	push	{r4, r5, r6, lr}
 80098a8:	4605      	mov	r5, r0
 80098aa:	460e      	mov	r6, r1
 80098ac:	6884      	ldr	r4, [r0, #8]
 80098ae:	b90b      	cbnz	r3, 80098b4 <_puts_r+0x10>
 80098b0:	f7ff ffb0 	bl	8009814 <__sinit>
 80098b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098b6:	07db      	lsls	r3, r3, #31
 80098b8:	d405      	bmi.n	80098c6 <_puts_r+0x22>
 80098ba:	89a3      	ldrh	r3, [r4, #12]
 80098bc:	0598      	lsls	r0, r3, #22
 80098be:	d402      	bmi.n	80098c6 <_puts_r+0x22>
 80098c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098c2:	f000 f9a2 	bl	8009c0a <__retarget_lock_acquire_recursive>
 80098c6:	89a3      	ldrh	r3, [r4, #12]
 80098c8:	0719      	lsls	r1, r3, #28
 80098ca:	d502      	bpl.n	80098d2 <_puts_r+0x2e>
 80098cc:	6923      	ldr	r3, [r4, #16]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d135      	bne.n	800993e <_puts_r+0x9a>
 80098d2:	4621      	mov	r1, r4
 80098d4:	4628      	mov	r0, r5
 80098d6:	f000 f8c5 	bl	8009a64 <__swsetup_r>
 80098da:	b380      	cbz	r0, 800993e <_puts_r+0x9a>
 80098dc:	f04f 35ff 	mov.w	r5, #4294967295
 80098e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098e2:	07da      	lsls	r2, r3, #31
 80098e4:	d405      	bmi.n	80098f2 <_puts_r+0x4e>
 80098e6:	89a3      	ldrh	r3, [r4, #12]
 80098e8:	059b      	lsls	r3, r3, #22
 80098ea:	d402      	bmi.n	80098f2 <_puts_r+0x4e>
 80098ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098ee:	f000 f98d 	bl	8009c0c <__retarget_lock_release_recursive>
 80098f2:	4628      	mov	r0, r5
 80098f4:	bd70      	pop	{r4, r5, r6, pc}
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	da04      	bge.n	8009904 <_puts_r+0x60>
 80098fa:	69a2      	ldr	r2, [r4, #24]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	dc17      	bgt.n	8009930 <_puts_r+0x8c>
 8009900:	290a      	cmp	r1, #10
 8009902:	d015      	beq.n	8009930 <_puts_r+0x8c>
 8009904:	6823      	ldr	r3, [r4, #0]
 8009906:	1c5a      	adds	r2, r3, #1
 8009908:	6022      	str	r2, [r4, #0]
 800990a:	7019      	strb	r1, [r3, #0]
 800990c:	68a3      	ldr	r3, [r4, #8]
 800990e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009912:	3b01      	subs	r3, #1
 8009914:	60a3      	str	r3, [r4, #8]
 8009916:	2900      	cmp	r1, #0
 8009918:	d1ed      	bne.n	80098f6 <_puts_r+0x52>
 800991a:	2b00      	cmp	r3, #0
 800991c:	da11      	bge.n	8009942 <_puts_r+0x9e>
 800991e:	4622      	mov	r2, r4
 8009920:	210a      	movs	r1, #10
 8009922:	4628      	mov	r0, r5
 8009924:	f000 f85f 	bl	80099e6 <__swbuf_r>
 8009928:	3001      	adds	r0, #1
 800992a:	d0d7      	beq.n	80098dc <_puts_r+0x38>
 800992c:	250a      	movs	r5, #10
 800992e:	e7d7      	b.n	80098e0 <_puts_r+0x3c>
 8009930:	4622      	mov	r2, r4
 8009932:	4628      	mov	r0, r5
 8009934:	f000 f857 	bl	80099e6 <__swbuf_r>
 8009938:	3001      	adds	r0, #1
 800993a:	d1e7      	bne.n	800990c <_puts_r+0x68>
 800993c:	e7ce      	b.n	80098dc <_puts_r+0x38>
 800993e:	3e01      	subs	r6, #1
 8009940:	e7e4      	b.n	800990c <_puts_r+0x68>
 8009942:	6823      	ldr	r3, [r4, #0]
 8009944:	1c5a      	adds	r2, r3, #1
 8009946:	6022      	str	r2, [r4, #0]
 8009948:	220a      	movs	r2, #10
 800994a:	701a      	strb	r2, [r3, #0]
 800994c:	e7ee      	b.n	800992c <_puts_r+0x88>
	...

08009950 <puts>:
 8009950:	4b02      	ldr	r3, [pc, #8]	@ (800995c <puts+0xc>)
 8009952:	4601      	mov	r1, r0
 8009954:	6818      	ldr	r0, [r3, #0]
 8009956:	f7ff bfa5 	b.w	80098a4 <_puts_r>
 800995a:	bf00      	nop
 800995c:	2000002c 	.word	0x2000002c

08009960 <__sread>:
 8009960:	b510      	push	{r4, lr}
 8009962:	460c      	mov	r4, r1
 8009964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009968:	f000 f900 	bl	8009b6c <_read_r>
 800996c:	2800      	cmp	r0, #0
 800996e:	bfab      	itete	ge
 8009970:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009972:	89a3      	ldrhlt	r3, [r4, #12]
 8009974:	181b      	addge	r3, r3, r0
 8009976:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800997a:	bfac      	ite	ge
 800997c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800997e:	81a3      	strhlt	r3, [r4, #12]
 8009980:	bd10      	pop	{r4, pc}

08009982 <__swrite>:
 8009982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009986:	461f      	mov	r7, r3
 8009988:	898b      	ldrh	r3, [r1, #12]
 800998a:	4605      	mov	r5, r0
 800998c:	460c      	mov	r4, r1
 800998e:	05db      	lsls	r3, r3, #23
 8009990:	4616      	mov	r6, r2
 8009992:	d505      	bpl.n	80099a0 <__swrite+0x1e>
 8009994:	2302      	movs	r3, #2
 8009996:	2200      	movs	r2, #0
 8009998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800999c:	f000 f8d4 	bl	8009b48 <_lseek_r>
 80099a0:	89a3      	ldrh	r3, [r4, #12]
 80099a2:	4632      	mov	r2, r6
 80099a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099a8:	4628      	mov	r0, r5
 80099aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80099ae:	81a3      	strh	r3, [r4, #12]
 80099b0:	463b      	mov	r3, r7
 80099b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099b6:	f000 b8eb 	b.w	8009b90 <_write_r>

080099ba <__sseek>:
 80099ba:	b510      	push	{r4, lr}
 80099bc:	460c      	mov	r4, r1
 80099be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c2:	f000 f8c1 	bl	8009b48 <_lseek_r>
 80099c6:	1c43      	adds	r3, r0, #1
 80099c8:	89a3      	ldrh	r3, [r4, #12]
 80099ca:	bf15      	itete	ne
 80099cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80099ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80099d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099d6:	81a3      	strheq	r3, [r4, #12]
 80099d8:	bf18      	it	ne
 80099da:	81a3      	strhne	r3, [r4, #12]
 80099dc:	bd10      	pop	{r4, pc}

080099de <__sclose>:
 80099de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e2:	f000 b8a1 	b.w	8009b28 <_close_r>

080099e6 <__swbuf_r>:
 80099e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099e8:	460e      	mov	r6, r1
 80099ea:	4614      	mov	r4, r2
 80099ec:	4605      	mov	r5, r0
 80099ee:	b118      	cbz	r0, 80099f8 <__swbuf_r+0x12>
 80099f0:	6a03      	ldr	r3, [r0, #32]
 80099f2:	b90b      	cbnz	r3, 80099f8 <__swbuf_r+0x12>
 80099f4:	f7ff ff0e 	bl	8009814 <__sinit>
 80099f8:	69a3      	ldr	r3, [r4, #24]
 80099fa:	60a3      	str	r3, [r4, #8]
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	071a      	lsls	r2, r3, #28
 8009a00:	d501      	bpl.n	8009a06 <__swbuf_r+0x20>
 8009a02:	6923      	ldr	r3, [r4, #16]
 8009a04:	b943      	cbnz	r3, 8009a18 <__swbuf_r+0x32>
 8009a06:	4621      	mov	r1, r4
 8009a08:	4628      	mov	r0, r5
 8009a0a:	f000 f82b 	bl	8009a64 <__swsetup_r>
 8009a0e:	b118      	cbz	r0, 8009a18 <__swbuf_r+0x32>
 8009a10:	f04f 37ff 	mov.w	r7, #4294967295
 8009a14:	4638      	mov	r0, r7
 8009a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a18:	6823      	ldr	r3, [r4, #0]
 8009a1a:	b2f6      	uxtb	r6, r6
 8009a1c:	6922      	ldr	r2, [r4, #16]
 8009a1e:	4637      	mov	r7, r6
 8009a20:	1a98      	subs	r0, r3, r2
 8009a22:	6963      	ldr	r3, [r4, #20]
 8009a24:	4283      	cmp	r3, r0
 8009a26:	dc05      	bgt.n	8009a34 <__swbuf_r+0x4e>
 8009a28:	4621      	mov	r1, r4
 8009a2a:	4628      	mov	r0, r5
 8009a2c:	f001 fd9e 	bl	800b56c <_fflush_r>
 8009a30:	2800      	cmp	r0, #0
 8009a32:	d1ed      	bne.n	8009a10 <__swbuf_r+0x2a>
 8009a34:	68a3      	ldr	r3, [r4, #8]
 8009a36:	3b01      	subs	r3, #1
 8009a38:	60a3      	str	r3, [r4, #8]
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	6022      	str	r2, [r4, #0]
 8009a40:	701e      	strb	r6, [r3, #0]
 8009a42:	1c43      	adds	r3, r0, #1
 8009a44:	6962      	ldr	r2, [r4, #20]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d004      	beq.n	8009a54 <__swbuf_r+0x6e>
 8009a4a:	89a3      	ldrh	r3, [r4, #12]
 8009a4c:	07db      	lsls	r3, r3, #31
 8009a4e:	d5e1      	bpl.n	8009a14 <__swbuf_r+0x2e>
 8009a50:	2e0a      	cmp	r6, #10
 8009a52:	d1df      	bne.n	8009a14 <__swbuf_r+0x2e>
 8009a54:	4621      	mov	r1, r4
 8009a56:	4628      	mov	r0, r5
 8009a58:	f001 fd88 	bl	800b56c <_fflush_r>
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	d0d9      	beq.n	8009a14 <__swbuf_r+0x2e>
 8009a60:	e7d6      	b.n	8009a10 <__swbuf_r+0x2a>
	...

08009a64 <__swsetup_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4b29      	ldr	r3, [pc, #164]	@ (8009b0c <__swsetup_r+0xa8>)
 8009a68:	4605      	mov	r5, r0
 8009a6a:	460c      	mov	r4, r1
 8009a6c:	6818      	ldr	r0, [r3, #0]
 8009a6e:	b118      	cbz	r0, 8009a78 <__swsetup_r+0x14>
 8009a70:	6a03      	ldr	r3, [r0, #32]
 8009a72:	b90b      	cbnz	r3, 8009a78 <__swsetup_r+0x14>
 8009a74:	f7ff fece 	bl	8009814 <__sinit>
 8009a78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a7c:	0719      	lsls	r1, r3, #28
 8009a7e:	d422      	bmi.n	8009ac6 <__swsetup_r+0x62>
 8009a80:	06da      	lsls	r2, r3, #27
 8009a82:	d407      	bmi.n	8009a94 <__swsetup_r+0x30>
 8009a84:	2209      	movs	r2, #9
 8009a86:	602a      	str	r2, [r5, #0]
 8009a88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a90:	81a3      	strh	r3, [r4, #12]
 8009a92:	e033      	b.n	8009afc <__swsetup_r+0x98>
 8009a94:	0758      	lsls	r0, r3, #29
 8009a96:	d512      	bpl.n	8009abe <__swsetup_r+0x5a>
 8009a98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a9a:	b141      	cbz	r1, 8009aae <__swsetup_r+0x4a>
 8009a9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009aa0:	4299      	cmp	r1, r3
 8009aa2:	d002      	beq.n	8009aaa <__swsetup_r+0x46>
 8009aa4:	4628      	mov	r0, r5
 8009aa6:	f000 ff13 	bl	800a8d0 <_free_r>
 8009aaa:	2300      	movs	r3, #0
 8009aac:	6363      	str	r3, [r4, #52]	@ 0x34
 8009aae:	89a3      	ldrh	r3, [r4, #12]
 8009ab0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ab4:	81a3      	strh	r3, [r4, #12]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	6063      	str	r3, [r4, #4]
 8009aba:	6923      	ldr	r3, [r4, #16]
 8009abc:	6023      	str	r3, [r4, #0]
 8009abe:	89a3      	ldrh	r3, [r4, #12]
 8009ac0:	f043 0308 	orr.w	r3, r3, #8
 8009ac4:	81a3      	strh	r3, [r4, #12]
 8009ac6:	6923      	ldr	r3, [r4, #16]
 8009ac8:	b94b      	cbnz	r3, 8009ade <__swsetup_r+0x7a>
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ad0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ad4:	d003      	beq.n	8009ade <__swsetup_r+0x7a>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4628      	mov	r0, r5
 8009ada:	f001 fd94 	bl	800b606 <__smakebuf_r>
 8009ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ae2:	f013 0201 	ands.w	r2, r3, #1
 8009ae6:	d00a      	beq.n	8009afe <__swsetup_r+0x9a>
 8009ae8:	2200      	movs	r2, #0
 8009aea:	60a2      	str	r2, [r4, #8]
 8009aec:	6962      	ldr	r2, [r4, #20]
 8009aee:	4252      	negs	r2, r2
 8009af0:	61a2      	str	r2, [r4, #24]
 8009af2:	6922      	ldr	r2, [r4, #16]
 8009af4:	b942      	cbnz	r2, 8009b08 <__swsetup_r+0xa4>
 8009af6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009afa:	d1c5      	bne.n	8009a88 <__swsetup_r+0x24>
 8009afc:	bd38      	pop	{r3, r4, r5, pc}
 8009afe:	0799      	lsls	r1, r3, #30
 8009b00:	bf58      	it	pl
 8009b02:	6962      	ldrpl	r2, [r4, #20]
 8009b04:	60a2      	str	r2, [r4, #8]
 8009b06:	e7f4      	b.n	8009af2 <__swsetup_r+0x8e>
 8009b08:	2000      	movs	r0, #0
 8009b0a:	e7f7      	b.n	8009afc <__swsetup_r+0x98>
 8009b0c:	2000002c 	.word	0x2000002c

08009b10 <memset>:
 8009b10:	4402      	add	r2, r0
 8009b12:	4603      	mov	r3, r0
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d100      	bne.n	8009b1a <memset+0xa>
 8009b18:	4770      	bx	lr
 8009b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8009b1e:	e7f9      	b.n	8009b14 <memset+0x4>

08009b20 <_localeconv_r>:
 8009b20:	4800      	ldr	r0, [pc, #0]	@ (8009b24 <_localeconv_r+0x4>)
 8009b22:	4770      	bx	lr
 8009b24:	2000016c 	.word	0x2000016c

08009b28 <_close_r>:
 8009b28:	b538      	push	{r3, r4, r5, lr}
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	4d05      	ldr	r5, [pc, #20]	@ (8009b44 <_close_r+0x1c>)
 8009b2e:	4604      	mov	r4, r0
 8009b30:	4608      	mov	r0, r1
 8009b32:	602b      	str	r3, [r5, #0]
 8009b34:	f7f8 f950 	bl	8001dd8 <_close>
 8009b38:	1c43      	adds	r3, r0, #1
 8009b3a:	d102      	bne.n	8009b42 <_close_r+0x1a>
 8009b3c:	682b      	ldr	r3, [r5, #0]
 8009b3e:	b103      	cbz	r3, 8009b42 <_close_r+0x1a>
 8009b40:	6023      	str	r3, [r4, #0]
 8009b42:	bd38      	pop	{r3, r4, r5, pc}
 8009b44:	20000650 	.word	0x20000650

08009b48 <_lseek_r>:
 8009b48:	b538      	push	{r3, r4, r5, lr}
 8009b4a:	4604      	mov	r4, r0
 8009b4c:	4d06      	ldr	r5, [pc, #24]	@ (8009b68 <_lseek_r+0x20>)
 8009b4e:	4608      	mov	r0, r1
 8009b50:	4611      	mov	r1, r2
 8009b52:	2200      	movs	r2, #0
 8009b54:	602a      	str	r2, [r5, #0]
 8009b56:	461a      	mov	r2, r3
 8009b58:	f7f8 f965 	bl	8001e26 <_lseek>
 8009b5c:	1c43      	adds	r3, r0, #1
 8009b5e:	d102      	bne.n	8009b66 <_lseek_r+0x1e>
 8009b60:	682b      	ldr	r3, [r5, #0]
 8009b62:	b103      	cbz	r3, 8009b66 <_lseek_r+0x1e>
 8009b64:	6023      	str	r3, [r4, #0]
 8009b66:	bd38      	pop	{r3, r4, r5, pc}
 8009b68:	20000650 	.word	0x20000650

08009b6c <_read_r>:
 8009b6c:	b538      	push	{r3, r4, r5, lr}
 8009b6e:	4604      	mov	r4, r0
 8009b70:	4d06      	ldr	r5, [pc, #24]	@ (8009b8c <_read_r+0x20>)
 8009b72:	4608      	mov	r0, r1
 8009b74:	4611      	mov	r1, r2
 8009b76:	2200      	movs	r2, #0
 8009b78:	602a      	str	r2, [r5, #0]
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	f7f8 f8f3 	bl	8001d66 <_read>
 8009b80:	1c43      	adds	r3, r0, #1
 8009b82:	d102      	bne.n	8009b8a <_read_r+0x1e>
 8009b84:	682b      	ldr	r3, [r5, #0]
 8009b86:	b103      	cbz	r3, 8009b8a <_read_r+0x1e>
 8009b88:	6023      	str	r3, [r4, #0]
 8009b8a:	bd38      	pop	{r3, r4, r5, pc}
 8009b8c:	20000650 	.word	0x20000650

08009b90 <_write_r>:
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	4604      	mov	r4, r0
 8009b94:	4d06      	ldr	r5, [pc, #24]	@ (8009bb0 <_write_r+0x20>)
 8009b96:	4608      	mov	r0, r1
 8009b98:	4611      	mov	r1, r2
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	602a      	str	r2, [r5, #0]
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f7f8 f8fe 	bl	8001da0 <_write>
 8009ba4:	1c43      	adds	r3, r0, #1
 8009ba6:	d102      	bne.n	8009bae <_write_r+0x1e>
 8009ba8:	682b      	ldr	r3, [r5, #0]
 8009baa:	b103      	cbz	r3, 8009bae <_write_r+0x1e>
 8009bac:	6023      	str	r3, [r4, #0]
 8009bae:	bd38      	pop	{r3, r4, r5, pc}
 8009bb0:	20000650 	.word	0x20000650

08009bb4 <__errno>:
 8009bb4:	4b01      	ldr	r3, [pc, #4]	@ (8009bbc <__errno+0x8>)
 8009bb6:	6818      	ldr	r0, [r3, #0]
 8009bb8:	4770      	bx	lr
 8009bba:	bf00      	nop
 8009bbc:	2000002c 	.word	0x2000002c

08009bc0 <__libc_init_array>:
 8009bc0:	b570      	push	{r4, r5, r6, lr}
 8009bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8009bf8 <__libc_init_array+0x38>)
 8009bc4:	2600      	movs	r6, #0
 8009bc6:	4c0d      	ldr	r4, [pc, #52]	@ (8009bfc <__libc_init_array+0x3c>)
 8009bc8:	1b64      	subs	r4, r4, r5
 8009bca:	10a4      	asrs	r4, r4, #2
 8009bcc:	42a6      	cmp	r6, r4
 8009bce:	d109      	bne.n	8009be4 <__libc_init_array+0x24>
 8009bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8009c00 <__libc_init_array+0x40>)
 8009bd2:	2600      	movs	r6, #0
 8009bd4:	4c0b      	ldr	r4, [pc, #44]	@ (8009c04 <__libc_init_array+0x44>)
 8009bd6:	f001 fe43 	bl	800b860 <_init>
 8009bda:	1b64      	subs	r4, r4, r5
 8009bdc:	10a4      	asrs	r4, r4, #2
 8009bde:	42a6      	cmp	r6, r4
 8009be0:	d105      	bne.n	8009bee <__libc_init_array+0x2e>
 8009be2:	bd70      	pop	{r4, r5, r6, pc}
 8009be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009be8:	3601      	adds	r6, #1
 8009bea:	4798      	blx	r3
 8009bec:	e7ee      	b.n	8009bcc <__libc_init_array+0xc>
 8009bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bf2:	3601      	adds	r6, #1
 8009bf4:	4798      	blx	r3
 8009bf6:	e7f2      	b.n	8009bde <__libc_init_array+0x1e>
 8009bf8:	0800bda0 	.word	0x0800bda0
 8009bfc:	0800bda0 	.word	0x0800bda0
 8009c00:	0800bda0 	.word	0x0800bda0
 8009c04:	0800bda4 	.word	0x0800bda4

08009c08 <__retarget_lock_init_recursive>:
 8009c08:	4770      	bx	lr

08009c0a <__retarget_lock_acquire_recursive>:
 8009c0a:	4770      	bx	lr

08009c0c <__retarget_lock_release_recursive>:
 8009c0c:	4770      	bx	lr

08009c0e <memchr>:
 8009c0e:	b2c9      	uxtb	r1, r1
 8009c10:	4603      	mov	r3, r0
 8009c12:	4402      	add	r2, r0
 8009c14:	b510      	push	{r4, lr}
 8009c16:	4293      	cmp	r3, r2
 8009c18:	4618      	mov	r0, r3
 8009c1a:	d101      	bne.n	8009c20 <memchr+0x12>
 8009c1c:	2000      	movs	r0, #0
 8009c1e:	e003      	b.n	8009c28 <memchr+0x1a>
 8009c20:	7804      	ldrb	r4, [r0, #0]
 8009c22:	3301      	adds	r3, #1
 8009c24:	428c      	cmp	r4, r1
 8009c26:	d1f6      	bne.n	8009c16 <memchr+0x8>
 8009c28:	bd10      	pop	{r4, pc}

08009c2a <quorem>:
 8009c2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c2e:	6903      	ldr	r3, [r0, #16]
 8009c30:	4607      	mov	r7, r0
 8009c32:	690c      	ldr	r4, [r1, #16]
 8009c34:	42a3      	cmp	r3, r4
 8009c36:	f2c0 8083 	blt.w	8009d40 <quorem+0x116>
 8009c3a:	3c01      	subs	r4, #1
 8009c3c:	f100 0514 	add.w	r5, r0, #20
 8009c40:	f101 0814 	add.w	r8, r1, #20
 8009c44:	00a3      	lsls	r3, r4, #2
 8009c46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c54:	9301      	str	r3, [sp, #4]
 8009c56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009c62:	d331      	bcc.n	8009cc8 <quorem+0x9e>
 8009c64:	f04f 0a00 	mov.w	sl, #0
 8009c68:	46c4      	mov	ip, r8
 8009c6a:	46ae      	mov	lr, r5
 8009c6c:	46d3      	mov	fp, sl
 8009c6e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c72:	b298      	uxth	r0, r3
 8009c74:	45e1      	cmp	r9, ip
 8009c76:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009c7a:	fb06 a000 	mla	r0, r6, r0, sl
 8009c7e:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8009c82:	b280      	uxth	r0, r0
 8009c84:	fb06 2303 	mla	r3, r6, r3, r2
 8009c88:	f8de 2000 	ldr.w	r2, [lr]
 8009c8c:	b292      	uxth	r2, r2
 8009c8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c92:	eba2 0200 	sub.w	r2, r2, r0
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	f8de 0000 	ldr.w	r0, [lr]
 8009c9c:	445a      	add	r2, fp
 8009c9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009ca2:	b292      	uxth	r2, r2
 8009ca4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009ca8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009cac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009cb0:	f84e 2b04 	str.w	r2, [lr], #4
 8009cb4:	d2db      	bcs.n	8009c6e <quorem+0x44>
 8009cb6:	9b00      	ldr	r3, [sp, #0]
 8009cb8:	58eb      	ldr	r3, [r5, r3]
 8009cba:	b92b      	cbnz	r3, 8009cc8 <quorem+0x9e>
 8009cbc:	9b01      	ldr	r3, [sp, #4]
 8009cbe:	3b04      	subs	r3, #4
 8009cc0:	429d      	cmp	r5, r3
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	d330      	bcc.n	8009d28 <quorem+0xfe>
 8009cc6:	613c      	str	r4, [r7, #16]
 8009cc8:	4638      	mov	r0, r7
 8009cca:	f001 f97d 	bl	800afc8 <__mcmp>
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	db26      	blt.n	8009d20 <quorem+0xf6>
 8009cd2:	4629      	mov	r1, r5
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	f858 2b04 	ldr.w	r2, [r8], #4
 8009cda:	f8d1 c000 	ldr.w	ip, [r1]
 8009cde:	fa1f fe82 	uxth.w	lr, r2
 8009ce2:	45c1      	cmp	r9, r8
 8009ce4:	fa1f f38c 	uxth.w	r3, ip
 8009ce8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8009cec:	eba3 030e 	sub.w	r3, r3, lr
 8009cf0:	4403      	add	r3, r0
 8009cf2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009cfc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d00:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009d04:	f841 3b04 	str.w	r3, [r1], #4
 8009d08:	d2e5      	bcs.n	8009cd6 <quorem+0xac>
 8009d0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d12:	b922      	cbnz	r2, 8009d1e <quorem+0xf4>
 8009d14:	3b04      	subs	r3, #4
 8009d16:	429d      	cmp	r5, r3
 8009d18:	461a      	mov	r2, r3
 8009d1a:	d30b      	bcc.n	8009d34 <quorem+0x10a>
 8009d1c:	613c      	str	r4, [r7, #16]
 8009d1e:	3601      	adds	r6, #1
 8009d20:	4630      	mov	r0, r6
 8009d22:	b003      	add	sp, #12
 8009d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d28:	6812      	ldr	r2, [r2, #0]
 8009d2a:	3b04      	subs	r3, #4
 8009d2c:	2a00      	cmp	r2, #0
 8009d2e:	d1ca      	bne.n	8009cc6 <quorem+0x9c>
 8009d30:	3c01      	subs	r4, #1
 8009d32:	e7c5      	b.n	8009cc0 <quorem+0x96>
 8009d34:	6812      	ldr	r2, [r2, #0]
 8009d36:	3b04      	subs	r3, #4
 8009d38:	2a00      	cmp	r2, #0
 8009d3a:	d1ef      	bne.n	8009d1c <quorem+0xf2>
 8009d3c:	3c01      	subs	r4, #1
 8009d3e:	e7ea      	b.n	8009d16 <quorem+0xec>
 8009d40:	2000      	movs	r0, #0
 8009d42:	e7ee      	b.n	8009d22 <quorem+0xf8>
 8009d44:	0000      	movs	r0, r0
	...

08009d48 <_dtoa_r>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	69c7      	ldr	r7, [r0, #28]
 8009d4e:	b099      	sub	sp, #100	@ 0x64
 8009d50:	4683      	mov	fp, r0
 8009d52:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009d54:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d56:	920e      	str	r2, [sp, #56]	@ 0x38
 8009d58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009d5a:	ec55 4b10 	vmov	r4, r5, d0
 8009d5e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009d62:	b97f      	cbnz	r7, 8009d84 <_dtoa_r+0x3c>
 8009d64:	2010      	movs	r0, #16
 8009d66:	f000 fdfd 	bl	800a964 <malloc>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009d70:	b920      	cbnz	r0, 8009d7c <_dtoa_r+0x34>
 8009d72:	4ba7      	ldr	r3, [pc, #668]	@ (800a010 <_dtoa_r+0x2c8>)
 8009d74:	21ef      	movs	r1, #239	@ 0xef
 8009d76:	48a7      	ldr	r0, [pc, #668]	@ (800a014 <_dtoa_r+0x2cc>)
 8009d78:	f001 fcc2 	bl	800b700 <__assert_func>
 8009d7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009d80:	6007      	str	r7, [r0, #0]
 8009d82:	60c7      	str	r7, [r0, #12]
 8009d84:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d88:	6819      	ldr	r1, [r3, #0]
 8009d8a:	b159      	cbz	r1, 8009da4 <_dtoa_r+0x5c>
 8009d8c:	685a      	ldr	r2, [r3, #4]
 8009d8e:	2301      	movs	r3, #1
 8009d90:	4658      	mov	r0, fp
 8009d92:	4093      	lsls	r3, r2
 8009d94:	604a      	str	r2, [r1, #4]
 8009d96:	608b      	str	r3, [r1, #8]
 8009d98:	f000 feda 	bl	800ab50 <_Bfree>
 8009d9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009da0:	2200      	movs	r2, #0
 8009da2:	601a      	str	r2, [r3, #0]
 8009da4:	1e2b      	subs	r3, r5, #0
 8009da6:	bfb7      	itett	lt
 8009da8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009dac:	2300      	movge	r3, #0
 8009dae:	2201      	movlt	r2, #1
 8009db0:	9303      	strlt	r3, [sp, #12]
 8009db2:	bfa8      	it	ge
 8009db4:	6033      	strge	r3, [r6, #0]
 8009db6:	9f03      	ldr	r7, [sp, #12]
 8009db8:	4b97      	ldr	r3, [pc, #604]	@ (800a018 <_dtoa_r+0x2d0>)
 8009dba:	bfb8      	it	lt
 8009dbc:	6032      	strlt	r2, [r6, #0]
 8009dbe:	43bb      	bics	r3, r7
 8009dc0:	d112      	bne.n	8009de8 <_dtoa_r+0xa0>
 8009dc2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009dc6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009dc8:	6013      	str	r3, [r2, #0]
 8009dca:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009dce:	4323      	orrs	r3, r4
 8009dd0:	f000 854c 	beq.w	800a86c <_dtoa_r+0xb24>
 8009dd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009dd6:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a02c <_dtoa_r+0x2e4>
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f000 854e 	beq.w	800a87c <_dtoa_r+0xb34>
 8009de0:	f10a 0303 	add.w	r3, sl, #3
 8009de4:	f000 bd48 	b.w	800a878 <_dtoa_r+0xb30>
 8009de8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009dec:	2200      	movs	r2, #0
 8009dee:	2300      	movs	r3, #0
 8009df0:	ec51 0b17 	vmov	r0, r1, d7
 8009df4:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009df8:	f7f6 fe6a 	bl	8000ad0 <__aeabi_dcmpeq>
 8009dfc:	4680      	mov	r8, r0
 8009dfe:	b158      	cbz	r0, 8009e18 <_dtoa_r+0xd0>
 8009e00:	2301      	movs	r3, #1
 8009e02:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009e04:	6013      	str	r3, [r2, #0]
 8009e06:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009e08:	b113      	cbz	r3, 8009e10 <_dtoa_r+0xc8>
 8009e0a:	4b84      	ldr	r3, [pc, #528]	@ (800a01c <_dtoa_r+0x2d4>)
 8009e0c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009e0e:	6013      	str	r3, [r2, #0]
 8009e10:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800a030 <_dtoa_r+0x2e8>
 8009e14:	f000 bd32 	b.w	800a87c <_dtoa_r+0xb34>
 8009e18:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009e1c:	aa16      	add	r2, sp, #88	@ 0x58
 8009e1e:	a917      	add	r1, sp, #92	@ 0x5c
 8009e20:	4658      	mov	r0, fp
 8009e22:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009e26:	f001 f983 	bl	800b130 <__d2b>
 8009e2a:	4681      	mov	r9, r0
 8009e2c:	2e00      	cmp	r6, #0
 8009e2e:	d075      	beq.n	8009f1c <_dtoa_r+0x1d4>
 8009e30:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e32:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009e36:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009e3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e3e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009e42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e46:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	4b74      	ldr	r3, [pc, #464]	@ (800a020 <_dtoa_r+0x2d8>)
 8009e50:	f7f6 fa1e 	bl	8000290 <__aeabi_dsub>
 8009e54:	a368      	add	r3, pc, #416	@ (adr r3, 8009ff8 <_dtoa_r+0x2b0>)
 8009e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5a:	f7f6 fbd1 	bl	8000600 <__aeabi_dmul>
 8009e5e:	a368      	add	r3, pc, #416	@ (adr r3, 800a000 <_dtoa_r+0x2b8>)
 8009e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e64:	f7f6 fa16 	bl	8000294 <__adddf3>
 8009e68:	4604      	mov	r4, r0
 8009e6a:	460d      	mov	r5, r1
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	f7f6 fb5d 	bl	800052c <__aeabi_i2d>
 8009e72:	a365      	add	r3, pc, #404	@ (adr r3, 800a008 <_dtoa_r+0x2c0>)
 8009e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e78:	f7f6 fbc2 	bl	8000600 <__aeabi_dmul>
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	460b      	mov	r3, r1
 8009e80:	4620      	mov	r0, r4
 8009e82:	4629      	mov	r1, r5
 8009e84:	f7f6 fa06 	bl	8000294 <__adddf3>
 8009e88:	4604      	mov	r4, r0
 8009e8a:	460d      	mov	r5, r1
 8009e8c:	f7f6 fe68 	bl	8000b60 <__aeabi_d2iz>
 8009e90:	2200      	movs	r2, #0
 8009e92:	4607      	mov	r7, r0
 8009e94:	2300      	movs	r3, #0
 8009e96:	4620      	mov	r0, r4
 8009e98:	4629      	mov	r1, r5
 8009e9a:	f7f6 fe23 	bl	8000ae4 <__aeabi_dcmplt>
 8009e9e:	b140      	cbz	r0, 8009eb2 <_dtoa_r+0x16a>
 8009ea0:	4638      	mov	r0, r7
 8009ea2:	f7f6 fb43 	bl	800052c <__aeabi_i2d>
 8009ea6:	4622      	mov	r2, r4
 8009ea8:	462b      	mov	r3, r5
 8009eaa:	f7f6 fe11 	bl	8000ad0 <__aeabi_dcmpeq>
 8009eae:	b900      	cbnz	r0, 8009eb2 <_dtoa_r+0x16a>
 8009eb0:	3f01      	subs	r7, #1
 8009eb2:	2f16      	cmp	r7, #22
 8009eb4:	d851      	bhi.n	8009f5a <_dtoa_r+0x212>
 8009eb6:	4b5b      	ldr	r3, [pc, #364]	@ (800a024 <_dtoa_r+0x2dc>)
 8009eb8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009ebc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec4:	f7f6 fe0e 	bl	8000ae4 <__aeabi_dcmplt>
 8009ec8:	2800      	cmp	r0, #0
 8009eca:	d048      	beq.n	8009f5e <_dtoa_r+0x216>
 8009ecc:	3f01      	subs	r7, #1
 8009ece:	2300      	movs	r3, #0
 8009ed0:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ed2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009ed4:	1b9b      	subs	r3, r3, r6
 8009ed6:	1e5a      	subs	r2, r3, #1
 8009ed8:	bf46      	itte	mi
 8009eda:	f1c3 0801 	rsbmi	r8, r3, #1
 8009ede:	2300      	movmi	r3, #0
 8009ee0:	f04f 0800 	movpl.w	r8, #0
 8009ee4:	9208      	str	r2, [sp, #32]
 8009ee6:	bf48      	it	mi
 8009ee8:	9308      	strmi	r3, [sp, #32]
 8009eea:	2f00      	cmp	r7, #0
 8009eec:	db39      	blt.n	8009f62 <_dtoa_r+0x21a>
 8009eee:	9b08      	ldr	r3, [sp, #32]
 8009ef0:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009ef2:	443b      	add	r3, r7
 8009ef4:	9308      	str	r3, [sp, #32]
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	930a      	str	r3, [sp, #40]	@ 0x28
 8009efa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009efc:	2b09      	cmp	r3, #9
 8009efe:	d864      	bhi.n	8009fca <_dtoa_r+0x282>
 8009f00:	2b05      	cmp	r3, #5
 8009f02:	bfc5      	ittet	gt
 8009f04:	3b04      	subgt	r3, #4
 8009f06:	2400      	movgt	r4, #0
 8009f08:	2401      	movle	r4, #1
 8009f0a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f0e:	3b02      	subs	r3, #2
 8009f10:	2b03      	cmp	r3, #3
 8009f12:	d865      	bhi.n	8009fe0 <_dtoa_r+0x298>
 8009f14:	e8df f003 	tbb	[pc, r3]
 8009f18:	5737392c 	.word	0x5737392c
 8009f1c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009f20:	441e      	add	r6, r3
 8009f22:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009f26:	2b20      	cmp	r3, #32
 8009f28:	bfc9      	itett	gt
 8009f2a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009f2e:	f1c3 0320 	rsble	r3, r3, #32
 8009f32:	409f      	lslgt	r7, r3
 8009f34:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009f38:	bfd8      	it	le
 8009f3a:	fa04 f003 	lslle.w	r0, r4, r3
 8009f3e:	f106 36ff 	add.w	r6, r6, #4294967295
 8009f42:	bfc4      	itt	gt
 8009f44:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009f48:	ea47 0003 	orrgt.w	r0, r7, r3
 8009f4c:	f7f6 fade 	bl	800050c <__aeabi_ui2d>
 8009f50:	2201      	movs	r2, #1
 8009f52:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009f56:	9214      	str	r2, [sp, #80]	@ 0x50
 8009f58:	e777      	b.n	8009e4a <_dtoa_r+0x102>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e7b8      	b.n	8009ed0 <_dtoa_r+0x188>
 8009f5e:	9012      	str	r0, [sp, #72]	@ 0x48
 8009f60:	e7b7      	b.n	8009ed2 <_dtoa_r+0x18a>
 8009f62:	427b      	negs	r3, r7
 8009f64:	eba8 0807 	sub.w	r8, r8, r7
 8009f68:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f6e:	e7c4      	b.n	8009efa <_dtoa_r+0x1b2>
 8009f70:	2300      	movs	r3, #0
 8009f72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	dc35      	bgt.n	8009fe6 <_dtoa_r+0x29e>
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	9300      	str	r3, [sp, #0]
 8009f80:	9307      	str	r3, [sp, #28]
 8009f82:	920e      	str	r2, [sp, #56]	@ 0x38
 8009f84:	e00b      	b.n	8009f9e <_dtoa_r+0x256>
 8009f86:	2301      	movs	r3, #1
 8009f88:	e7f3      	b.n	8009f72 <_dtoa_r+0x22a>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f90:	18fb      	adds	r3, r7, r3
 8009f92:	9300      	str	r3, [sp, #0]
 8009f94:	3301      	adds	r3, #1
 8009f96:	2b01      	cmp	r3, #1
 8009f98:	9307      	str	r3, [sp, #28]
 8009f9a:	bfb8      	it	lt
 8009f9c:	2301      	movlt	r3, #1
 8009f9e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009fa2:	2100      	movs	r1, #0
 8009fa4:	2204      	movs	r2, #4
 8009fa6:	f102 0514 	add.w	r5, r2, #20
 8009faa:	429d      	cmp	r5, r3
 8009fac:	d91f      	bls.n	8009fee <_dtoa_r+0x2a6>
 8009fae:	6041      	str	r1, [r0, #4]
 8009fb0:	4658      	mov	r0, fp
 8009fb2:	f000 fd8d 	bl	800aad0 <_Balloc>
 8009fb6:	4682      	mov	sl, r0
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	d13b      	bne.n	800a034 <_dtoa_r+0x2ec>
 8009fbc:	4b1a      	ldr	r3, [pc, #104]	@ (800a028 <_dtoa_r+0x2e0>)
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	f240 11af 	movw	r1, #431	@ 0x1af
 8009fc4:	e6d7      	b.n	8009d76 <_dtoa_r+0x2e>
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e7e0      	b.n	8009f8c <_dtoa_r+0x244>
 8009fca:	2401      	movs	r4, #1
 8009fcc:	2300      	movs	r3, #0
 8009fce:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009fd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	9300      	str	r3, [sp, #0]
 8009fda:	9307      	str	r3, [sp, #28]
 8009fdc:	2312      	movs	r3, #18
 8009fde:	e7d0      	b.n	8009f82 <_dtoa_r+0x23a>
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009fe4:	e7f5      	b.n	8009fd2 <_dtoa_r+0x28a>
 8009fe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	9307      	str	r3, [sp, #28]
 8009fec:	e7d7      	b.n	8009f9e <_dtoa_r+0x256>
 8009fee:	3101      	adds	r1, #1
 8009ff0:	0052      	lsls	r2, r2, #1
 8009ff2:	e7d8      	b.n	8009fa6 <_dtoa_r+0x25e>
 8009ff4:	f3af 8000 	nop.w
 8009ff8:	636f4361 	.word	0x636f4361
 8009ffc:	3fd287a7 	.word	0x3fd287a7
 800a000:	8b60c8b3 	.word	0x8b60c8b3
 800a004:	3fc68a28 	.word	0x3fc68a28
 800a008:	509f79fb 	.word	0x509f79fb
 800a00c:	3fd34413 	.word	0x3fd34413
 800a010:	0800ba65 	.word	0x0800ba65
 800a014:	0800ba7c 	.word	0x0800ba7c
 800a018:	7ff00000 	.word	0x7ff00000
 800a01c:	0800ba35 	.word	0x0800ba35
 800a020:	3ff80000 	.word	0x3ff80000
 800a024:	0800bb78 	.word	0x0800bb78
 800a028:	0800bad4 	.word	0x0800bad4
 800a02c:	0800ba61 	.word	0x0800ba61
 800a030:	0800ba34 	.word	0x0800ba34
 800a034:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a038:	6018      	str	r0, [r3, #0]
 800a03a:	9b07      	ldr	r3, [sp, #28]
 800a03c:	2b0e      	cmp	r3, #14
 800a03e:	f200 80a4 	bhi.w	800a18a <_dtoa_r+0x442>
 800a042:	2c00      	cmp	r4, #0
 800a044:	f000 80a1 	beq.w	800a18a <_dtoa_r+0x442>
 800a048:	2f00      	cmp	r7, #0
 800a04a:	dd33      	ble.n	800a0b4 <_dtoa_r+0x36c>
 800a04c:	f007 020f 	and.w	r2, r7, #15
 800a050:	4bac      	ldr	r3, [pc, #688]	@ (800a304 <_dtoa_r+0x5bc>)
 800a052:	05f8      	lsls	r0, r7, #23
 800a054:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a058:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a05c:	ed93 7b00 	vldr	d7, [r3]
 800a060:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a064:	d516      	bpl.n	800a094 <_dtoa_r+0x34c>
 800a066:	4ba8      	ldr	r3, [pc, #672]	@ (800a308 <_dtoa_r+0x5c0>)
 800a068:	f004 040f 	and.w	r4, r4, #15
 800a06c:	2603      	movs	r6, #3
 800a06e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a072:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a076:	f7f6 fbed 	bl	8000854 <__aeabi_ddiv>
 800a07a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a07e:	4da2      	ldr	r5, [pc, #648]	@ (800a308 <_dtoa_r+0x5c0>)
 800a080:	b954      	cbnz	r4, 800a098 <_dtoa_r+0x350>
 800a082:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a08a:	f7f6 fbe3 	bl	8000854 <__aeabi_ddiv>
 800a08e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a092:	e028      	b.n	800a0e6 <_dtoa_r+0x39e>
 800a094:	2602      	movs	r6, #2
 800a096:	e7f2      	b.n	800a07e <_dtoa_r+0x336>
 800a098:	07e1      	lsls	r1, r4, #31
 800a09a:	d508      	bpl.n	800a0ae <_dtoa_r+0x366>
 800a09c:	3601      	adds	r6, #1
 800a09e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a0a6:	f7f6 faab 	bl	8000600 <__aeabi_dmul>
 800a0aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0ae:	1064      	asrs	r4, r4, #1
 800a0b0:	3508      	adds	r5, #8
 800a0b2:	e7e5      	b.n	800a080 <_dtoa_r+0x338>
 800a0b4:	f000 80d2 	beq.w	800a25c <_dtoa_r+0x514>
 800a0b8:	427c      	negs	r4, r7
 800a0ba:	4b92      	ldr	r3, [pc, #584]	@ (800a304 <_dtoa_r+0x5bc>)
 800a0bc:	4d92      	ldr	r5, [pc, #584]	@ (800a308 <_dtoa_r+0x5c0>)
 800a0be:	2602      	movs	r6, #2
 800a0c0:	f004 020f 	and.w	r2, r4, #15
 800a0c4:	1124      	asrs	r4, r4, #4
 800a0c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d2:	f7f6 fa95 	bl	8000600 <__aeabi_dmul>
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0dc:	2c00      	cmp	r4, #0
 800a0de:	f040 80b2 	bne.w	800a246 <_dtoa_r+0x4fe>
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d1d3      	bne.n	800a08e <_dtoa_r+0x346>
 800a0e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a0e8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	f000 80b7 	beq.w	800a260 <_dtoa_r+0x518>
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	4b85      	ldr	r3, [pc, #532]	@ (800a30c <_dtoa_r+0x5c4>)
 800a0f6:	4620      	mov	r0, r4
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	f7f6 fcf3 	bl	8000ae4 <__aeabi_dcmplt>
 800a0fe:	2800      	cmp	r0, #0
 800a100:	f000 80ae 	beq.w	800a260 <_dtoa_r+0x518>
 800a104:	9b07      	ldr	r3, [sp, #28]
 800a106:	2b00      	cmp	r3, #0
 800a108:	f000 80aa 	beq.w	800a260 <_dtoa_r+0x518>
 800a10c:	9b00      	ldr	r3, [sp, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	dd37      	ble.n	800a182 <_dtoa_r+0x43a>
 800a112:	1e7b      	subs	r3, r7, #1
 800a114:	4620      	mov	r0, r4
 800a116:	2200      	movs	r2, #0
 800a118:	4629      	mov	r1, r5
 800a11a:	9304      	str	r3, [sp, #16]
 800a11c:	3601      	adds	r6, #1
 800a11e:	4b7c      	ldr	r3, [pc, #496]	@ (800a310 <_dtoa_r+0x5c8>)
 800a120:	f7f6 fa6e 	bl	8000600 <__aeabi_dmul>
 800a124:	9c00      	ldr	r4, [sp, #0]
 800a126:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a12a:	4630      	mov	r0, r6
 800a12c:	f7f6 f9fe 	bl	800052c <__aeabi_i2d>
 800a130:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a134:	f7f6 fa64 	bl	8000600 <__aeabi_dmul>
 800a138:	2200      	movs	r2, #0
 800a13a:	4b76      	ldr	r3, [pc, #472]	@ (800a314 <_dtoa_r+0x5cc>)
 800a13c:	f7f6 f8aa 	bl	8000294 <__adddf3>
 800a140:	4605      	mov	r5, r0
 800a142:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a146:	2c00      	cmp	r4, #0
 800a148:	f040 808d 	bne.w	800a266 <_dtoa_r+0x51e>
 800a14c:	2200      	movs	r2, #0
 800a14e:	4b72      	ldr	r3, [pc, #456]	@ (800a318 <_dtoa_r+0x5d0>)
 800a150:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a154:	f7f6 f89c 	bl	8000290 <__aeabi_dsub>
 800a158:	4602      	mov	r2, r0
 800a15a:	460b      	mov	r3, r1
 800a15c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a160:	462a      	mov	r2, r5
 800a162:	4633      	mov	r3, r6
 800a164:	f7f6 fcdc 	bl	8000b20 <__aeabi_dcmpgt>
 800a168:	2800      	cmp	r0, #0
 800a16a:	f040 828b 	bne.w	800a684 <_dtoa_r+0x93c>
 800a16e:	462a      	mov	r2, r5
 800a170:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a174:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a178:	f7f6 fcb4 	bl	8000ae4 <__aeabi_dcmplt>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	f040 8128 	bne.w	800a3d2 <_dtoa_r+0x68a>
 800a182:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a186:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a18a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f2c0 815a 	blt.w	800a446 <_dtoa_r+0x6fe>
 800a192:	2f0e      	cmp	r7, #14
 800a194:	f300 8157 	bgt.w	800a446 <_dtoa_r+0x6fe>
 800a198:	4b5a      	ldr	r3, [pc, #360]	@ (800a304 <_dtoa_r+0x5bc>)
 800a19a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a19e:	ed93 7b00 	vldr	d7, [r3]
 800a1a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	ed8d 7b00 	vstr	d7, [sp]
 800a1aa:	da03      	bge.n	800a1b4 <_dtoa_r+0x46c>
 800a1ac:	9b07      	ldr	r3, [sp, #28]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	f340 8101 	ble.w	800a3b6 <_dtoa_r+0x66e>
 800a1b4:	4656      	mov	r6, sl
 800a1b6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a1ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1be:	4620      	mov	r0, r4
 800a1c0:	4629      	mov	r1, r5
 800a1c2:	f7f6 fb47 	bl	8000854 <__aeabi_ddiv>
 800a1c6:	f7f6 fccb 	bl	8000b60 <__aeabi_d2iz>
 800a1ca:	4680      	mov	r8, r0
 800a1cc:	f7f6 f9ae 	bl	800052c <__aeabi_i2d>
 800a1d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1d4:	f7f6 fa14 	bl	8000600 <__aeabi_dmul>
 800a1d8:	4602      	mov	r2, r0
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	4629      	mov	r1, r5
 800a1e4:	f7f6 f854 	bl	8000290 <__aeabi_dsub>
 800a1e8:	9d07      	ldr	r5, [sp, #28]
 800a1ea:	f806 4b01 	strb.w	r4, [r6], #1
 800a1ee:	eba6 040a 	sub.w	r4, r6, sl
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	42a5      	cmp	r5, r4
 800a1f8:	f040 8117 	bne.w	800a42a <_dtoa_r+0x6e2>
 800a1fc:	f7f6 f84a 	bl	8000294 <__adddf3>
 800a200:	4604      	mov	r4, r0
 800a202:	460d      	mov	r5, r1
 800a204:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a208:	f7f6 fc8a 	bl	8000b20 <__aeabi_dcmpgt>
 800a20c:	2800      	cmp	r0, #0
 800a20e:	f040 80f9 	bne.w	800a404 <_dtoa_r+0x6bc>
 800a212:	4620      	mov	r0, r4
 800a214:	4629      	mov	r1, r5
 800a216:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a21a:	f7f6 fc59 	bl	8000ad0 <__aeabi_dcmpeq>
 800a21e:	b118      	cbz	r0, 800a228 <_dtoa_r+0x4e0>
 800a220:	f018 0f01 	tst.w	r8, #1
 800a224:	f040 80ee 	bne.w	800a404 <_dtoa_r+0x6bc>
 800a228:	4649      	mov	r1, r9
 800a22a:	4658      	mov	r0, fp
 800a22c:	f000 fc90 	bl	800ab50 <_Bfree>
 800a230:	2300      	movs	r3, #0
 800a232:	3701      	adds	r7, #1
 800a234:	7033      	strb	r3, [r6, #0]
 800a236:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a238:	601f      	str	r7, [r3, #0]
 800a23a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 831d 	beq.w	800a87c <_dtoa_r+0xb34>
 800a242:	601e      	str	r6, [r3, #0]
 800a244:	e31a      	b.n	800a87c <_dtoa_r+0xb34>
 800a246:	07e2      	lsls	r2, r4, #31
 800a248:	d505      	bpl.n	800a256 <_dtoa_r+0x50e>
 800a24a:	3601      	adds	r6, #1
 800a24c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a250:	f7f6 f9d6 	bl	8000600 <__aeabi_dmul>
 800a254:	2301      	movs	r3, #1
 800a256:	1064      	asrs	r4, r4, #1
 800a258:	3508      	adds	r5, #8
 800a25a:	e73f      	b.n	800a0dc <_dtoa_r+0x394>
 800a25c:	2602      	movs	r6, #2
 800a25e:	e742      	b.n	800a0e6 <_dtoa_r+0x39e>
 800a260:	9c07      	ldr	r4, [sp, #28]
 800a262:	9704      	str	r7, [sp, #16]
 800a264:	e761      	b.n	800a12a <_dtoa_r+0x3e2>
 800a266:	4b27      	ldr	r3, [pc, #156]	@ (800a304 <_dtoa_r+0x5bc>)
 800a268:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a26a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a26e:	4454      	add	r4, sl
 800a270:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a274:	2900      	cmp	r1, #0
 800a276:	d053      	beq.n	800a320 <_dtoa_r+0x5d8>
 800a278:	2000      	movs	r0, #0
 800a27a:	4928      	ldr	r1, [pc, #160]	@ (800a31c <_dtoa_r+0x5d4>)
 800a27c:	f7f6 faea 	bl	8000854 <__aeabi_ddiv>
 800a280:	4633      	mov	r3, r6
 800a282:	4656      	mov	r6, sl
 800a284:	462a      	mov	r2, r5
 800a286:	f7f6 f803 	bl	8000290 <__aeabi_dsub>
 800a28a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a28e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a292:	f7f6 fc65 	bl	8000b60 <__aeabi_d2iz>
 800a296:	4605      	mov	r5, r0
 800a298:	f7f6 f948 	bl	800052c <__aeabi_i2d>
 800a29c:	4602      	mov	r2, r0
 800a29e:	460b      	mov	r3, r1
 800a2a0:	3530      	adds	r5, #48	@ 0x30
 800a2a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2a6:	f7f5 fff3 	bl	8000290 <__aeabi_dsub>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	f806 5b01 	strb.w	r5, [r6], #1
 800a2b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a2b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a2ba:	f7f6 fc13 	bl	8000ae4 <__aeabi_dcmplt>
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	d171      	bne.n	800a3a6 <_dtoa_r+0x65e>
 800a2c2:	2000      	movs	r0, #0
 800a2c4:	4911      	ldr	r1, [pc, #68]	@ (800a30c <_dtoa_r+0x5c4>)
 800a2c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2ca:	f7f5 ffe1 	bl	8000290 <__aeabi_dsub>
 800a2ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a2d2:	f7f6 fc07 	bl	8000ae4 <__aeabi_dcmplt>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	f040 8095 	bne.w	800a406 <_dtoa_r+0x6be>
 800a2dc:	42a6      	cmp	r6, r4
 800a2de:	f43f af50 	beq.w	800a182 <_dtoa_r+0x43a>
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	4b0a      	ldr	r3, [pc, #40]	@ (800a310 <_dtoa_r+0x5c8>)
 800a2e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a2ea:	f7f6 f989 	bl	8000600 <__aeabi_dmul>
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	4b07      	ldr	r3, [pc, #28]	@ (800a310 <_dtoa_r+0x5c8>)
 800a2f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a2f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2fa:	f7f6 f981 	bl	8000600 <__aeabi_dmul>
 800a2fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a302:	e7c4      	b.n	800a28e <_dtoa_r+0x546>
 800a304:	0800bb78 	.word	0x0800bb78
 800a308:	0800bb50 	.word	0x0800bb50
 800a30c:	3ff00000 	.word	0x3ff00000
 800a310:	40240000 	.word	0x40240000
 800a314:	401c0000 	.word	0x401c0000
 800a318:	40140000 	.word	0x40140000
 800a31c:	3fe00000 	.word	0x3fe00000
 800a320:	4631      	mov	r1, r6
 800a322:	4656      	mov	r6, sl
 800a324:	4628      	mov	r0, r5
 800a326:	f7f6 f96b 	bl	8000600 <__aeabi_dmul>
 800a32a:	9415      	str	r4, [sp, #84]	@ 0x54
 800a32c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a330:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a334:	f7f6 fc14 	bl	8000b60 <__aeabi_d2iz>
 800a338:	4605      	mov	r5, r0
 800a33a:	f7f6 f8f7 	bl	800052c <__aeabi_i2d>
 800a33e:	4602      	mov	r2, r0
 800a340:	3530      	adds	r5, #48	@ 0x30
 800a342:	460b      	mov	r3, r1
 800a344:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a348:	f7f5 ffa2 	bl	8000290 <__aeabi_dsub>
 800a34c:	f806 5b01 	strb.w	r5, [r6], #1
 800a350:	4602      	mov	r2, r0
 800a352:	460b      	mov	r3, r1
 800a354:	42a6      	cmp	r6, r4
 800a356:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a35a:	f04f 0200 	mov.w	r2, #0
 800a35e:	d124      	bne.n	800a3aa <_dtoa_r+0x662>
 800a360:	4bac      	ldr	r3, [pc, #688]	@ (800a614 <_dtoa_r+0x8cc>)
 800a362:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a366:	f7f5 ff95 	bl	8000294 <__adddf3>
 800a36a:	4602      	mov	r2, r0
 800a36c:	460b      	mov	r3, r1
 800a36e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a372:	f7f6 fbd5 	bl	8000b20 <__aeabi_dcmpgt>
 800a376:	2800      	cmp	r0, #0
 800a378:	d145      	bne.n	800a406 <_dtoa_r+0x6be>
 800a37a:	2000      	movs	r0, #0
 800a37c:	49a5      	ldr	r1, [pc, #660]	@ (800a614 <_dtoa_r+0x8cc>)
 800a37e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a382:	f7f5 ff85 	bl	8000290 <__aeabi_dsub>
 800a386:	4602      	mov	r2, r0
 800a388:	460b      	mov	r3, r1
 800a38a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a38e:	f7f6 fba9 	bl	8000ae4 <__aeabi_dcmplt>
 800a392:	2800      	cmp	r0, #0
 800a394:	f43f aef5 	beq.w	800a182 <_dtoa_r+0x43a>
 800a398:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a39a:	1e73      	subs	r3, r6, #1
 800a39c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a39e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a3a2:	2b30      	cmp	r3, #48	@ 0x30
 800a3a4:	d0f8      	beq.n	800a398 <_dtoa_r+0x650>
 800a3a6:	9f04      	ldr	r7, [sp, #16]
 800a3a8:	e73e      	b.n	800a228 <_dtoa_r+0x4e0>
 800a3aa:	4b9b      	ldr	r3, [pc, #620]	@ (800a618 <_dtoa_r+0x8d0>)
 800a3ac:	f7f6 f928 	bl	8000600 <__aeabi_dmul>
 800a3b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3b4:	e7bc      	b.n	800a330 <_dtoa_r+0x5e8>
 800a3b6:	d10c      	bne.n	800a3d2 <_dtoa_r+0x68a>
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	4b98      	ldr	r3, [pc, #608]	@ (800a61c <_dtoa_r+0x8d4>)
 800a3bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3c0:	f7f6 f91e 	bl	8000600 <__aeabi_dmul>
 800a3c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3c8:	f7f6 fba0 	bl	8000b0c <__aeabi_dcmpge>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	f000 8157 	beq.w	800a680 <_dtoa_r+0x938>
 800a3d2:	2400      	movs	r4, #0
 800a3d4:	4625      	mov	r5, r4
 800a3d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3d8:	4656      	mov	r6, sl
 800a3da:	43db      	mvns	r3, r3
 800a3dc:	9304      	str	r3, [sp, #16]
 800a3de:	2700      	movs	r7, #0
 800a3e0:	4621      	mov	r1, r4
 800a3e2:	4658      	mov	r0, fp
 800a3e4:	f000 fbb4 	bl	800ab50 <_Bfree>
 800a3e8:	2d00      	cmp	r5, #0
 800a3ea:	d0dc      	beq.n	800a3a6 <_dtoa_r+0x65e>
 800a3ec:	b12f      	cbz	r7, 800a3fa <_dtoa_r+0x6b2>
 800a3ee:	42af      	cmp	r7, r5
 800a3f0:	d003      	beq.n	800a3fa <_dtoa_r+0x6b2>
 800a3f2:	4639      	mov	r1, r7
 800a3f4:	4658      	mov	r0, fp
 800a3f6:	f000 fbab 	bl	800ab50 <_Bfree>
 800a3fa:	4629      	mov	r1, r5
 800a3fc:	4658      	mov	r0, fp
 800a3fe:	f000 fba7 	bl	800ab50 <_Bfree>
 800a402:	e7d0      	b.n	800a3a6 <_dtoa_r+0x65e>
 800a404:	9704      	str	r7, [sp, #16]
 800a406:	4633      	mov	r3, r6
 800a408:	461e      	mov	r6, r3
 800a40a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a40e:	2a39      	cmp	r2, #57	@ 0x39
 800a410:	d107      	bne.n	800a422 <_dtoa_r+0x6da>
 800a412:	459a      	cmp	sl, r3
 800a414:	d1f8      	bne.n	800a408 <_dtoa_r+0x6c0>
 800a416:	9a04      	ldr	r2, [sp, #16]
 800a418:	3201      	adds	r2, #1
 800a41a:	9204      	str	r2, [sp, #16]
 800a41c:	2230      	movs	r2, #48	@ 0x30
 800a41e:	f88a 2000 	strb.w	r2, [sl]
 800a422:	781a      	ldrb	r2, [r3, #0]
 800a424:	3201      	adds	r2, #1
 800a426:	701a      	strb	r2, [r3, #0]
 800a428:	e7bd      	b.n	800a3a6 <_dtoa_r+0x65e>
 800a42a:	2200      	movs	r2, #0
 800a42c:	4b7a      	ldr	r3, [pc, #488]	@ (800a618 <_dtoa_r+0x8d0>)
 800a42e:	f7f6 f8e7 	bl	8000600 <__aeabi_dmul>
 800a432:	2200      	movs	r2, #0
 800a434:	2300      	movs	r3, #0
 800a436:	4604      	mov	r4, r0
 800a438:	460d      	mov	r5, r1
 800a43a:	f7f6 fb49 	bl	8000ad0 <__aeabi_dcmpeq>
 800a43e:	2800      	cmp	r0, #0
 800a440:	f43f aebb 	beq.w	800a1ba <_dtoa_r+0x472>
 800a444:	e6f0      	b.n	800a228 <_dtoa_r+0x4e0>
 800a446:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a448:	2a00      	cmp	r2, #0
 800a44a:	f000 80db 	beq.w	800a604 <_dtoa_r+0x8bc>
 800a44e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a450:	2a01      	cmp	r2, #1
 800a452:	f300 80bf 	bgt.w	800a5d4 <_dtoa_r+0x88c>
 800a456:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a458:	2a00      	cmp	r2, #0
 800a45a:	f000 80b7 	beq.w	800a5cc <_dtoa_r+0x884>
 800a45e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a462:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a464:	4646      	mov	r6, r8
 800a466:	9a08      	ldr	r2, [sp, #32]
 800a468:	2101      	movs	r1, #1
 800a46a:	4658      	mov	r0, fp
 800a46c:	4498      	add	r8, r3
 800a46e:	441a      	add	r2, r3
 800a470:	9208      	str	r2, [sp, #32]
 800a472:	f000 fc23 	bl	800acbc <__i2b>
 800a476:	4605      	mov	r5, r0
 800a478:	b15e      	cbz	r6, 800a492 <_dtoa_r+0x74a>
 800a47a:	9b08      	ldr	r3, [sp, #32]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	dd08      	ble.n	800a492 <_dtoa_r+0x74a>
 800a480:	42b3      	cmp	r3, r6
 800a482:	9a08      	ldr	r2, [sp, #32]
 800a484:	bfa8      	it	ge
 800a486:	4633      	movge	r3, r6
 800a488:	eba8 0803 	sub.w	r8, r8, r3
 800a48c:	1af6      	subs	r6, r6, r3
 800a48e:	1ad3      	subs	r3, r2, r3
 800a490:	9308      	str	r3, [sp, #32]
 800a492:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a494:	b1f3      	cbz	r3, 800a4d4 <_dtoa_r+0x78c>
 800a496:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f000 80b7 	beq.w	800a60c <_dtoa_r+0x8c4>
 800a49e:	b18c      	cbz	r4, 800a4c4 <_dtoa_r+0x77c>
 800a4a0:	4629      	mov	r1, r5
 800a4a2:	4622      	mov	r2, r4
 800a4a4:	4658      	mov	r0, fp
 800a4a6:	f000 fcc9 	bl	800ae3c <__pow5mult>
 800a4aa:	464a      	mov	r2, r9
 800a4ac:	4601      	mov	r1, r0
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	4658      	mov	r0, fp
 800a4b2:	f000 fc19 	bl	800ace8 <__multiply>
 800a4b6:	4649      	mov	r1, r9
 800a4b8:	9004      	str	r0, [sp, #16]
 800a4ba:	4658      	mov	r0, fp
 800a4bc:	f000 fb48 	bl	800ab50 <_Bfree>
 800a4c0:	9b04      	ldr	r3, [sp, #16]
 800a4c2:	4699      	mov	r9, r3
 800a4c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4c6:	1b1a      	subs	r2, r3, r4
 800a4c8:	d004      	beq.n	800a4d4 <_dtoa_r+0x78c>
 800a4ca:	4649      	mov	r1, r9
 800a4cc:	4658      	mov	r0, fp
 800a4ce:	f000 fcb5 	bl	800ae3c <__pow5mult>
 800a4d2:	4681      	mov	r9, r0
 800a4d4:	2101      	movs	r1, #1
 800a4d6:	4658      	mov	r0, fp
 800a4d8:	f000 fbf0 	bl	800acbc <__i2b>
 800a4dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4de:	4604      	mov	r4, r0
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f000 81cf 	beq.w	800a884 <_dtoa_r+0xb3c>
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	4601      	mov	r1, r0
 800a4ea:	4658      	mov	r0, fp
 800a4ec:	f000 fca6 	bl	800ae3c <__pow5mult>
 800a4f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	f300 8095 	bgt.w	800a624 <_dtoa_r+0x8dc>
 800a4fa:	9b02      	ldr	r3, [sp, #8]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	f040 8087 	bne.w	800a610 <_dtoa_r+0x8c8>
 800a502:	9b03      	ldr	r3, [sp, #12]
 800a504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a508:	2b00      	cmp	r3, #0
 800a50a:	f040 8089 	bne.w	800a620 <_dtoa_r+0x8d8>
 800a50e:	9b03      	ldr	r3, [sp, #12]
 800a510:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a514:	0d1b      	lsrs	r3, r3, #20
 800a516:	051b      	lsls	r3, r3, #20
 800a518:	b12b      	cbz	r3, 800a526 <_dtoa_r+0x7de>
 800a51a:	9b08      	ldr	r3, [sp, #32]
 800a51c:	f108 0801 	add.w	r8, r8, #1
 800a520:	3301      	adds	r3, #1
 800a522:	9308      	str	r3, [sp, #32]
 800a524:	2301      	movs	r3, #1
 800a526:	930a      	str	r3, [sp, #40]	@ 0x28
 800a528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	f000 81b0 	beq.w	800a890 <_dtoa_r+0xb48>
 800a530:	6923      	ldr	r3, [r4, #16]
 800a532:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a536:	6918      	ldr	r0, [r3, #16]
 800a538:	f000 fb74 	bl	800ac24 <__hi0bits>
 800a53c:	f1c0 0020 	rsb	r0, r0, #32
 800a540:	9b08      	ldr	r3, [sp, #32]
 800a542:	4418      	add	r0, r3
 800a544:	f010 001f 	ands.w	r0, r0, #31
 800a548:	d077      	beq.n	800a63a <_dtoa_r+0x8f2>
 800a54a:	f1c0 0320 	rsb	r3, r0, #32
 800a54e:	2b04      	cmp	r3, #4
 800a550:	dd6b      	ble.n	800a62a <_dtoa_r+0x8e2>
 800a552:	f1c0 001c 	rsb	r0, r0, #28
 800a556:	9b08      	ldr	r3, [sp, #32]
 800a558:	4480      	add	r8, r0
 800a55a:	4403      	add	r3, r0
 800a55c:	4406      	add	r6, r0
 800a55e:	9308      	str	r3, [sp, #32]
 800a560:	f1b8 0f00 	cmp.w	r8, #0
 800a564:	dd05      	ble.n	800a572 <_dtoa_r+0x82a>
 800a566:	4649      	mov	r1, r9
 800a568:	4642      	mov	r2, r8
 800a56a:	4658      	mov	r0, fp
 800a56c:	f000 fcc0 	bl	800aef0 <__lshift>
 800a570:	4681      	mov	r9, r0
 800a572:	9b08      	ldr	r3, [sp, #32]
 800a574:	2b00      	cmp	r3, #0
 800a576:	dd05      	ble.n	800a584 <_dtoa_r+0x83c>
 800a578:	4621      	mov	r1, r4
 800a57a:	461a      	mov	r2, r3
 800a57c:	4658      	mov	r0, fp
 800a57e:	f000 fcb7 	bl	800aef0 <__lshift>
 800a582:	4604      	mov	r4, r0
 800a584:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a586:	2b00      	cmp	r3, #0
 800a588:	d059      	beq.n	800a63e <_dtoa_r+0x8f6>
 800a58a:	4621      	mov	r1, r4
 800a58c:	4648      	mov	r0, r9
 800a58e:	f000 fd1b 	bl	800afc8 <__mcmp>
 800a592:	2800      	cmp	r0, #0
 800a594:	da53      	bge.n	800a63e <_dtoa_r+0x8f6>
 800a596:	1e7b      	subs	r3, r7, #1
 800a598:	4649      	mov	r1, r9
 800a59a:	220a      	movs	r2, #10
 800a59c:	4658      	mov	r0, fp
 800a59e:	9304      	str	r3, [sp, #16]
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	f000 faf7 	bl	800ab94 <__multadd>
 800a5a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5a8:	4681      	mov	r9, r0
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f000 8172 	beq.w	800a894 <_dtoa_r+0xb4c>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	4629      	mov	r1, r5
 800a5b4:	220a      	movs	r2, #10
 800a5b6:	4658      	mov	r0, fp
 800a5b8:	f000 faec 	bl	800ab94 <__multadd>
 800a5bc:	9b00      	ldr	r3, [sp, #0]
 800a5be:	4605      	mov	r5, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	dc67      	bgt.n	800a694 <_dtoa_r+0x94c>
 800a5c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5c6:	2b02      	cmp	r3, #2
 800a5c8:	dc41      	bgt.n	800a64e <_dtoa_r+0x906>
 800a5ca:	e063      	b.n	800a694 <_dtoa_r+0x94c>
 800a5cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a5ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a5d2:	e746      	b.n	800a462 <_dtoa_r+0x71a>
 800a5d4:	9b07      	ldr	r3, [sp, #28]
 800a5d6:	1e5c      	subs	r4, r3, #1
 800a5d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5da:	42a3      	cmp	r3, r4
 800a5dc:	bfb7      	itett	lt
 800a5de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a5e0:	1b1c      	subge	r4, r3, r4
 800a5e2:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a5e4:	1ae3      	sublt	r3, r4, r3
 800a5e6:	bfbe      	ittt	lt
 800a5e8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a5ea:	2400      	movlt	r4, #0
 800a5ec:	18d2      	addlt	r2, r2, r3
 800a5ee:	9b07      	ldr	r3, [sp, #28]
 800a5f0:	bfb8      	it	lt
 800a5f2:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	bfb5      	itete	lt
 800a5f8:	eba8 0603 	sublt.w	r6, r8, r3
 800a5fc:	4646      	movge	r6, r8
 800a5fe:	2300      	movlt	r3, #0
 800a600:	9b07      	ldrge	r3, [sp, #28]
 800a602:	e730      	b.n	800a466 <_dtoa_r+0x71e>
 800a604:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a606:	4646      	mov	r6, r8
 800a608:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a60a:	e735      	b.n	800a478 <_dtoa_r+0x730>
 800a60c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a60e:	e75c      	b.n	800a4ca <_dtoa_r+0x782>
 800a610:	2300      	movs	r3, #0
 800a612:	e788      	b.n	800a526 <_dtoa_r+0x7de>
 800a614:	3fe00000 	.word	0x3fe00000
 800a618:	40240000 	.word	0x40240000
 800a61c:	40140000 	.word	0x40140000
 800a620:	9b02      	ldr	r3, [sp, #8]
 800a622:	e780      	b.n	800a526 <_dtoa_r+0x7de>
 800a624:	2300      	movs	r3, #0
 800a626:	930a      	str	r3, [sp, #40]	@ 0x28
 800a628:	e782      	b.n	800a530 <_dtoa_r+0x7e8>
 800a62a:	d099      	beq.n	800a560 <_dtoa_r+0x818>
 800a62c:	331c      	adds	r3, #28
 800a62e:	9a08      	ldr	r2, [sp, #32]
 800a630:	441a      	add	r2, r3
 800a632:	4498      	add	r8, r3
 800a634:	441e      	add	r6, r3
 800a636:	9208      	str	r2, [sp, #32]
 800a638:	e792      	b.n	800a560 <_dtoa_r+0x818>
 800a63a:	4603      	mov	r3, r0
 800a63c:	e7f6      	b.n	800a62c <_dtoa_r+0x8e4>
 800a63e:	9b07      	ldr	r3, [sp, #28]
 800a640:	9704      	str	r7, [sp, #16]
 800a642:	2b00      	cmp	r3, #0
 800a644:	dc20      	bgt.n	800a688 <_dtoa_r+0x940>
 800a646:	9300      	str	r3, [sp, #0]
 800a648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a64a:	2b02      	cmp	r3, #2
 800a64c:	dd1e      	ble.n	800a68c <_dtoa_r+0x944>
 800a64e:	9b00      	ldr	r3, [sp, #0]
 800a650:	2b00      	cmp	r3, #0
 800a652:	f47f aec0 	bne.w	800a3d6 <_dtoa_r+0x68e>
 800a656:	4621      	mov	r1, r4
 800a658:	2205      	movs	r2, #5
 800a65a:	4658      	mov	r0, fp
 800a65c:	f000 fa9a 	bl	800ab94 <__multadd>
 800a660:	4601      	mov	r1, r0
 800a662:	4604      	mov	r4, r0
 800a664:	4648      	mov	r0, r9
 800a666:	f000 fcaf 	bl	800afc8 <__mcmp>
 800a66a:	2800      	cmp	r0, #0
 800a66c:	f77f aeb3 	ble.w	800a3d6 <_dtoa_r+0x68e>
 800a670:	2331      	movs	r3, #49	@ 0x31
 800a672:	4656      	mov	r6, sl
 800a674:	f806 3b01 	strb.w	r3, [r6], #1
 800a678:	9b04      	ldr	r3, [sp, #16]
 800a67a:	3301      	adds	r3, #1
 800a67c:	9304      	str	r3, [sp, #16]
 800a67e:	e6ae      	b.n	800a3de <_dtoa_r+0x696>
 800a680:	9c07      	ldr	r4, [sp, #28]
 800a682:	9704      	str	r7, [sp, #16]
 800a684:	4625      	mov	r5, r4
 800a686:	e7f3      	b.n	800a670 <_dtoa_r+0x928>
 800a688:	9b07      	ldr	r3, [sp, #28]
 800a68a:	9300      	str	r3, [sp, #0]
 800a68c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a68e:	2b00      	cmp	r3, #0
 800a690:	f000 8104 	beq.w	800a89c <_dtoa_r+0xb54>
 800a694:	2e00      	cmp	r6, #0
 800a696:	dd05      	ble.n	800a6a4 <_dtoa_r+0x95c>
 800a698:	4629      	mov	r1, r5
 800a69a:	4632      	mov	r2, r6
 800a69c:	4658      	mov	r0, fp
 800a69e:	f000 fc27 	bl	800aef0 <__lshift>
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d05a      	beq.n	800a760 <_dtoa_r+0xa18>
 800a6aa:	6869      	ldr	r1, [r5, #4]
 800a6ac:	4658      	mov	r0, fp
 800a6ae:	f000 fa0f 	bl	800aad0 <_Balloc>
 800a6b2:	4606      	mov	r6, r0
 800a6b4:	b928      	cbnz	r0, 800a6c2 <_dtoa_r+0x97a>
 800a6b6:	4b84      	ldr	r3, [pc, #528]	@ (800a8c8 <_dtoa_r+0xb80>)
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a6be:	f7ff bb5a 	b.w	8009d76 <_dtoa_r+0x2e>
 800a6c2:	692a      	ldr	r2, [r5, #16]
 800a6c4:	f105 010c 	add.w	r1, r5, #12
 800a6c8:	300c      	adds	r0, #12
 800a6ca:	3202      	adds	r2, #2
 800a6cc:	0092      	lsls	r2, r2, #2
 800a6ce:	f001 f809 	bl	800b6e4 <memcpy>
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	4631      	mov	r1, r6
 800a6d6:	4658      	mov	r0, fp
 800a6d8:	f000 fc0a 	bl	800aef0 <__lshift>
 800a6dc:	f10a 0301 	add.w	r3, sl, #1
 800a6e0:	462f      	mov	r7, r5
 800a6e2:	4605      	mov	r5, r0
 800a6e4:	9307      	str	r3, [sp, #28]
 800a6e6:	9b00      	ldr	r3, [sp, #0]
 800a6e8:	4453      	add	r3, sl
 800a6ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a6ec:	9b02      	ldr	r3, [sp, #8]
 800a6ee:	f003 0301 	and.w	r3, r3, #1
 800a6f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6f4:	9b07      	ldr	r3, [sp, #28]
 800a6f6:	4621      	mov	r1, r4
 800a6f8:	4648      	mov	r0, r9
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	f7ff fa94 	bl	8009c2a <quorem>
 800a702:	4639      	mov	r1, r7
 800a704:	9002      	str	r0, [sp, #8]
 800a706:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a70a:	4648      	mov	r0, r9
 800a70c:	f000 fc5c 	bl	800afc8 <__mcmp>
 800a710:	462a      	mov	r2, r5
 800a712:	9008      	str	r0, [sp, #32]
 800a714:	4621      	mov	r1, r4
 800a716:	4658      	mov	r0, fp
 800a718:	f000 fc72 	bl	800b000 <__mdiff>
 800a71c:	68c2      	ldr	r2, [r0, #12]
 800a71e:	4606      	mov	r6, r0
 800a720:	bb02      	cbnz	r2, 800a764 <_dtoa_r+0xa1c>
 800a722:	4601      	mov	r1, r0
 800a724:	4648      	mov	r0, r9
 800a726:	f000 fc4f 	bl	800afc8 <__mcmp>
 800a72a:	4602      	mov	r2, r0
 800a72c:	4631      	mov	r1, r6
 800a72e:	4658      	mov	r0, fp
 800a730:	920e      	str	r2, [sp, #56]	@ 0x38
 800a732:	f000 fa0d 	bl	800ab50 <_Bfree>
 800a736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a738:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a73a:	9e07      	ldr	r6, [sp, #28]
 800a73c:	ea43 0102 	orr.w	r1, r3, r2
 800a740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a742:	4319      	orrs	r1, r3
 800a744:	d110      	bne.n	800a768 <_dtoa_r+0xa20>
 800a746:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a74a:	d029      	beq.n	800a7a0 <_dtoa_r+0xa58>
 800a74c:	9b08      	ldr	r3, [sp, #32]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	dd02      	ble.n	800a758 <_dtoa_r+0xa10>
 800a752:	9b02      	ldr	r3, [sp, #8]
 800a754:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a758:	9b00      	ldr	r3, [sp, #0]
 800a75a:	f883 8000 	strb.w	r8, [r3]
 800a75e:	e63f      	b.n	800a3e0 <_dtoa_r+0x698>
 800a760:	4628      	mov	r0, r5
 800a762:	e7bb      	b.n	800a6dc <_dtoa_r+0x994>
 800a764:	2201      	movs	r2, #1
 800a766:	e7e1      	b.n	800a72c <_dtoa_r+0x9e4>
 800a768:	9b08      	ldr	r3, [sp, #32]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	db04      	blt.n	800a778 <_dtoa_r+0xa30>
 800a76e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a770:	430b      	orrs	r3, r1
 800a772:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a774:	430b      	orrs	r3, r1
 800a776:	d120      	bne.n	800a7ba <_dtoa_r+0xa72>
 800a778:	2a00      	cmp	r2, #0
 800a77a:	dded      	ble.n	800a758 <_dtoa_r+0xa10>
 800a77c:	4649      	mov	r1, r9
 800a77e:	2201      	movs	r2, #1
 800a780:	4658      	mov	r0, fp
 800a782:	f000 fbb5 	bl	800aef0 <__lshift>
 800a786:	4621      	mov	r1, r4
 800a788:	4681      	mov	r9, r0
 800a78a:	f000 fc1d 	bl	800afc8 <__mcmp>
 800a78e:	2800      	cmp	r0, #0
 800a790:	dc03      	bgt.n	800a79a <_dtoa_r+0xa52>
 800a792:	d1e1      	bne.n	800a758 <_dtoa_r+0xa10>
 800a794:	f018 0f01 	tst.w	r8, #1
 800a798:	d0de      	beq.n	800a758 <_dtoa_r+0xa10>
 800a79a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a79e:	d1d8      	bne.n	800a752 <_dtoa_r+0xa0a>
 800a7a0:	2339      	movs	r3, #57	@ 0x39
 800a7a2:	9a00      	ldr	r2, [sp, #0]
 800a7a4:	7013      	strb	r3, [r2, #0]
 800a7a6:	4633      	mov	r3, r6
 800a7a8:	461e      	mov	r6, r3
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a7b0:	2a39      	cmp	r2, #57	@ 0x39
 800a7b2:	d052      	beq.n	800a85a <_dtoa_r+0xb12>
 800a7b4:	3201      	adds	r2, #1
 800a7b6:	701a      	strb	r2, [r3, #0]
 800a7b8:	e612      	b.n	800a3e0 <_dtoa_r+0x698>
 800a7ba:	2a00      	cmp	r2, #0
 800a7bc:	dd07      	ble.n	800a7ce <_dtoa_r+0xa86>
 800a7be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a7c2:	d0ed      	beq.n	800a7a0 <_dtoa_r+0xa58>
 800a7c4:	f108 0301 	add.w	r3, r8, #1
 800a7c8:	9a00      	ldr	r2, [sp, #0]
 800a7ca:	7013      	strb	r3, [r2, #0]
 800a7cc:	e608      	b.n	800a3e0 <_dtoa_r+0x698>
 800a7ce:	9b07      	ldr	r3, [sp, #28]
 800a7d0:	9a07      	ldr	r2, [sp, #28]
 800a7d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a7d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	d028      	beq.n	800a82e <_dtoa_r+0xae6>
 800a7dc:	4649      	mov	r1, r9
 800a7de:	2300      	movs	r3, #0
 800a7e0:	220a      	movs	r2, #10
 800a7e2:	4658      	mov	r0, fp
 800a7e4:	f000 f9d6 	bl	800ab94 <__multadd>
 800a7e8:	42af      	cmp	r7, r5
 800a7ea:	4681      	mov	r9, r0
 800a7ec:	f04f 0300 	mov.w	r3, #0
 800a7f0:	f04f 020a 	mov.w	r2, #10
 800a7f4:	4639      	mov	r1, r7
 800a7f6:	4658      	mov	r0, fp
 800a7f8:	d107      	bne.n	800a80a <_dtoa_r+0xac2>
 800a7fa:	f000 f9cb 	bl	800ab94 <__multadd>
 800a7fe:	4607      	mov	r7, r0
 800a800:	4605      	mov	r5, r0
 800a802:	9b07      	ldr	r3, [sp, #28]
 800a804:	3301      	adds	r3, #1
 800a806:	9307      	str	r3, [sp, #28]
 800a808:	e774      	b.n	800a6f4 <_dtoa_r+0x9ac>
 800a80a:	f000 f9c3 	bl	800ab94 <__multadd>
 800a80e:	4629      	mov	r1, r5
 800a810:	4607      	mov	r7, r0
 800a812:	2300      	movs	r3, #0
 800a814:	220a      	movs	r2, #10
 800a816:	4658      	mov	r0, fp
 800a818:	f000 f9bc 	bl	800ab94 <__multadd>
 800a81c:	4605      	mov	r5, r0
 800a81e:	e7f0      	b.n	800a802 <_dtoa_r+0xaba>
 800a820:	9b00      	ldr	r3, [sp, #0]
 800a822:	2700      	movs	r7, #0
 800a824:	2b00      	cmp	r3, #0
 800a826:	bfcc      	ite	gt
 800a828:	461e      	movgt	r6, r3
 800a82a:	2601      	movle	r6, #1
 800a82c:	4456      	add	r6, sl
 800a82e:	4649      	mov	r1, r9
 800a830:	2201      	movs	r2, #1
 800a832:	4658      	mov	r0, fp
 800a834:	f000 fb5c 	bl	800aef0 <__lshift>
 800a838:	4621      	mov	r1, r4
 800a83a:	4681      	mov	r9, r0
 800a83c:	f000 fbc4 	bl	800afc8 <__mcmp>
 800a840:	2800      	cmp	r0, #0
 800a842:	dcb0      	bgt.n	800a7a6 <_dtoa_r+0xa5e>
 800a844:	d102      	bne.n	800a84c <_dtoa_r+0xb04>
 800a846:	f018 0f01 	tst.w	r8, #1
 800a84a:	d1ac      	bne.n	800a7a6 <_dtoa_r+0xa5e>
 800a84c:	4633      	mov	r3, r6
 800a84e:	461e      	mov	r6, r3
 800a850:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a854:	2a30      	cmp	r2, #48	@ 0x30
 800a856:	d0fa      	beq.n	800a84e <_dtoa_r+0xb06>
 800a858:	e5c2      	b.n	800a3e0 <_dtoa_r+0x698>
 800a85a:	459a      	cmp	sl, r3
 800a85c:	d1a4      	bne.n	800a7a8 <_dtoa_r+0xa60>
 800a85e:	9b04      	ldr	r3, [sp, #16]
 800a860:	3301      	adds	r3, #1
 800a862:	9304      	str	r3, [sp, #16]
 800a864:	2331      	movs	r3, #49	@ 0x31
 800a866:	f88a 3000 	strb.w	r3, [sl]
 800a86a:	e5b9      	b.n	800a3e0 <_dtoa_r+0x698>
 800a86c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a86e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a8cc <_dtoa_r+0xb84>
 800a872:	b11b      	cbz	r3, 800a87c <_dtoa_r+0xb34>
 800a874:	f10a 0308 	add.w	r3, sl, #8
 800a878:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a87a:	6013      	str	r3, [r2, #0]
 800a87c:	4650      	mov	r0, sl
 800a87e:	b019      	add	sp, #100	@ 0x64
 800a880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a886:	2b01      	cmp	r3, #1
 800a888:	f77f ae37 	ble.w	800a4fa <_dtoa_r+0x7b2>
 800a88c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a88e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a890:	2001      	movs	r0, #1
 800a892:	e655      	b.n	800a540 <_dtoa_r+0x7f8>
 800a894:	9b00      	ldr	r3, [sp, #0]
 800a896:	2b00      	cmp	r3, #0
 800a898:	f77f aed6 	ble.w	800a648 <_dtoa_r+0x900>
 800a89c:	4656      	mov	r6, sl
 800a89e:	4621      	mov	r1, r4
 800a8a0:	4648      	mov	r0, r9
 800a8a2:	f7ff f9c2 	bl	8009c2a <quorem>
 800a8a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a8aa:	9b00      	ldr	r3, [sp, #0]
 800a8ac:	f806 8b01 	strb.w	r8, [r6], #1
 800a8b0:	eba6 020a 	sub.w	r2, r6, sl
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	ddb3      	ble.n	800a820 <_dtoa_r+0xad8>
 800a8b8:	4649      	mov	r1, r9
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	220a      	movs	r2, #10
 800a8be:	4658      	mov	r0, fp
 800a8c0:	f000 f968 	bl	800ab94 <__multadd>
 800a8c4:	4681      	mov	r9, r0
 800a8c6:	e7ea      	b.n	800a89e <_dtoa_r+0xb56>
 800a8c8:	0800bad4 	.word	0x0800bad4
 800a8cc:	0800ba58 	.word	0x0800ba58

0800a8d0 <_free_r>:
 800a8d0:	b538      	push	{r3, r4, r5, lr}
 800a8d2:	4605      	mov	r5, r0
 800a8d4:	2900      	cmp	r1, #0
 800a8d6:	d041      	beq.n	800a95c <_free_r+0x8c>
 800a8d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8dc:	1f0c      	subs	r4, r1, #4
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	bfb8      	it	lt
 800a8e2:	18e4      	addlt	r4, r4, r3
 800a8e4:	f000 f8e8 	bl	800aab8 <__malloc_lock>
 800a8e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a960 <_free_r+0x90>)
 800a8ea:	6813      	ldr	r3, [r2, #0]
 800a8ec:	b933      	cbnz	r3, 800a8fc <_free_r+0x2c>
 800a8ee:	6063      	str	r3, [r4, #4]
 800a8f0:	6014      	str	r4, [r2, #0]
 800a8f2:	4628      	mov	r0, r5
 800a8f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8f8:	f000 b8e4 	b.w	800aac4 <__malloc_unlock>
 800a8fc:	42a3      	cmp	r3, r4
 800a8fe:	d908      	bls.n	800a912 <_free_r+0x42>
 800a900:	6820      	ldr	r0, [r4, #0]
 800a902:	1821      	adds	r1, r4, r0
 800a904:	428b      	cmp	r3, r1
 800a906:	bf01      	itttt	eq
 800a908:	6819      	ldreq	r1, [r3, #0]
 800a90a:	685b      	ldreq	r3, [r3, #4]
 800a90c:	1809      	addeq	r1, r1, r0
 800a90e:	6021      	streq	r1, [r4, #0]
 800a910:	e7ed      	b.n	800a8ee <_free_r+0x1e>
 800a912:	461a      	mov	r2, r3
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	b10b      	cbz	r3, 800a91c <_free_r+0x4c>
 800a918:	42a3      	cmp	r3, r4
 800a91a:	d9fa      	bls.n	800a912 <_free_r+0x42>
 800a91c:	6811      	ldr	r1, [r2, #0]
 800a91e:	1850      	adds	r0, r2, r1
 800a920:	42a0      	cmp	r0, r4
 800a922:	d10b      	bne.n	800a93c <_free_r+0x6c>
 800a924:	6820      	ldr	r0, [r4, #0]
 800a926:	4401      	add	r1, r0
 800a928:	1850      	adds	r0, r2, r1
 800a92a:	6011      	str	r1, [r2, #0]
 800a92c:	4283      	cmp	r3, r0
 800a92e:	d1e0      	bne.n	800a8f2 <_free_r+0x22>
 800a930:	6818      	ldr	r0, [r3, #0]
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	4408      	add	r0, r1
 800a936:	6053      	str	r3, [r2, #4]
 800a938:	6010      	str	r0, [r2, #0]
 800a93a:	e7da      	b.n	800a8f2 <_free_r+0x22>
 800a93c:	d902      	bls.n	800a944 <_free_r+0x74>
 800a93e:	230c      	movs	r3, #12
 800a940:	602b      	str	r3, [r5, #0]
 800a942:	e7d6      	b.n	800a8f2 <_free_r+0x22>
 800a944:	6820      	ldr	r0, [r4, #0]
 800a946:	1821      	adds	r1, r4, r0
 800a948:	428b      	cmp	r3, r1
 800a94a:	bf02      	ittt	eq
 800a94c:	6819      	ldreq	r1, [r3, #0]
 800a94e:	685b      	ldreq	r3, [r3, #4]
 800a950:	1809      	addeq	r1, r1, r0
 800a952:	6063      	str	r3, [r4, #4]
 800a954:	bf08      	it	eq
 800a956:	6021      	streq	r1, [r4, #0]
 800a958:	6054      	str	r4, [r2, #4]
 800a95a:	e7ca      	b.n	800a8f2 <_free_r+0x22>
 800a95c:	bd38      	pop	{r3, r4, r5, pc}
 800a95e:	bf00      	nop
 800a960:	2000065c 	.word	0x2000065c

0800a964 <malloc>:
 800a964:	4b02      	ldr	r3, [pc, #8]	@ (800a970 <malloc+0xc>)
 800a966:	4601      	mov	r1, r0
 800a968:	6818      	ldr	r0, [r3, #0]
 800a96a:	f000 b825 	b.w	800a9b8 <_malloc_r>
 800a96e:	bf00      	nop
 800a970:	2000002c 	.word	0x2000002c

0800a974 <sbrk_aligned>:
 800a974:	b570      	push	{r4, r5, r6, lr}
 800a976:	4e0f      	ldr	r6, [pc, #60]	@ (800a9b4 <sbrk_aligned+0x40>)
 800a978:	460c      	mov	r4, r1
 800a97a:	4605      	mov	r5, r0
 800a97c:	6831      	ldr	r1, [r6, #0]
 800a97e:	b911      	cbnz	r1, 800a986 <sbrk_aligned+0x12>
 800a980:	f000 fea0 	bl	800b6c4 <_sbrk_r>
 800a984:	6030      	str	r0, [r6, #0]
 800a986:	4621      	mov	r1, r4
 800a988:	4628      	mov	r0, r5
 800a98a:	f000 fe9b 	bl	800b6c4 <_sbrk_r>
 800a98e:	1c43      	adds	r3, r0, #1
 800a990:	d103      	bne.n	800a99a <sbrk_aligned+0x26>
 800a992:	f04f 34ff 	mov.w	r4, #4294967295
 800a996:	4620      	mov	r0, r4
 800a998:	bd70      	pop	{r4, r5, r6, pc}
 800a99a:	1cc4      	adds	r4, r0, #3
 800a99c:	f024 0403 	bic.w	r4, r4, #3
 800a9a0:	42a0      	cmp	r0, r4
 800a9a2:	d0f8      	beq.n	800a996 <sbrk_aligned+0x22>
 800a9a4:	1a21      	subs	r1, r4, r0
 800a9a6:	4628      	mov	r0, r5
 800a9a8:	f000 fe8c 	bl	800b6c4 <_sbrk_r>
 800a9ac:	3001      	adds	r0, #1
 800a9ae:	d1f2      	bne.n	800a996 <sbrk_aligned+0x22>
 800a9b0:	e7ef      	b.n	800a992 <sbrk_aligned+0x1e>
 800a9b2:	bf00      	nop
 800a9b4:	20000658 	.word	0x20000658

0800a9b8 <_malloc_r>:
 800a9b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9bc:	1ccd      	adds	r5, r1, #3
 800a9be:	4606      	mov	r6, r0
 800a9c0:	f025 0503 	bic.w	r5, r5, #3
 800a9c4:	3508      	adds	r5, #8
 800a9c6:	2d0c      	cmp	r5, #12
 800a9c8:	bf38      	it	cc
 800a9ca:	250c      	movcc	r5, #12
 800a9cc:	2d00      	cmp	r5, #0
 800a9ce:	db01      	blt.n	800a9d4 <_malloc_r+0x1c>
 800a9d0:	42a9      	cmp	r1, r5
 800a9d2:	d904      	bls.n	800a9de <_malloc_r+0x26>
 800a9d4:	230c      	movs	r3, #12
 800a9d6:	6033      	str	r3, [r6, #0]
 800a9d8:	2000      	movs	r0, #0
 800a9da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aab4 <_malloc_r+0xfc>
 800a9e2:	f000 f869 	bl	800aab8 <__malloc_lock>
 800a9e6:	f8d8 3000 	ldr.w	r3, [r8]
 800a9ea:	461c      	mov	r4, r3
 800a9ec:	bb44      	cbnz	r4, 800aa40 <_malloc_r+0x88>
 800a9ee:	4629      	mov	r1, r5
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f7ff ffbf 	bl	800a974 <sbrk_aligned>
 800a9f6:	1c43      	adds	r3, r0, #1
 800a9f8:	4604      	mov	r4, r0
 800a9fa:	d158      	bne.n	800aaae <_malloc_r+0xf6>
 800a9fc:	f8d8 4000 	ldr.w	r4, [r8]
 800aa00:	4627      	mov	r7, r4
 800aa02:	2f00      	cmp	r7, #0
 800aa04:	d143      	bne.n	800aa8e <_malloc_r+0xd6>
 800aa06:	2c00      	cmp	r4, #0
 800aa08:	d04b      	beq.n	800aaa2 <_malloc_r+0xea>
 800aa0a:	6823      	ldr	r3, [r4, #0]
 800aa0c:	4639      	mov	r1, r7
 800aa0e:	4630      	mov	r0, r6
 800aa10:	eb04 0903 	add.w	r9, r4, r3
 800aa14:	f000 fe56 	bl	800b6c4 <_sbrk_r>
 800aa18:	4581      	cmp	r9, r0
 800aa1a:	d142      	bne.n	800aaa2 <_malloc_r+0xea>
 800aa1c:	6821      	ldr	r1, [r4, #0]
 800aa1e:	4630      	mov	r0, r6
 800aa20:	1a6d      	subs	r5, r5, r1
 800aa22:	4629      	mov	r1, r5
 800aa24:	f7ff ffa6 	bl	800a974 <sbrk_aligned>
 800aa28:	3001      	adds	r0, #1
 800aa2a:	d03a      	beq.n	800aaa2 <_malloc_r+0xea>
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	442b      	add	r3, r5
 800aa30:	6023      	str	r3, [r4, #0]
 800aa32:	f8d8 3000 	ldr.w	r3, [r8]
 800aa36:	685a      	ldr	r2, [r3, #4]
 800aa38:	bb62      	cbnz	r2, 800aa94 <_malloc_r+0xdc>
 800aa3a:	f8c8 7000 	str.w	r7, [r8]
 800aa3e:	e00f      	b.n	800aa60 <_malloc_r+0xa8>
 800aa40:	6822      	ldr	r2, [r4, #0]
 800aa42:	1b52      	subs	r2, r2, r5
 800aa44:	d420      	bmi.n	800aa88 <_malloc_r+0xd0>
 800aa46:	2a0b      	cmp	r2, #11
 800aa48:	d917      	bls.n	800aa7a <_malloc_r+0xc2>
 800aa4a:	1961      	adds	r1, r4, r5
 800aa4c:	42a3      	cmp	r3, r4
 800aa4e:	6025      	str	r5, [r4, #0]
 800aa50:	bf18      	it	ne
 800aa52:	6059      	strne	r1, [r3, #4]
 800aa54:	6863      	ldr	r3, [r4, #4]
 800aa56:	bf08      	it	eq
 800aa58:	f8c8 1000 	streq.w	r1, [r8]
 800aa5c:	5162      	str	r2, [r4, r5]
 800aa5e:	604b      	str	r3, [r1, #4]
 800aa60:	4630      	mov	r0, r6
 800aa62:	f000 f82f 	bl	800aac4 <__malloc_unlock>
 800aa66:	f104 000b 	add.w	r0, r4, #11
 800aa6a:	1d23      	adds	r3, r4, #4
 800aa6c:	f020 0007 	bic.w	r0, r0, #7
 800aa70:	1ac2      	subs	r2, r0, r3
 800aa72:	bf1c      	itt	ne
 800aa74:	1a1b      	subne	r3, r3, r0
 800aa76:	50a3      	strne	r3, [r4, r2]
 800aa78:	e7af      	b.n	800a9da <_malloc_r+0x22>
 800aa7a:	6862      	ldr	r2, [r4, #4]
 800aa7c:	42a3      	cmp	r3, r4
 800aa7e:	bf0c      	ite	eq
 800aa80:	f8c8 2000 	streq.w	r2, [r8]
 800aa84:	605a      	strne	r2, [r3, #4]
 800aa86:	e7eb      	b.n	800aa60 <_malloc_r+0xa8>
 800aa88:	4623      	mov	r3, r4
 800aa8a:	6864      	ldr	r4, [r4, #4]
 800aa8c:	e7ae      	b.n	800a9ec <_malloc_r+0x34>
 800aa8e:	463c      	mov	r4, r7
 800aa90:	687f      	ldr	r7, [r7, #4]
 800aa92:	e7b6      	b.n	800aa02 <_malloc_r+0x4a>
 800aa94:	461a      	mov	r2, r3
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	42a3      	cmp	r3, r4
 800aa9a:	d1fb      	bne.n	800aa94 <_malloc_r+0xdc>
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	6053      	str	r3, [r2, #4]
 800aaa0:	e7de      	b.n	800aa60 <_malloc_r+0xa8>
 800aaa2:	230c      	movs	r3, #12
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	6033      	str	r3, [r6, #0]
 800aaa8:	f000 f80c 	bl	800aac4 <__malloc_unlock>
 800aaac:	e794      	b.n	800a9d8 <_malloc_r+0x20>
 800aaae:	6005      	str	r5, [r0, #0]
 800aab0:	e7d6      	b.n	800aa60 <_malloc_r+0xa8>
 800aab2:	bf00      	nop
 800aab4:	2000065c 	.word	0x2000065c

0800aab8 <__malloc_lock>:
 800aab8:	4801      	ldr	r0, [pc, #4]	@ (800aac0 <__malloc_lock+0x8>)
 800aaba:	f7ff b8a6 	b.w	8009c0a <__retarget_lock_acquire_recursive>
 800aabe:	bf00      	nop
 800aac0:	20000654 	.word	0x20000654

0800aac4 <__malloc_unlock>:
 800aac4:	4801      	ldr	r0, [pc, #4]	@ (800aacc <__malloc_unlock+0x8>)
 800aac6:	f7ff b8a1 	b.w	8009c0c <__retarget_lock_release_recursive>
 800aaca:	bf00      	nop
 800aacc:	20000654 	.word	0x20000654

0800aad0 <_Balloc>:
 800aad0:	b570      	push	{r4, r5, r6, lr}
 800aad2:	69c6      	ldr	r6, [r0, #28]
 800aad4:	4604      	mov	r4, r0
 800aad6:	460d      	mov	r5, r1
 800aad8:	b976      	cbnz	r6, 800aaf8 <_Balloc+0x28>
 800aada:	2010      	movs	r0, #16
 800aadc:	f7ff ff42 	bl	800a964 <malloc>
 800aae0:	4602      	mov	r2, r0
 800aae2:	61e0      	str	r0, [r4, #28]
 800aae4:	b920      	cbnz	r0, 800aaf0 <_Balloc+0x20>
 800aae6:	4b18      	ldr	r3, [pc, #96]	@ (800ab48 <_Balloc+0x78>)
 800aae8:	216b      	movs	r1, #107	@ 0x6b
 800aaea:	4818      	ldr	r0, [pc, #96]	@ (800ab4c <_Balloc+0x7c>)
 800aaec:	f000 fe08 	bl	800b700 <__assert_func>
 800aaf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aaf4:	6006      	str	r6, [r0, #0]
 800aaf6:	60c6      	str	r6, [r0, #12]
 800aaf8:	69e6      	ldr	r6, [r4, #28]
 800aafa:	68f3      	ldr	r3, [r6, #12]
 800aafc:	b183      	cbz	r3, 800ab20 <_Balloc+0x50>
 800aafe:	69e3      	ldr	r3, [r4, #28]
 800ab00:	68db      	ldr	r3, [r3, #12]
 800ab02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ab06:	b9b8      	cbnz	r0, 800ab38 <_Balloc+0x68>
 800ab08:	2101      	movs	r1, #1
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	fa01 f605 	lsl.w	r6, r1, r5
 800ab10:	1d72      	adds	r2, r6, #5
 800ab12:	0092      	lsls	r2, r2, #2
 800ab14:	f000 fe12 	bl	800b73c <_calloc_r>
 800ab18:	b160      	cbz	r0, 800ab34 <_Balloc+0x64>
 800ab1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ab1e:	e00e      	b.n	800ab3e <_Balloc+0x6e>
 800ab20:	2221      	movs	r2, #33	@ 0x21
 800ab22:	2104      	movs	r1, #4
 800ab24:	4620      	mov	r0, r4
 800ab26:	f000 fe09 	bl	800b73c <_calloc_r>
 800ab2a:	69e3      	ldr	r3, [r4, #28]
 800ab2c:	60f0      	str	r0, [r6, #12]
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d1e4      	bne.n	800aafe <_Balloc+0x2e>
 800ab34:	2000      	movs	r0, #0
 800ab36:	bd70      	pop	{r4, r5, r6, pc}
 800ab38:	6802      	ldr	r2, [r0, #0]
 800ab3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ab3e:	2300      	movs	r3, #0
 800ab40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab44:	e7f7      	b.n	800ab36 <_Balloc+0x66>
 800ab46:	bf00      	nop
 800ab48:	0800ba65 	.word	0x0800ba65
 800ab4c:	0800bae5 	.word	0x0800bae5

0800ab50 <_Bfree>:
 800ab50:	b570      	push	{r4, r5, r6, lr}
 800ab52:	69c6      	ldr	r6, [r0, #28]
 800ab54:	4605      	mov	r5, r0
 800ab56:	460c      	mov	r4, r1
 800ab58:	b976      	cbnz	r6, 800ab78 <_Bfree+0x28>
 800ab5a:	2010      	movs	r0, #16
 800ab5c:	f7ff ff02 	bl	800a964 <malloc>
 800ab60:	4602      	mov	r2, r0
 800ab62:	61e8      	str	r0, [r5, #28]
 800ab64:	b920      	cbnz	r0, 800ab70 <_Bfree+0x20>
 800ab66:	4b09      	ldr	r3, [pc, #36]	@ (800ab8c <_Bfree+0x3c>)
 800ab68:	218f      	movs	r1, #143	@ 0x8f
 800ab6a:	4809      	ldr	r0, [pc, #36]	@ (800ab90 <_Bfree+0x40>)
 800ab6c:	f000 fdc8 	bl	800b700 <__assert_func>
 800ab70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab74:	6006      	str	r6, [r0, #0]
 800ab76:	60c6      	str	r6, [r0, #12]
 800ab78:	b13c      	cbz	r4, 800ab8a <_Bfree+0x3a>
 800ab7a:	69eb      	ldr	r3, [r5, #28]
 800ab7c:	6862      	ldr	r2, [r4, #4]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab84:	6021      	str	r1, [r4, #0]
 800ab86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab8a:	bd70      	pop	{r4, r5, r6, pc}
 800ab8c:	0800ba65 	.word	0x0800ba65
 800ab90:	0800bae5 	.word	0x0800bae5

0800ab94 <__multadd>:
 800ab94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab98:	f101 0c14 	add.w	ip, r1, #20
 800ab9c:	4607      	mov	r7, r0
 800ab9e:	460c      	mov	r4, r1
 800aba0:	461e      	mov	r6, r3
 800aba2:	690d      	ldr	r5, [r1, #16]
 800aba4:	2000      	movs	r0, #0
 800aba6:	f8dc 3000 	ldr.w	r3, [ip]
 800abaa:	3001      	adds	r0, #1
 800abac:	b299      	uxth	r1, r3
 800abae:	4285      	cmp	r5, r0
 800abb0:	fb02 6101 	mla	r1, r2, r1, r6
 800abb4:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800abb8:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800abbc:	b289      	uxth	r1, r1
 800abbe:	fb02 3306 	mla	r3, r2, r6, r3
 800abc2:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800abc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800abca:	f84c 1b04 	str.w	r1, [ip], #4
 800abce:	dcea      	bgt.n	800aba6 <__multadd+0x12>
 800abd0:	b30e      	cbz	r6, 800ac16 <__multadd+0x82>
 800abd2:	68a3      	ldr	r3, [r4, #8]
 800abd4:	42ab      	cmp	r3, r5
 800abd6:	dc19      	bgt.n	800ac0c <__multadd+0x78>
 800abd8:	6861      	ldr	r1, [r4, #4]
 800abda:	4638      	mov	r0, r7
 800abdc:	3101      	adds	r1, #1
 800abde:	f7ff ff77 	bl	800aad0 <_Balloc>
 800abe2:	4680      	mov	r8, r0
 800abe4:	b928      	cbnz	r0, 800abf2 <__multadd+0x5e>
 800abe6:	4602      	mov	r2, r0
 800abe8:	4b0c      	ldr	r3, [pc, #48]	@ (800ac1c <__multadd+0x88>)
 800abea:	21ba      	movs	r1, #186	@ 0xba
 800abec:	480c      	ldr	r0, [pc, #48]	@ (800ac20 <__multadd+0x8c>)
 800abee:	f000 fd87 	bl	800b700 <__assert_func>
 800abf2:	6922      	ldr	r2, [r4, #16]
 800abf4:	f104 010c 	add.w	r1, r4, #12
 800abf8:	300c      	adds	r0, #12
 800abfa:	3202      	adds	r2, #2
 800abfc:	0092      	lsls	r2, r2, #2
 800abfe:	f000 fd71 	bl	800b6e4 <memcpy>
 800ac02:	4621      	mov	r1, r4
 800ac04:	4644      	mov	r4, r8
 800ac06:	4638      	mov	r0, r7
 800ac08:	f7ff ffa2 	bl	800ab50 <_Bfree>
 800ac0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac10:	3501      	adds	r5, #1
 800ac12:	615e      	str	r6, [r3, #20]
 800ac14:	6125      	str	r5, [r4, #16]
 800ac16:	4620      	mov	r0, r4
 800ac18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac1c:	0800bad4 	.word	0x0800bad4
 800ac20:	0800bae5 	.word	0x0800bae5

0800ac24 <__hi0bits>:
 800ac24:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ac28:	4603      	mov	r3, r0
 800ac2a:	bf36      	itet	cc
 800ac2c:	0403      	lslcc	r3, r0, #16
 800ac2e:	2000      	movcs	r0, #0
 800ac30:	2010      	movcc	r0, #16
 800ac32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac36:	bf3c      	itt	cc
 800ac38:	021b      	lslcc	r3, r3, #8
 800ac3a:	3008      	addcc	r0, #8
 800ac3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac40:	bf3c      	itt	cc
 800ac42:	011b      	lslcc	r3, r3, #4
 800ac44:	3004      	addcc	r0, #4
 800ac46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac4a:	bf3c      	itt	cc
 800ac4c:	009b      	lslcc	r3, r3, #2
 800ac4e:	3002      	addcc	r0, #2
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	db05      	blt.n	800ac60 <__hi0bits+0x3c>
 800ac54:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ac58:	f100 0001 	add.w	r0, r0, #1
 800ac5c:	bf08      	it	eq
 800ac5e:	2020      	moveq	r0, #32
 800ac60:	4770      	bx	lr

0800ac62 <__lo0bits>:
 800ac62:	6803      	ldr	r3, [r0, #0]
 800ac64:	4602      	mov	r2, r0
 800ac66:	f013 0007 	ands.w	r0, r3, #7
 800ac6a:	d00b      	beq.n	800ac84 <__lo0bits+0x22>
 800ac6c:	07d9      	lsls	r1, r3, #31
 800ac6e:	d421      	bmi.n	800acb4 <__lo0bits+0x52>
 800ac70:	0798      	lsls	r0, r3, #30
 800ac72:	bf47      	ittee	mi
 800ac74:	085b      	lsrmi	r3, r3, #1
 800ac76:	2001      	movmi	r0, #1
 800ac78:	089b      	lsrpl	r3, r3, #2
 800ac7a:	2002      	movpl	r0, #2
 800ac7c:	bf4c      	ite	mi
 800ac7e:	6013      	strmi	r3, [r2, #0]
 800ac80:	6013      	strpl	r3, [r2, #0]
 800ac82:	4770      	bx	lr
 800ac84:	b299      	uxth	r1, r3
 800ac86:	b909      	cbnz	r1, 800ac8c <__lo0bits+0x2a>
 800ac88:	0c1b      	lsrs	r3, r3, #16
 800ac8a:	2010      	movs	r0, #16
 800ac8c:	b2d9      	uxtb	r1, r3
 800ac8e:	b909      	cbnz	r1, 800ac94 <__lo0bits+0x32>
 800ac90:	3008      	adds	r0, #8
 800ac92:	0a1b      	lsrs	r3, r3, #8
 800ac94:	0719      	lsls	r1, r3, #28
 800ac96:	bf04      	itt	eq
 800ac98:	091b      	lsreq	r3, r3, #4
 800ac9a:	3004      	addeq	r0, #4
 800ac9c:	0799      	lsls	r1, r3, #30
 800ac9e:	bf04      	itt	eq
 800aca0:	089b      	lsreq	r3, r3, #2
 800aca2:	3002      	addeq	r0, #2
 800aca4:	07d9      	lsls	r1, r3, #31
 800aca6:	d403      	bmi.n	800acb0 <__lo0bits+0x4e>
 800aca8:	085b      	lsrs	r3, r3, #1
 800acaa:	f100 0001 	add.w	r0, r0, #1
 800acae:	d003      	beq.n	800acb8 <__lo0bits+0x56>
 800acb0:	6013      	str	r3, [r2, #0]
 800acb2:	4770      	bx	lr
 800acb4:	2000      	movs	r0, #0
 800acb6:	4770      	bx	lr
 800acb8:	2020      	movs	r0, #32
 800acba:	4770      	bx	lr

0800acbc <__i2b>:
 800acbc:	b510      	push	{r4, lr}
 800acbe:	460c      	mov	r4, r1
 800acc0:	2101      	movs	r1, #1
 800acc2:	f7ff ff05 	bl	800aad0 <_Balloc>
 800acc6:	4602      	mov	r2, r0
 800acc8:	b928      	cbnz	r0, 800acd6 <__i2b+0x1a>
 800acca:	4b05      	ldr	r3, [pc, #20]	@ (800ace0 <__i2b+0x24>)
 800accc:	f240 1145 	movw	r1, #325	@ 0x145
 800acd0:	4804      	ldr	r0, [pc, #16]	@ (800ace4 <__i2b+0x28>)
 800acd2:	f000 fd15 	bl	800b700 <__assert_func>
 800acd6:	2301      	movs	r3, #1
 800acd8:	6144      	str	r4, [r0, #20]
 800acda:	6103      	str	r3, [r0, #16]
 800acdc:	bd10      	pop	{r4, pc}
 800acde:	bf00      	nop
 800ace0:	0800bad4 	.word	0x0800bad4
 800ace4:	0800bae5 	.word	0x0800bae5

0800ace8 <__multiply>:
 800ace8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acec:	4614      	mov	r4, r2
 800acee:	690a      	ldr	r2, [r1, #16]
 800acf0:	460f      	mov	r7, r1
 800acf2:	b085      	sub	sp, #20
 800acf4:	6923      	ldr	r3, [r4, #16]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	bfa2      	ittt	ge
 800acfa:	4623      	movge	r3, r4
 800acfc:	460c      	movge	r4, r1
 800acfe:	461f      	movge	r7, r3
 800ad00:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ad04:	68a3      	ldr	r3, [r4, #8]
 800ad06:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ad0a:	6861      	ldr	r1, [r4, #4]
 800ad0c:	eb0a 0609 	add.w	r6, sl, r9
 800ad10:	42b3      	cmp	r3, r6
 800ad12:	bfb8      	it	lt
 800ad14:	3101      	addlt	r1, #1
 800ad16:	f7ff fedb 	bl	800aad0 <_Balloc>
 800ad1a:	b930      	cbnz	r0, 800ad2a <__multiply+0x42>
 800ad1c:	4602      	mov	r2, r0
 800ad1e:	4b45      	ldr	r3, [pc, #276]	@ (800ae34 <__multiply+0x14c>)
 800ad20:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ad24:	4844      	ldr	r0, [pc, #272]	@ (800ae38 <__multiply+0x150>)
 800ad26:	f000 fceb 	bl	800b700 <__assert_func>
 800ad2a:	f100 0514 	add.w	r5, r0, #20
 800ad2e:	2200      	movs	r2, #0
 800ad30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad34:	462b      	mov	r3, r5
 800ad36:	4543      	cmp	r3, r8
 800ad38:	d321      	bcc.n	800ad7e <__multiply+0x96>
 800ad3a:	f107 0114 	add.w	r1, r7, #20
 800ad3e:	f104 0214 	add.w	r2, r4, #20
 800ad42:	f104 0715 	add.w	r7, r4, #21
 800ad46:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ad4a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ad4e:	9302      	str	r3, [sp, #8]
 800ad50:	1b13      	subs	r3, r2, r4
 800ad52:	3b15      	subs	r3, #21
 800ad54:	f023 0303 	bic.w	r3, r3, #3
 800ad58:	3304      	adds	r3, #4
 800ad5a:	42ba      	cmp	r2, r7
 800ad5c:	bf38      	it	cc
 800ad5e:	2304      	movcc	r3, #4
 800ad60:	9301      	str	r3, [sp, #4]
 800ad62:	9b02      	ldr	r3, [sp, #8]
 800ad64:	9103      	str	r1, [sp, #12]
 800ad66:	428b      	cmp	r3, r1
 800ad68:	d80c      	bhi.n	800ad84 <__multiply+0x9c>
 800ad6a:	2e00      	cmp	r6, #0
 800ad6c:	dd03      	ble.n	800ad76 <__multiply+0x8e>
 800ad6e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d05b      	beq.n	800ae2e <__multiply+0x146>
 800ad76:	6106      	str	r6, [r0, #16]
 800ad78:	b005      	add	sp, #20
 800ad7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7e:	f843 2b04 	str.w	r2, [r3], #4
 800ad82:	e7d8      	b.n	800ad36 <__multiply+0x4e>
 800ad84:	f8b1 a000 	ldrh.w	sl, [r1]
 800ad88:	f1ba 0f00 	cmp.w	sl, #0
 800ad8c:	d024      	beq.n	800add8 <__multiply+0xf0>
 800ad8e:	f104 0e14 	add.w	lr, r4, #20
 800ad92:	46a9      	mov	r9, r5
 800ad94:	f04f 0c00 	mov.w	ip, #0
 800ad98:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ad9c:	f8d9 3000 	ldr.w	r3, [r9]
 800ada0:	fa1f fb87 	uxth.w	fp, r7
 800ada4:	4572      	cmp	r2, lr
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	fb0a 330b 	mla	r3, sl, fp, r3
 800adac:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800adb0:	f8d9 7000 	ldr.w	r7, [r9]
 800adb4:	4463      	add	r3, ip
 800adb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800adba:	fb0a c70b 	mla	r7, sl, fp, ip
 800adbe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800adc8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800adcc:	f849 3b04 	str.w	r3, [r9], #4
 800add0:	d8e2      	bhi.n	800ad98 <__multiply+0xb0>
 800add2:	9b01      	ldr	r3, [sp, #4]
 800add4:	f845 c003 	str.w	ip, [r5, r3]
 800add8:	9b03      	ldr	r3, [sp, #12]
 800adda:	3104      	adds	r1, #4
 800addc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ade0:	f1b9 0f00 	cmp.w	r9, #0
 800ade4:	d021      	beq.n	800ae2a <__multiply+0x142>
 800ade6:	682b      	ldr	r3, [r5, #0]
 800ade8:	f104 0c14 	add.w	ip, r4, #20
 800adec:	46ae      	mov	lr, r5
 800adee:	f04f 0a00 	mov.w	sl, #0
 800adf2:	f8bc b000 	ldrh.w	fp, [ip]
 800adf6:	b29b      	uxth	r3, r3
 800adf8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800adfc:	fb09 770b 	mla	r7, r9, fp, r7
 800ae00:	4457      	add	r7, sl
 800ae02:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ae06:	f84e 3b04 	str.w	r3, [lr], #4
 800ae0a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae12:	f8be 3000 	ldrh.w	r3, [lr]
 800ae16:	4562      	cmp	r2, ip
 800ae18:	fb09 330a 	mla	r3, r9, sl, r3
 800ae1c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ae20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae24:	d8e5      	bhi.n	800adf2 <__multiply+0x10a>
 800ae26:	9f01      	ldr	r7, [sp, #4]
 800ae28:	51eb      	str	r3, [r5, r7]
 800ae2a:	3504      	adds	r5, #4
 800ae2c:	e799      	b.n	800ad62 <__multiply+0x7a>
 800ae2e:	3e01      	subs	r6, #1
 800ae30:	e79b      	b.n	800ad6a <__multiply+0x82>
 800ae32:	bf00      	nop
 800ae34:	0800bad4 	.word	0x0800bad4
 800ae38:	0800bae5 	.word	0x0800bae5

0800ae3c <__pow5mult>:
 800ae3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae40:	4615      	mov	r5, r2
 800ae42:	f012 0203 	ands.w	r2, r2, #3
 800ae46:	4607      	mov	r7, r0
 800ae48:	460e      	mov	r6, r1
 800ae4a:	d007      	beq.n	800ae5c <__pow5mult+0x20>
 800ae4c:	3a01      	subs	r2, #1
 800ae4e:	4c25      	ldr	r4, [pc, #148]	@ (800aee4 <__pow5mult+0xa8>)
 800ae50:	2300      	movs	r3, #0
 800ae52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae56:	f7ff fe9d 	bl	800ab94 <__multadd>
 800ae5a:	4606      	mov	r6, r0
 800ae5c:	10ad      	asrs	r5, r5, #2
 800ae5e:	d03d      	beq.n	800aedc <__pow5mult+0xa0>
 800ae60:	69fc      	ldr	r4, [r7, #28]
 800ae62:	b97c      	cbnz	r4, 800ae84 <__pow5mult+0x48>
 800ae64:	2010      	movs	r0, #16
 800ae66:	f7ff fd7d 	bl	800a964 <malloc>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	61f8      	str	r0, [r7, #28]
 800ae6e:	b928      	cbnz	r0, 800ae7c <__pow5mult+0x40>
 800ae70:	4b1d      	ldr	r3, [pc, #116]	@ (800aee8 <__pow5mult+0xac>)
 800ae72:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ae76:	481d      	ldr	r0, [pc, #116]	@ (800aeec <__pow5mult+0xb0>)
 800ae78:	f000 fc42 	bl	800b700 <__assert_func>
 800ae7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae80:	6004      	str	r4, [r0, #0]
 800ae82:	60c4      	str	r4, [r0, #12]
 800ae84:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ae88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae8c:	b94c      	cbnz	r4, 800aea2 <__pow5mult+0x66>
 800ae8e:	f240 2171 	movw	r1, #625	@ 0x271
 800ae92:	4638      	mov	r0, r7
 800ae94:	f7ff ff12 	bl	800acbc <__i2b>
 800ae98:	2300      	movs	r3, #0
 800ae9a:	4604      	mov	r4, r0
 800ae9c:	f8c8 0008 	str.w	r0, [r8, #8]
 800aea0:	6003      	str	r3, [r0, #0]
 800aea2:	f04f 0900 	mov.w	r9, #0
 800aea6:	07eb      	lsls	r3, r5, #31
 800aea8:	d50a      	bpl.n	800aec0 <__pow5mult+0x84>
 800aeaa:	4631      	mov	r1, r6
 800aeac:	4622      	mov	r2, r4
 800aeae:	4638      	mov	r0, r7
 800aeb0:	f7ff ff1a 	bl	800ace8 <__multiply>
 800aeb4:	4680      	mov	r8, r0
 800aeb6:	4631      	mov	r1, r6
 800aeb8:	4638      	mov	r0, r7
 800aeba:	4646      	mov	r6, r8
 800aebc:	f7ff fe48 	bl	800ab50 <_Bfree>
 800aec0:	106d      	asrs	r5, r5, #1
 800aec2:	d00b      	beq.n	800aedc <__pow5mult+0xa0>
 800aec4:	6820      	ldr	r0, [r4, #0]
 800aec6:	b938      	cbnz	r0, 800aed8 <__pow5mult+0x9c>
 800aec8:	4622      	mov	r2, r4
 800aeca:	4621      	mov	r1, r4
 800aecc:	4638      	mov	r0, r7
 800aece:	f7ff ff0b 	bl	800ace8 <__multiply>
 800aed2:	6020      	str	r0, [r4, #0]
 800aed4:	f8c0 9000 	str.w	r9, [r0]
 800aed8:	4604      	mov	r4, r0
 800aeda:	e7e4      	b.n	800aea6 <__pow5mult+0x6a>
 800aedc:	4630      	mov	r0, r6
 800aede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aee2:	bf00      	nop
 800aee4:	0800bb40 	.word	0x0800bb40
 800aee8:	0800ba65 	.word	0x0800ba65
 800aeec:	0800bae5 	.word	0x0800bae5

0800aef0 <__lshift>:
 800aef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aef4:	460c      	mov	r4, r1
 800aef6:	4607      	mov	r7, r0
 800aef8:	4691      	mov	r9, r2
 800aefa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aefe:	6923      	ldr	r3, [r4, #16]
 800af00:	6849      	ldr	r1, [r1, #4]
 800af02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af06:	68a3      	ldr	r3, [r4, #8]
 800af08:	f108 0601 	add.w	r6, r8, #1
 800af0c:	42b3      	cmp	r3, r6
 800af0e:	db0b      	blt.n	800af28 <__lshift+0x38>
 800af10:	4638      	mov	r0, r7
 800af12:	f7ff fddd 	bl	800aad0 <_Balloc>
 800af16:	4605      	mov	r5, r0
 800af18:	b948      	cbnz	r0, 800af2e <__lshift+0x3e>
 800af1a:	4602      	mov	r2, r0
 800af1c:	4b28      	ldr	r3, [pc, #160]	@ (800afc0 <__lshift+0xd0>)
 800af1e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800af22:	4828      	ldr	r0, [pc, #160]	@ (800afc4 <__lshift+0xd4>)
 800af24:	f000 fbec 	bl	800b700 <__assert_func>
 800af28:	3101      	adds	r1, #1
 800af2a:	005b      	lsls	r3, r3, #1
 800af2c:	e7ee      	b.n	800af0c <__lshift+0x1c>
 800af2e:	2300      	movs	r3, #0
 800af30:	f100 0114 	add.w	r1, r0, #20
 800af34:	f100 0210 	add.w	r2, r0, #16
 800af38:	4618      	mov	r0, r3
 800af3a:	4553      	cmp	r3, sl
 800af3c:	db33      	blt.n	800afa6 <__lshift+0xb6>
 800af3e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800af42:	f104 0314 	add.w	r3, r4, #20
 800af46:	6920      	ldr	r0, [r4, #16]
 800af48:	f019 091f 	ands.w	r9, r9, #31
 800af4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800af50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800af54:	d02b      	beq.n	800afae <__lshift+0xbe>
 800af56:	f1c9 0e20 	rsb	lr, r9, #32
 800af5a:	468a      	mov	sl, r1
 800af5c:	2200      	movs	r2, #0
 800af5e:	6818      	ldr	r0, [r3, #0]
 800af60:	fa00 f009 	lsl.w	r0, r0, r9
 800af64:	4310      	orrs	r0, r2
 800af66:	f84a 0b04 	str.w	r0, [sl], #4
 800af6a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af6e:	459c      	cmp	ip, r3
 800af70:	fa22 f20e 	lsr.w	r2, r2, lr
 800af74:	d8f3      	bhi.n	800af5e <__lshift+0x6e>
 800af76:	ebac 0304 	sub.w	r3, ip, r4
 800af7a:	f104 0015 	add.w	r0, r4, #21
 800af7e:	3b15      	subs	r3, #21
 800af80:	f023 0303 	bic.w	r3, r3, #3
 800af84:	3304      	adds	r3, #4
 800af86:	4584      	cmp	ip, r0
 800af88:	bf38      	it	cc
 800af8a:	2304      	movcc	r3, #4
 800af8c:	50ca      	str	r2, [r1, r3]
 800af8e:	b10a      	cbz	r2, 800af94 <__lshift+0xa4>
 800af90:	f108 0602 	add.w	r6, r8, #2
 800af94:	3e01      	subs	r6, #1
 800af96:	4638      	mov	r0, r7
 800af98:	4621      	mov	r1, r4
 800af9a:	612e      	str	r6, [r5, #16]
 800af9c:	f7ff fdd8 	bl	800ab50 <_Bfree>
 800afa0:	4628      	mov	r0, r5
 800afa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afa6:	3301      	adds	r3, #1
 800afa8:	f842 0f04 	str.w	r0, [r2, #4]!
 800afac:	e7c5      	b.n	800af3a <__lshift+0x4a>
 800afae:	3904      	subs	r1, #4
 800afb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800afb4:	459c      	cmp	ip, r3
 800afb6:	f841 2f04 	str.w	r2, [r1, #4]!
 800afba:	d8f9      	bhi.n	800afb0 <__lshift+0xc0>
 800afbc:	e7ea      	b.n	800af94 <__lshift+0xa4>
 800afbe:	bf00      	nop
 800afc0:	0800bad4 	.word	0x0800bad4
 800afc4:	0800bae5 	.word	0x0800bae5

0800afc8 <__mcmp>:
 800afc8:	4603      	mov	r3, r0
 800afca:	690a      	ldr	r2, [r1, #16]
 800afcc:	6900      	ldr	r0, [r0, #16]
 800afce:	1a80      	subs	r0, r0, r2
 800afd0:	b530      	push	{r4, r5, lr}
 800afd2:	d10e      	bne.n	800aff2 <__mcmp+0x2a>
 800afd4:	3314      	adds	r3, #20
 800afd6:	3114      	adds	r1, #20
 800afd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800afdc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800afe0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800afe4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800afe8:	4295      	cmp	r5, r2
 800afea:	d003      	beq.n	800aff4 <__mcmp+0x2c>
 800afec:	d205      	bcs.n	800affa <__mcmp+0x32>
 800afee:	f04f 30ff 	mov.w	r0, #4294967295
 800aff2:	bd30      	pop	{r4, r5, pc}
 800aff4:	42a3      	cmp	r3, r4
 800aff6:	d3f3      	bcc.n	800afe0 <__mcmp+0x18>
 800aff8:	e7fb      	b.n	800aff2 <__mcmp+0x2a>
 800affa:	2001      	movs	r0, #1
 800affc:	e7f9      	b.n	800aff2 <__mcmp+0x2a>
	...

0800b000 <__mdiff>:
 800b000:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b004:	4689      	mov	r9, r1
 800b006:	4606      	mov	r6, r0
 800b008:	4611      	mov	r1, r2
 800b00a:	4614      	mov	r4, r2
 800b00c:	4648      	mov	r0, r9
 800b00e:	f7ff ffdb 	bl	800afc8 <__mcmp>
 800b012:	1e05      	subs	r5, r0, #0
 800b014:	d112      	bne.n	800b03c <__mdiff+0x3c>
 800b016:	4629      	mov	r1, r5
 800b018:	4630      	mov	r0, r6
 800b01a:	f7ff fd59 	bl	800aad0 <_Balloc>
 800b01e:	4602      	mov	r2, r0
 800b020:	b928      	cbnz	r0, 800b02e <__mdiff+0x2e>
 800b022:	4b41      	ldr	r3, [pc, #260]	@ (800b128 <__mdiff+0x128>)
 800b024:	f240 2137 	movw	r1, #567	@ 0x237
 800b028:	4840      	ldr	r0, [pc, #256]	@ (800b12c <__mdiff+0x12c>)
 800b02a:	f000 fb69 	bl	800b700 <__assert_func>
 800b02e:	2301      	movs	r3, #1
 800b030:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b034:	4610      	mov	r0, r2
 800b036:	b003      	add	sp, #12
 800b038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b03c:	bfbc      	itt	lt
 800b03e:	464b      	movlt	r3, r9
 800b040:	46a1      	movlt	r9, r4
 800b042:	4630      	mov	r0, r6
 800b044:	bfb8      	it	lt
 800b046:	2501      	movlt	r5, #1
 800b048:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b04c:	bfb4      	ite	lt
 800b04e:	461c      	movlt	r4, r3
 800b050:	2500      	movge	r5, #0
 800b052:	f7ff fd3d 	bl	800aad0 <_Balloc>
 800b056:	4602      	mov	r2, r0
 800b058:	b918      	cbnz	r0, 800b062 <__mdiff+0x62>
 800b05a:	4b33      	ldr	r3, [pc, #204]	@ (800b128 <__mdiff+0x128>)
 800b05c:	f240 2145 	movw	r1, #581	@ 0x245
 800b060:	e7e2      	b.n	800b028 <__mdiff+0x28>
 800b062:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b066:	f104 0e14 	add.w	lr, r4, #20
 800b06a:	6926      	ldr	r6, [r4, #16]
 800b06c:	f100 0b14 	add.w	fp, r0, #20
 800b070:	60c5      	str	r5, [r0, #12]
 800b072:	f109 0514 	add.w	r5, r9, #20
 800b076:	f109 0310 	add.w	r3, r9, #16
 800b07a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b07e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b082:	46d9      	mov	r9, fp
 800b084:	f04f 0c00 	mov.w	ip, #0
 800b088:	9301      	str	r3, [sp, #4]
 800b08a:	9b01      	ldr	r3, [sp, #4]
 800b08c:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b090:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b094:	4576      	cmp	r6, lr
 800b096:	9301      	str	r3, [sp, #4]
 800b098:	fa1f f38a 	uxth.w	r3, sl
 800b09c:	4619      	mov	r1, r3
 800b09e:	b283      	uxth	r3, r0
 800b0a0:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800b0a4:	eba1 0303 	sub.w	r3, r1, r3
 800b0a8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b0ac:	4463      	add	r3, ip
 800b0ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b0b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b0bc:	f849 3b04 	str.w	r3, [r9], #4
 800b0c0:	d8e3      	bhi.n	800b08a <__mdiff+0x8a>
 800b0c2:	1b33      	subs	r3, r6, r4
 800b0c4:	3415      	adds	r4, #21
 800b0c6:	3b15      	subs	r3, #21
 800b0c8:	f023 0303 	bic.w	r3, r3, #3
 800b0cc:	3304      	adds	r3, #4
 800b0ce:	42a6      	cmp	r6, r4
 800b0d0:	bf38      	it	cc
 800b0d2:	2304      	movcc	r3, #4
 800b0d4:	441d      	add	r5, r3
 800b0d6:	445b      	add	r3, fp
 800b0d8:	462c      	mov	r4, r5
 800b0da:	461e      	mov	r6, r3
 800b0dc:	4544      	cmp	r4, r8
 800b0de:	d30e      	bcc.n	800b0fe <__mdiff+0xfe>
 800b0e0:	f108 0103 	add.w	r1, r8, #3
 800b0e4:	1b49      	subs	r1, r1, r5
 800b0e6:	3d03      	subs	r5, #3
 800b0e8:	f021 0103 	bic.w	r1, r1, #3
 800b0ec:	45a8      	cmp	r8, r5
 800b0ee:	bf38      	it	cc
 800b0f0:	2100      	movcc	r1, #0
 800b0f2:	440b      	add	r3, r1
 800b0f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0f8:	b199      	cbz	r1, 800b122 <__mdiff+0x122>
 800b0fa:	6117      	str	r7, [r2, #16]
 800b0fc:	e79a      	b.n	800b034 <__mdiff+0x34>
 800b0fe:	f854 1b04 	ldr.w	r1, [r4], #4
 800b102:	46e6      	mov	lr, ip
 800b104:	fa1f fc81 	uxth.w	ip, r1
 800b108:	0c08      	lsrs	r0, r1, #16
 800b10a:	4471      	add	r1, lr
 800b10c:	44f4      	add	ip, lr
 800b10e:	b289      	uxth	r1, r1
 800b110:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b114:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b118:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b11c:	f846 1b04 	str.w	r1, [r6], #4
 800b120:	e7dc      	b.n	800b0dc <__mdiff+0xdc>
 800b122:	3f01      	subs	r7, #1
 800b124:	e7e6      	b.n	800b0f4 <__mdiff+0xf4>
 800b126:	bf00      	nop
 800b128:	0800bad4 	.word	0x0800bad4
 800b12c:	0800bae5 	.word	0x0800bae5

0800b130 <__d2b>:
 800b130:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b134:	460f      	mov	r7, r1
 800b136:	2101      	movs	r1, #1
 800b138:	4616      	mov	r6, r2
 800b13a:	ec59 8b10 	vmov	r8, r9, d0
 800b13e:	f7ff fcc7 	bl	800aad0 <_Balloc>
 800b142:	4604      	mov	r4, r0
 800b144:	b930      	cbnz	r0, 800b154 <__d2b+0x24>
 800b146:	4602      	mov	r2, r0
 800b148:	4b23      	ldr	r3, [pc, #140]	@ (800b1d8 <__d2b+0xa8>)
 800b14a:	f240 310f 	movw	r1, #783	@ 0x30f
 800b14e:	4823      	ldr	r0, [pc, #140]	@ (800b1dc <__d2b+0xac>)
 800b150:	f000 fad6 	bl	800b700 <__assert_func>
 800b154:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b158:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b15c:	b10d      	cbz	r5, 800b162 <__d2b+0x32>
 800b15e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b162:	9301      	str	r3, [sp, #4]
 800b164:	f1b8 0300 	subs.w	r3, r8, #0
 800b168:	d023      	beq.n	800b1b2 <__d2b+0x82>
 800b16a:	4668      	mov	r0, sp
 800b16c:	9300      	str	r3, [sp, #0]
 800b16e:	f7ff fd78 	bl	800ac62 <__lo0bits>
 800b172:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b176:	b1d0      	cbz	r0, 800b1ae <__d2b+0x7e>
 800b178:	f1c0 0320 	rsb	r3, r0, #32
 800b17c:	fa02 f303 	lsl.w	r3, r2, r3
 800b180:	40c2      	lsrs	r2, r0
 800b182:	430b      	orrs	r3, r1
 800b184:	9201      	str	r2, [sp, #4]
 800b186:	6163      	str	r3, [r4, #20]
 800b188:	9b01      	ldr	r3, [sp, #4]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	61a3      	str	r3, [r4, #24]
 800b18e:	bf0c      	ite	eq
 800b190:	2201      	moveq	r2, #1
 800b192:	2202      	movne	r2, #2
 800b194:	6122      	str	r2, [r4, #16]
 800b196:	b1a5      	cbz	r5, 800b1c2 <__d2b+0x92>
 800b198:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b19c:	4405      	add	r5, r0
 800b19e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b1a2:	603d      	str	r5, [r7, #0]
 800b1a4:	6030      	str	r0, [r6, #0]
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	b003      	add	sp, #12
 800b1aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1ae:	6161      	str	r1, [r4, #20]
 800b1b0:	e7ea      	b.n	800b188 <__d2b+0x58>
 800b1b2:	a801      	add	r0, sp, #4
 800b1b4:	f7ff fd55 	bl	800ac62 <__lo0bits>
 800b1b8:	9b01      	ldr	r3, [sp, #4]
 800b1ba:	3020      	adds	r0, #32
 800b1bc:	2201      	movs	r2, #1
 800b1be:	6163      	str	r3, [r4, #20]
 800b1c0:	e7e8      	b.n	800b194 <__d2b+0x64>
 800b1c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b1c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b1ca:	6038      	str	r0, [r7, #0]
 800b1cc:	6918      	ldr	r0, [r3, #16]
 800b1ce:	f7ff fd29 	bl	800ac24 <__hi0bits>
 800b1d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b1d6:	e7e5      	b.n	800b1a4 <__d2b+0x74>
 800b1d8:	0800bad4 	.word	0x0800bad4
 800b1dc:	0800bae5 	.word	0x0800bae5

0800b1e0 <__sfputc_r>:
 800b1e0:	6893      	ldr	r3, [r2, #8]
 800b1e2:	3b01      	subs	r3, #1
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	6093      	str	r3, [r2, #8]
 800b1e8:	b410      	push	{r4}
 800b1ea:	da08      	bge.n	800b1fe <__sfputc_r+0x1e>
 800b1ec:	6994      	ldr	r4, [r2, #24]
 800b1ee:	42a3      	cmp	r3, r4
 800b1f0:	db01      	blt.n	800b1f6 <__sfputc_r+0x16>
 800b1f2:	290a      	cmp	r1, #10
 800b1f4:	d103      	bne.n	800b1fe <__sfputc_r+0x1e>
 800b1f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1fa:	f7fe bbf4 	b.w	80099e6 <__swbuf_r>
 800b1fe:	6813      	ldr	r3, [r2, #0]
 800b200:	1c58      	adds	r0, r3, #1
 800b202:	6010      	str	r0, [r2, #0]
 800b204:	4608      	mov	r0, r1
 800b206:	7019      	strb	r1, [r3, #0]
 800b208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b20c:	4770      	bx	lr

0800b20e <__sfputs_r>:
 800b20e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b210:	4606      	mov	r6, r0
 800b212:	460f      	mov	r7, r1
 800b214:	4614      	mov	r4, r2
 800b216:	18d5      	adds	r5, r2, r3
 800b218:	42ac      	cmp	r4, r5
 800b21a:	d101      	bne.n	800b220 <__sfputs_r+0x12>
 800b21c:	2000      	movs	r0, #0
 800b21e:	e007      	b.n	800b230 <__sfputs_r+0x22>
 800b220:	463a      	mov	r2, r7
 800b222:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b226:	4630      	mov	r0, r6
 800b228:	f7ff ffda 	bl	800b1e0 <__sfputc_r>
 800b22c:	1c43      	adds	r3, r0, #1
 800b22e:	d1f3      	bne.n	800b218 <__sfputs_r+0xa>
 800b230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b234 <_vfiprintf_r>:
 800b234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b238:	460d      	mov	r5, r1
 800b23a:	b09d      	sub	sp, #116	@ 0x74
 800b23c:	4614      	mov	r4, r2
 800b23e:	4698      	mov	r8, r3
 800b240:	4606      	mov	r6, r0
 800b242:	b118      	cbz	r0, 800b24c <_vfiprintf_r+0x18>
 800b244:	6a03      	ldr	r3, [r0, #32]
 800b246:	b90b      	cbnz	r3, 800b24c <_vfiprintf_r+0x18>
 800b248:	f7fe fae4 	bl	8009814 <__sinit>
 800b24c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b24e:	07d9      	lsls	r1, r3, #31
 800b250:	d405      	bmi.n	800b25e <_vfiprintf_r+0x2a>
 800b252:	89ab      	ldrh	r3, [r5, #12]
 800b254:	059a      	lsls	r2, r3, #22
 800b256:	d402      	bmi.n	800b25e <_vfiprintf_r+0x2a>
 800b258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b25a:	f7fe fcd6 	bl	8009c0a <__retarget_lock_acquire_recursive>
 800b25e:	89ab      	ldrh	r3, [r5, #12]
 800b260:	071b      	lsls	r3, r3, #28
 800b262:	d501      	bpl.n	800b268 <_vfiprintf_r+0x34>
 800b264:	692b      	ldr	r3, [r5, #16]
 800b266:	b99b      	cbnz	r3, 800b290 <_vfiprintf_r+0x5c>
 800b268:	4629      	mov	r1, r5
 800b26a:	4630      	mov	r0, r6
 800b26c:	f7fe fbfa 	bl	8009a64 <__swsetup_r>
 800b270:	b170      	cbz	r0, 800b290 <_vfiprintf_r+0x5c>
 800b272:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b274:	07dc      	lsls	r4, r3, #31
 800b276:	d504      	bpl.n	800b282 <_vfiprintf_r+0x4e>
 800b278:	f04f 30ff 	mov.w	r0, #4294967295
 800b27c:	b01d      	add	sp, #116	@ 0x74
 800b27e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b282:	89ab      	ldrh	r3, [r5, #12]
 800b284:	0598      	lsls	r0, r3, #22
 800b286:	d4f7      	bmi.n	800b278 <_vfiprintf_r+0x44>
 800b288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b28a:	f7fe fcbf 	bl	8009c0c <__retarget_lock_release_recursive>
 800b28e:	e7f3      	b.n	800b278 <_vfiprintf_r+0x44>
 800b290:	2300      	movs	r3, #0
 800b292:	f8cd 800c 	str.w	r8, [sp, #12]
 800b296:	f04f 0901 	mov.w	r9, #1
 800b29a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800b450 <_vfiprintf_r+0x21c>
 800b29e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a0:	2320      	movs	r3, #32
 800b2a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2a6:	2330      	movs	r3, #48	@ 0x30
 800b2a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2ac:	4623      	mov	r3, r4
 800b2ae:	469a      	mov	sl, r3
 800b2b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2b4:	b10a      	cbz	r2, 800b2ba <_vfiprintf_r+0x86>
 800b2b6:	2a25      	cmp	r2, #37	@ 0x25
 800b2b8:	d1f9      	bne.n	800b2ae <_vfiprintf_r+0x7a>
 800b2ba:	ebba 0b04 	subs.w	fp, sl, r4
 800b2be:	d00b      	beq.n	800b2d8 <_vfiprintf_r+0xa4>
 800b2c0:	465b      	mov	r3, fp
 800b2c2:	4622      	mov	r2, r4
 800b2c4:	4629      	mov	r1, r5
 800b2c6:	4630      	mov	r0, r6
 800b2c8:	f7ff ffa1 	bl	800b20e <__sfputs_r>
 800b2cc:	3001      	adds	r0, #1
 800b2ce:	f000 80a7 	beq.w	800b420 <_vfiprintf_r+0x1ec>
 800b2d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2d4:	445a      	add	r2, fp
 800b2d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	f000 809f 	beq.w	800b420 <_vfiprintf_r+0x1ec>
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b2e8:	f10a 0a01 	add.w	sl, sl, #1
 800b2ec:	9304      	str	r3, [sp, #16]
 800b2ee:	9307      	str	r3, [sp, #28]
 800b2f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2f4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2fa:	4654      	mov	r4, sl
 800b2fc:	2205      	movs	r2, #5
 800b2fe:	4854      	ldr	r0, [pc, #336]	@ (800b450 <_vfiprintf_r+0x21c>)
 800b300:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b304:	f7fe fc83 	bl	8009c0e <memchr>
 800b308:	9a04      	ldr	r2, [sp, #16]
 800b30a:	b9d8      	cbnz	r0, 800b344 <_vfiprintf_r+0x110>
 800b30c:	06d1      	lsls	r1, r2, #27
 800b30e:	bf44      	itt	mi
 800b310:	2320      	movmi	r3, #32
 800b312:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b316:	0713      	lsls	r3, r2, #28
 800b318:	bf44      	itt	mi
 800b31a:	232b      	movmi	r3, #43	@ 0x2b
 800b31c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b320:	f89a 3000 	ldrb.w	r3, [sl]
 800b324:	2b2a      	cmp	r3, #42	@ 0x2a
 800b326:	d015      	beq.n	800b354 <_vfiprintf_r+0x120>
 800b328:	9a07      	ldr	r2, [sp, #28]
 800b32a:	4654      	mov	r4, sl
 800b32c:	2000      	movs	r0, #0
 800b32e:	f04f 0c0a 	mov.w	ip, #10
 800b332:	4621      	mov	r1, r4
 800b334:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b338:	3b30      	subs	r3, #48	@ 0x30
 800b33a:	2b09      	cmp	r3, #9
 800b33c:	d94b      	bls.n	800b3d6 <_vfiprintf_r+0x1a2>
 800b33e:	b1b0      	cbz	r0, 800b36e <_vfiprintf_r+0x13a>
 800b340:	9207      	str	r2, [sp, #28]
 800b342:	e014      	b.n	800b36e <_vfiprintf_r+0x13a>
 800b344:	eba0 0308 	sub.w	r3, r0, r8
 800b348:	46a2      	mov	sl, r4
 800b34a:	fa09 f303 	lsl.w	r3, r9, r3
 800b34e:	4313      	orrs	r3, r2
 800b350:	9304      	str	r3, [sp, #16]
 800b352:	e7d2      	b.n	800b2fa <_vfiprintf_r+0xc6>
 800b354:	9b03      	ldr	r3, [sp, #12]
 800b356:	1d19      	adds	r1, r3, #4
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	9103      	str	r1, [sp, #12]
 800b35e:	bfbb      	ittet	lt
 800b360:	425b      	neglt	r3, r3
 800b362:	f042 0202 	orrlt.w	r2, r2, #2
 800b366:	9307      	strge	r3, [sp, #28]
 800b368:	9307      	strlt	r3, [sp, #28]
 800b36a:	bfb8      	it	lt
 800b36c:	9204      	strlt	r2, [sp, #16]
 800b36e:	7823      	ldrb	r3, [r4, #0]
 800b370:	2b2e      	cmp	r3, #46	@ 0x2e
 800b372:	d10a      	bne.n	800b38a <_vfiprintf_r+0x156>
 800b374:	7863      	ldrb	r3, [r4, #1]
 800b376:	2b2a      	cmp	r3, #42	@ 0x2a
 800b378:	d132      	bne.n	800b3e0 <_vfiprintf_r+0x1ac>
 800b37a:	9b03      	ldr	r3, [sp, #12]
 800b37c:	3402      	adds	r4, #2
 800b37e:	1d1a      	adds	r2, r3, #4
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b386:	9203      	str	r2, [sp, #12]
 800b388:	9305      	str	r3, [sp, #20]
 800b38a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b460 <_vfiprintf_r+0x22c>
 800b38e:	2203      	movs	r2, #3
 800b390:	7821      	ldrb	r1, [r4, #0]
 800b392:	4650      	mov	r0, sl
 800b394:	f7fe fc3b 	bl	8009c0e <memchr>
 800b398:	b138      	cbz	r0, 800b3aa <_vfiprintf_r+0x176>
 800b39a:	eba0 000a 	sub.w	r0, r0, sl
 800b39e:	2240      	movs	r2, #64	@ 0x40
 800b3a0:	9b04      	ldr	r3, [sp, #16]
 800b3a2:	3401      	adds	r4, #1
 800b3a4:	4082      	lsls	r2, r0
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	9304      	str	r3, [sp, #16]
 800b3aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3ae:	2206      	movs	r2, #6
 800b3b0:	4828      	ldr	r0, [pc, #160]	@ (800b454 <_vfiprintf_r+0x220>)
 800b3b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3b6:	f7fe fc2a 	bl	8009c0e <memchr>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d03f      	beq.n	800b43e <_vfiprintf_r+0x20a>
 800b3be:	4b26      	ldr	r3, [pc, #152]	@ (800b458 <_vfiprintf_r+0x224>)
 800b3c0:	bb1b      	cbnz	r3, 800b40a <_vfiprintf_r+0x1d6>
 800b3c2:	9b03      	ldr	r3, [sp, #12]
 800b3c4:	3307      	adds	r3, #7
 800b3c6:	f023 0307 	bic.w	r3, r3, #7
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	9303      	str	r3, [sp, #12]
 800b3ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3d0:	443b      	add	r3, r7
 800b3d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3d4:	e76a      	b.n	800b2ac <_vfiprintf_r+0x78>
 800b3d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3da:	460c      	mov	r4, r1
 800b3dc:	2001      	movs	r0, #1
 800b3de:	e7a8      	b.n	800b332 <_vfiprintf_r+0xfe>
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	3401      	adds	r4, #1
 800b3e4:	f04f 0c0a 	mov.w	ip, #10
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	9305      	str	r3, [sp, #20]
 800b3ec:	4620      	mov	r0, r4
 800b3ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3f2:	3a30      	subs	r2, #48	@ 0x30
 800b3f4:	2a09      	cmp	r2, #9
 800b3f6:	d903      	bls.n	800b400 <_vfiprintf_r+0x1cc>
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d0c6      	beq.n	800b38a <_vfiprintf_r+0x156>
 800b3fc:	9105      	str	r1, [sp, #20]
 800b3fe:	e7c4      	b.n	800b38a <_vfiprintf_r+0x156>
 800b400:	fb0c 2101 	mla	r1, ip, r1, r2
 800b404:	4604      	mov	r4, r0
 800b406:	2301      	movs	r3, #1
 800b408:	e7f0      	b.n	800b3ec <_vfiprintf_r+0x1b8>
 800b40a:	ab03      	add	r3, sp, #12
 800b40c:	462a      	mov	r2, r5
 800b40e:	a904      	add	r1, sp, #16
 800b410:	4630      	mov	r0, r6
 800b412:	9300      	str	r3, [sp, #0]
 800b414:	4b11      	ldr	r3, [pc, #68]	@ (800b45c <_vfiprintf_r+0x228>)
 800b416:	f7fd fdb5 	bl	8008f84 <_printf_float>
 800b41a:	4607      	mov	r7, r0
 800b41c:	1c78      	adds	r0, r7, #1
 800b41e:	d1d6      	bne.n	800b3ce <_vfiprintf_r+0x19a>
 800b420:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b422:	07d9      	lsls	r1, r3, #31
 800b424:	d405      	bmi.n	800b432 <_vfiprintf_r+0x1fe>
 800b426:	89ab      	ldrh	r3, [r5, #12]
 800b428:	059a      	lsls	r2, r3, #22
 800b42a:	d402      	bmi.n	800b432 <_vfiprintf_r+0x1fe>
 800b42c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b42e:	f7fe fbed 	bl	8009c0c <__retarget_lock_release_recursive>
 800b432:	89ab      	ldrh	r3, [r5, #12]
 800b434:	065b      	lsls	r3, r3, #25
 800b436:	f53f af1f 	bmi.w	800b278 <_vfiprintf_r+0x44>
 800b43a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b43c:	e71e      	b.n	800b27c <_vfiprintf_r+0x48>
 800b43e:	ab03      	add	r3, sp, #12
 800b440:	462a      	mov	r2, r5
 800b442:	a904      	add	r1, sp, #16
 800b444:	4630      	mov	r0, r6
 800b446:	9300      	str	r3, [sp, #0]
 800b448:	4b04      	ldr	r3, [pc, #16]	@ (800b45c <_vfiprintf_r+0x228>)
 800b44a:	f7fe f837 	bl	80094bc <_printf_i>
 800b44e:	e7e4      	b.n	800b41a <_vfiprintf_r+0x1e6>
 800b450:	0800bc40 	.word	0x0800bc40
 800b454:	0800bc4a 	.word	0x0800bc4a
 800b458:	08008f85 	.word	0x08008f85
 800b45c:	0800b20f 	.word	0x0800b20f
 800b460:	0800bc46 	.word	0x0800bc46

0800b464 <__sflush_r>:
 800b464:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b46c:	0716      	lsls	r6, r2, #28
 800b46e:	4605      	mov	r5, r0
 800b470:	460c      	mov	r4, r1
 800b472:	d454      	bmi.n	800b51e <__sflush_r+0xba>
 800b474:	684b      	ldr	r3, [r1, #4]
 800b476:	2b00      	cmp	r3, #0
 800b478:	dc02      	bgt.n	800b480 <__sflush_r+0x1c>
 800b47a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	dd48      	ble.n	800b512 <__sflush_r+0xae>
 800b480:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b482:	2e00      	cmp	r6, #0
 800b484:	d045      	beq.n	800b512 <__sflush_r+0xae>
 800b486:	2300      	movs	r3, #0
 800b488:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b48c:	682f      	ldr	r7, [r5, #0]
 800b48e:	6a21      	ldr	r1, [r4, #32]
 800b490:	602b      	str	r3, [r5, #0]
 800b492:	d030      	beq.n	800b4f6 <__sflush_r+0x92>
 800b494:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b496:	89a3      	ldrh	r3, [r4, #12]
 800b498:	0759      	lsls	r1, r3, #29
 800b49a:	d505      	bpl.n	800b4a8 <__sflush_r+0x44>
 800b49c:	6863      	ldr	r3, [r4, #4]
 800b49e:	1ad2      	subs	r2, r2, r3
 800b4a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b4a2:	b10b      	cbz	r3, 800b4a8 <__sflush_r+0x44>
 800b4a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b4a6:	1ad2      	subs	r2, r2, r3
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b4ac:	6a21      	ldr	r1, [r4, #32]
 800b4ae:	4628      	mov	r0, r5
 800b4b0:	47b0      	blx	r6
 800b4b2:	1c43      	adds	r3, r0, #1
 800b4b4:	89a3      	ldrh	r3, [r4, #12]
 800b4b6:	d106      	bne.n	800b4c6 <__sflush_r+0x62>
 800b4b8:	6829      	ldr	r1, [r5, #0]
 800b4ba:	291d      	cmp	r1, #29
 800b4bc:	d82b      	bhi.n	800b516 <__sflush_r+0xb2>
 800b4be:	4a2a      	ldr	r2, [pc, #168]	@ (800b568 <__sflush_r+0x104>)
 800b4c0:	410a      	asrs	r2, r1
 800b4c2:	07d6      	lsls	r6, r2, #31
 800b4c4:	d427      	bmi.n	800b516 <__sflush_r+0xb2>
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	04d9      	lsls	r1, r3, #19
 800b4ca:	6062      	str	r2, [r4, #4]
 800b4cc:	6922      	ldr	r2, [r4, #16]
 800b4ce:	6022      	str	r2, [r4, #0]
 800b4d0:	d504      	bpl.n	800b4dc <__sflush_r+0x78>
 800b4d2:	1c42      	adds	r2, r0, #1
 800b4d4:	d101      	bne.n	800b4da <__sflush_r+0x76>
 800b4d6:	682b      	ldr	r3, [r5, #0]
 800b4d8:	b903      	cbnz	r3, 800b4dc <__sflush_r+0x78>
 800b4da:	6560      	str	r0, [r4, #84]	@ 0x54
 800b4dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4de:	602f      	str	r7, [r5, #0]
 800b4e0:	b1b9      	cbz	r1, 800b512 <__sflush_r+0xae>
 800b4e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b4e6:	4299      	cmp	r1, r3
 800b4e8:	d002      	beq.n	800b4f0 <__sflush_r+0x8c>
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	f7ff f9f0 	bl	800a8d0 <_free_r>
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b4f4:	e00d      	b.n	800b512 <__sflush_r+0xae>
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	47b0      	blx	r6
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	1c50      	adds	r0, r2, #1
 800b500:	d1c9      	bne.n	800b496 <__sflush_r+0x32>
 800b502:	682b      	ldr	r3, [r5, #0]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d0c6      	beq.n	800b496 <__sflush_r+0x32>
 800b508:	2b1d      	cmp	r3, #29
 800b50a:	d001      	beq.n	800b510 <__sflush_r+0xac>
 800b50c:	2b16      	cmp	r3, #22
 800b50e:	d11d      	bne.n	800b54c <__sflush_r+0xe8>
 800b510:	602f      	str	r7, [r5, #0]
 800b512:	2000      	movs	r0, #0
 800b514:	e021      	b.n	800b55a <__sflush_r+0xf6>
 800b516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b51a:	b21b      	sxth	r3, r3
 800b51c:	e01a      	b.n	800b554 <__sflush_r+0xf0>
 800b51e:	690f      	ldr	r7, [r1, #16]
 800b520:	2f00      	cmp	r7, #0
 800b522:	d0f6      	beq.n	800b512 <__sflush_r+0xae>
 800b524:	0793      	lsls	r3, r2, #30
 800b526:	680e      	ldr	r6, [r1, #0]
 800b528:	600f      	str	r7, [r1, #0]
 800b52a:	bf0c      	ite	eq
 800b52c:	694b      	ldreq	r3, [r1, #20]
 800b52e:	2300      	movne	r3, #0
 800b530:	eba6 0807 	sub.w	r8, r6, r7
 800b534:	608b      	str	r3, [r1, #8]
 800b536:	f1b8 0f00 	cmp.w	r8, #0
 800b53a:	ddea      	ble.n	800b512 <__sflush_r+0xae>
 800b53c:	4643      	mov	r3, r8
 800b53e:	463a      	mov	r2, r7
 800b540:	6a21      	ldr	r1, [r4, #32]
 800b542:	4628      	mov	r0, r5
 800b544:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b546:	47b0      	blx	r6
 800b548:	2800      	cmp	r0, #0
 800b54a:	dc08      	bgt.n	800b55e <__sflush_r+0xfa>
 800b54c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b554:	f04f 30ff 	mov.w	r0, #4294967295
 800b558:	81a3      	strh	r3, [r4, #12]
 800b55a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b55e:	4407      	add	r7, r0
 800b560:	eba8 0800 	sub.w	r8, r8, r0
 800b564:	e7e7      	b.n	800b536 <__sflush_r+0xd2>
 800b566:	bf00      	nop
 800b568:	dfbffffe 	.word	0xdfbffffe

0800b56c <_fflush_r>:
 800b56c:	b538      	push	{r3, r4, r5, lr}
 800b56e:	690b      	ldr	r3, [r1, #16]
 800b570:	4605      	mov	r5, r0
 800b572:	460c      	mov	r4, r1
 800b574:	b913      	cbnz	r3, 800b57c <_fflush_r+0x10>
 800b576:	2500      	movs	r5, #0
 800b578:	4628      	mov	r0, r5
 800b57a:	bd38      	pop	{r3, r4, r5, pc}
 800b57c:	b118      	cbz	r0, 800b586 <_fflush_r+0x1a>
 800b57e:	6a03      	ldr	r3, [r0, #32]
 800b580:	b90b      	cbnz	r3, 800b586 <_fflush_r+0x1a>
 800b582:	f7fe f947 	bl	8009814 <__sinit>
 800b586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d0f3      	beq.n	800b576 <_fflush_r+0xa>
 800b58e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b590:	07d0      	lsls	r0, r2, #31
 800b592:	d404      	bmi.n	800b59e <_fflush_r+0x32>
 800b594:	0599      	lsls	r1, r3, #22
 800b596:	d402      	bmi.n	800b59e <_fflush_r+0x32>
 800b598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b59a:	f7fe fb36 	bl	8009c0a <__retarget_lock_acquire_recursive>
 800b59e:	4628      	mov	r0, r5
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	f7ff ff5f 	bl	800b464 <__sflush_r>
 800b5a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b5a8:	4605      	mov	r5, r0
 800b5aa:	07da      	lsls	r2, r3, #31
 800b5ac:	d4e4      	bmi.n	800b578 <_fflush_r+0xc>
 800b5ae:	89a3      	ldrh	r3, [r4, #12]
 800b5b0:	059b      	lsls	r3, r3, #22
 800b5b2:	d4e1      	bmi.n	800b578 <_fflush_r+0xc>
 800b5b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5b6:	f7fe fb29 	bl	8009c0c <__retarget_lock_release_recursive>
 800b5ba:	e7dd      	b.n	800b578 <_fflush_r+0xc>

0800b5bc <__swhatbuf_r>:
 800b5bc:	b570      	push	{r4, r5, r6, lr}
 800b5be:	460c      	mov	r4, r1
 800b5c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5c4:	b096      	sub	sp, #88	@ 0x58
 800b5c6:	4615      	mov	r5, r2
 800b5c8:	2900      	cmp	r1, #0
 800b5ca:	461e      	mov	r6, r3
 800b5cc:	da0c      	bge.n	800b5e8 <__swhatbuf_r+0x2c>
 800b5ce:	89a3      	ldrh	r3, [r4, #12]
 800b5d0:	2100      	movs	r1, #0
 800b5d2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b5d6:	bf14      	ite	ne
 800b5d8:	2340      	movne	r3, #64	@ 0x40
 800b5da:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b5de:	2000      	movs	r0, #0
 800b5e0:	6031      	str	r1, [r6, #0]
 800b5e2:	602b      	str	r3, [r5, #0]
 800b5e4:	b016      	add	sp, #88	@ 0x58
 800b5e6:	bd70      	pop	{r4, r5, r6, pc}
 800b5e8:	466a      	mov	r2, sp
 800b5ea:	f000 f849 	bl	800b680 <_fstat_r>
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	dbed      	blt.n	800b5ce <__swhatbuf_r+0x12>
 800b5f2:	9901      	ldr	r1, [sp, #4]
 800b5f4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b5f8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b5fc:	4259      	negs	r1, r3
 800b5fe:	4159      	adcs	r1, r3
 800b600:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b604:	e7eb      	b.n	800b5de <__swhatbuf_r+0x22>

0800b606 <__smakebuf_r>:
 800b606:	898b      	ldrh	r3, [r1, #12]
 800b608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b60a:	079d      	lsls	r5, r3, #30
 800b60c:	4606      	mov	r6, r0
 800b60e:	460c      	mov	r4, r1
 800b610:	d507      	bpl.n	800b622 <__smakebuf_r+0x1c>
 800b612:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b616:	6023      	str	r3, [r4, #0]
 800b618:	6123      	str	r3, [r4, #16]
 800b61a:	2301      	movs	r3, #1
 800b61c:	6163      	str	r3, [r4, #20]
 800b61e:	b003      	add	sp, #12
 800b620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b622:	ab01      	add	r3, sp, #4
 800b624:	466a      	mov	r2, sp
 800b626:	f7ff ffc9 	bl	800b5bc <__swhatbuf_r>
 800b62a:	9f00      	ldr	r7, [sp, #0]
 800b62c:	4605      	mov	r5, r0
 800b62e:	4630      	mov	r0, r6
 800b630:	4639      	mov	r1, r7
 800b632:	f7ff f9c1 	bl	800a9b8 <_malloc_r>
 800b636:	b948      	cbnz	r0, 800b64c <__smakebuf_r+0x46>
 800b638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b63c:	059a      	lsls	r2, r3, #22
 800b63e:	d4ee      	bmi.n	800b61e <__smakebuf_r+0x18>
 800b640:	f023 0303 	bic.w	r3, r3, #3
 800b644:	f043 0302 	orr.w	r3, r3, #2
 800b648:	81a3      	strh	r3, [r4, #12]
 800b64a:	e7e2      	b.n	800b612 <__smakebuf_r+0xc>
 800b64c:	89a3      	ldrh	r3, [r4, #12]
 800b64e:	6020      	str	r0, [r4, #0]
 800b650:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b654:	81a3      	strh	r3, [r4, #12]
 800b656:	9b01      	ldr	r3, [sp, #4]
 800b658:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b65c:	b15b      	cbz	r3, 800b676 <__smakebuf_r+0x70>
 800b65e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b662:	4630      	mov	r0, r6
 800b664:	f000 f81e 	bl	800b6a4 <_isatty_r>
 800b668:	b128      	cbz	r0, 800b676 <__smakebuf_r+0x70>
 800b66a:	89a3      	ldrh	r3, [r4, #12]
 800b66c:	f023 0303 	bic.w	r3, r3, #3
 800b670:	f043 0301 	orr.w	r3, r3, #1
 800b674:	81a3      	strh	r3, [r4, #12]
 800b676:	89a3      	ldrh	r3, [r4, #12]
 800b678:	431d      	orrs	r5, r3
 800b67a:	81a5      	strh	r5, [r4, #12]
 800b67c:	e7cf      	b.n	800b61e <__smakebuf_r+0x18>
	...

0800b680 <_fstat_r>:
 800b680:	b538      	push	{r3, r4, r5, lr}
 800b682:	2300      	movs	r3, #0
 800b684:	4d06      	ldr	r5, [pc, #24]	@ (800b6a0 <_fstat_r+0x20>)
 800b686:	4604      	mov	r4, r0
 800b688:	4608      	mov	r0, r1
 800b68a:	4611      	mov	r1, r2
 800b68c:	602b      	str	r3, [r5, #0]
 800b68e:	f7f6 fbaf 	bl	8001df0 <_fstat>
 800b692:	1c43      	adds	r3, r0, #1
 800b694:	d102      	bne.n	800b69c <_fstat_r+0x1c>
 800b696:	682b      	ldr	r3, [r5, #0]
 800b698:	b103      	cbz	r3, 800b69c <_fstat_r+0x1c>
 800b69a:	6023      	str	r3, [r4, #0]
 800b69c:	bd38      	pop	{r3, r4, r5, pc}
 800b69e:	bf00      	nop
 800b6a0:	20000650 	.word	0x20000650

0800b6a4 <_isatty_r>:
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	4d05      	ldr	r5, [pc, #20]	@ (800b6c0 <_isatty_r+0x1c>)
 800b6aa:	4604      	mov	r4, r0
 800b6ac:	4608      	mov	r0, r1
 800b6ae:	602b      	str	r3, [r5, #0]
 800b6b0:	f7f6 fbae 	bl	8001e10 <_isatty>
 800b6b4:	1c43      	adds	r3, r0, #1
 800b6b6:	d102      	bne.n	800b6be <_isatty_r+0x1a>
 800b6b8:	682b      	ldr	r3, [r5, #0]
 800b6ba:	b103      	cbz	r3, 800b6be <_isatty_r+0x1a>
 800b6bc:	6023      	str	r3, [r4, #0]
 800b6be:	bd38      	pop	{r3, r4, r5, pc}
 800b6c0:	20000650 	.word	0x20000650

0800b6c4 <_sbrk_r>:
 800b6c4:	b538      	push	{r3, r4, r5, lr}
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	4d05      	ldr	r5, [pc, #20]	@ (800b6e0 <_sbrk_r+0x1c>)
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	4608      	mov	r0, r1
 800b6ce:	602b      	str	r3, [r5, #0]
 800b6d0:	f7f6 fbb6 	bl	8001e40 <_sbrk>
 800b6d4:	1c43      	adds	r3, r0, #1
 800b6d6:	d102      	bne.n	800b6de <_sbrk_r+0x1a>
 800b6d8:	682b      	ldr	r3, [r5, #0]
 800b6da:	b103      	cbz	r3, 800b6de <_sbrk_r+0x1a>
 800b6dc:	6023      	str	r3, [r4, #0]
 800b6de:	bd38      	pop	{r3, r4, r5, pc}
 800b6e0:	20000650 	.word	0x20000650

0800b6e4 <memcpy>:
 800b6e4:	440a      	add	r2, r1
 800b6e6:	1e43      	subs	r3, r0, #1
 800b6e8:	4291      	cmp	r1, r2
 800b6ea:	d100      	bne.n	800b6ee <memcpy+0xa>
 800b6ec:	4770      	bx	lr
 800b6ee:	b510      	push	{r4, lr}
 800b6f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6f4:	4291      	cmp	r1, r2
 800b6f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6fa:	d1f9      	bne.n	800b6f0 <memcpy+0xc>
 800b6fc:	bd10      	pop	{r4, pc}
	...

0800b700 <__assert_func>:
 800b700:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b702:	4614      	mov	r4, r2
 800b704:	461a      	mov	r2, r3
 800b706:	4b09      	ldr	r3, [pc, #36]	@ (800b72c <__assert_func+0x2c>)
 800b708:	4605      	mov	r5, r0
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	68d8      	ldr	r0, [r3, #12]
 800b70e:	b954      	cbnz	r4, 800b726 <__assert_func+0x26>
 800b710:	4b07      	ldr	r3, [pc, #28]	@ (800b730 <__assert_func+0x30>)
 800b712:	461c      	mov	r4, r3
 800b714:	9100      	str	r1, [sp, #0]
 800b716:	4907      	ldr	r1, [pc, #28]	@ (800b734 <__assert_func+0x34>)
 800b718:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b71c:	462b      	mov	r3, r5
 800b71e:	f000 f841 	bl	800b7a4 <fiprintf>
 800b722:	f000 f851 	bl	800b7c8 <abort>
 800b726:	4b04      	ldr	r3, [pc, #16]	@ (800b738 <__assert_func+0x38>)
 800b728:	e7f4      	b.n	800b714 <__assert_func+0x14>
 800b72a:	bf00      	nop
 800b72c:	2000002c 	.word	0x2000002c
 800b730:	0800bc96 	.word	0x0800bc96
 800b734:	0800bc68 	.word	0x0800bc68
 800b738:	0800bc5b 	.word	0x0800bc5b

0800b73c <_calloc_r>:
 800b73c:	b570      	push	{r4, r5, r6, lr}
 800b73e:	fba1 5402 	umull	r5, r4, r1, r2
 800b742:	b93c      	cbnz	r4, 800b754 <_calloc_r+0x18>
 800b744:	4629      	mov	r1, r5
 800b746:	f7ff f937 	bl	800a9b8 <_malloc_r>
 800b74a:	4606      	mov	r6, r0
 800b74c:	b928      	cbnz	r0, 800b75a <_calloc_r+0x1e>
 800b74e:	2600      	movs	r6, #0
 800b750:	4630      	mov	r0, r6
 800b752:	bd70      	pop	{r4, r5, r6, pc}
 800b754:	220c      	movs	r2, #12
 800b756:	6002      	str	r2, [r0, #0]
 800b758:	e7f9      	b.n	800b74e <_calloc_r+0x12>
 800b75a:	462a      	mov	r2, r5
 800b75c:	4621      	mov	r1, r4
 800b75e:	f7fe f9d7 	bl	8009b10 <memset>
 800b762:	e7f5      	b.n	800b750 <_calloc_r+0x14>

0800b764 <__ascii_mbtowc>:
 800b764:	b082      	sub	sp, #8
 800b766:	b901      	cbnz	r1, 800b76a <__ascii_mbtowc+0x6>
 800b768:	a901      	add	r1, sp, #4
 800b76a:	b142      	cbz	r2, 800b77e <__ascii_mbtowc+0x1a>
 800b76c:	b14b      	cbz	r3, 800b782 <__ascii_mbtowc+0x1e>
 800b76e:	7813      	ldrb	r3, [r2, #0]
 800b770:	600b      	str	r3, [r1, #0]
 800b772:	7812      	ldrb	r2, [r2, #0]
 800b774:	1e10      	subs	r0, r2, #0
 800b776:	bf18      	it	ne
 800b778:	2001      	movne	r0, #1
 800b77a:	b002      	add	sp, #8
 800b77c:	4770      	bx	lr
 800b77e:	4610      	mov	r0, r2
 800b780:	e7fb      	b.n	800b77a <__ascii_mbtowc+0x16>
 800b782:	f06f 0001 	mvn.w	r0, #1
 800b786:	e7f8      	b.n	800b77a <__ascii_mbtowc+0x16>

0800b788 <__ascii_wctomb>:
 800b788:	4603      	mov	r3, r0
 800b78a:	4608      	mov	r0, r1
 800b78c:	b141      	cbz	r1, 800b7a0 <__ascii_wctomb+0x18>
 800b78e:	2aff      	cmp	r2, #255	@ 0xff
 800b790:	d904      	bls.n	800b79c <__ascii_wctomb+0x14>
 800b792:	228a      	movs	r2, #138	@ 0x8a
 800b794:	f04f 30ff 	mov.w	r0, #4294967295
 800b798:	601a      	str	r2, [r3, #0]
 800b79a:	4770      	bx	lr
 800b79c:	2001      	movs	r0, #1
 800b79e:	700a      	strb	r2, [r1, #0]
 800b7a0:	4770      	bx	lr
	...

0800b7a4 <fiprintf>:
 800b7a4:	b40e      	push	{r1, r2, r3}
 800b7a6:	b503      	push	{r0, r1, lr}
 800b7a8:	ab03      	add	r3, sp, #12
 800b7aa:	4601      	mov	r1, r0
 800b7ac:	4805      	ldr	r0, [pc, #20]	@ (800b7c4 <fiprintf+0x20>)
 800b7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7b2:	6800      	ldr	r0, [r0, #0]
 800b7b4:	9301      	str	r3, [sp, #4]
 800b7b6:	f7ff fd3d 	bl	800b234 <_vfiprintf_r>
 800b7ba:	b002      	add	sp, #8
 800b7bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7c0:	b003      	add	sp, #12
 800b7c2:	4770      	bx	lr
 800b7c4:	2000002c 	.word	0x2000002c

0800b7c8 <abort>:
 800b7c8:	2006      	movs	r0, #6
 800b7ca:	b508      	push	{r3, lr}
 800b7cc:	f000 f82c 	bl	800b828 <raise>
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	f7f6 fabd 	bl	8001d50 <_exit>

0800b7d6 <_raise_r>:
 800b7d6:	291f      	cmp	r1, #31
 800b7d8:	b538      	push	{r3, r4, r5, lr}
 800b7da:	4605      	mov	r5, r0
 800b7dc:	460c      	mov	r4, r1
 800b7de:	d904      	bls.n	800b7ea <_raise_r+0x14>
 800b7e0:	2316      	movs	r3, #22
 800b7e2:	6003      	str	r3, [r0, #0]
 800b7e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e8:	bd38      	pop	{r3, r4, r5, pc}
 800b7ea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b7ec:	b112      	cbz	r2, 800b7f4 <_raise_r+0x1e>
 800b7ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b7f2:	b94b      	cbnz	r3, 800b808 <_raise_r+0x32>
 800b7f4:	4628      	mov	r0, r5
 800b7f6:	f000 f831 	bl	800b85c <_getpid_r>
 800b7fa:	4622      	mov	r2, r4
 800b7fc:	4601      	mov	r1, r0
 800b7fe:	4628      	mov	r0, r5
 800b800:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b804:	f000 b818 	b.w	800b838 <_kill_r>
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d00a      	beq.n	800b822 <_raise_r+0x4c>
 800b80c:	1c59      	adds	r1, r3, #1
 800b80e:	d103      	bne.n	800b818 <_raise_r+0x42>
 800b810:	2316      	movs	r3, #22
 800b812:	6003      	str	r3, [r0, #0]
 800b814:	2001      	movs	r0, #1
 800b816:	e7e7      	b.n	800b7e8 <_raise_r+0x12>
 800b818:	2100      	movs	r1, #0
 800b81a:	4620      	mov	r0, r4
 800b81c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b820:	4798      	blx	r3
 800b822:	2000      	movs	r0, #0
 800b824:	e7e0      	b.n	800b7e8 <_raise_r+0x12>
	...

0800b828 <raise>:
 800b828:	4b02      	ldr	r3, [pc, #8]	@ (800b834 <raise+0xc>)
 800b82a:	4601      	mov	r1, r0
 800b82c:	6818      	ldr	r0, [r3, #0]
 800b82e:	f7ff bfd2 	b.w	800b7d6 <_raise_r>
 800b832:	bf00      	nop
 800b834:	2000002c 	.word	0x2000002c

0800b838 <_kill_r>:
 800b838:	b538      	push	{r3, r4, r5, lr}
 800b83a:	2300      	movs	r3, #0
 800b83c:	4d06      	ldr	r5, [pc, #24]	@ (800b858 <_kill_r+0x20>)
 800b83e:	4604      	mov	r4, r0
 800b840:	4608      	mov	r0, r1
 800b842:	4611      	mov	r1, r2
 800b844:	602b      	str	r3, [r5, #0]
 800b846:	f7f6 fa73 	bl	8001d30 <_kill>
 800b84a:	1c43      	adds	r3, r0, #1
 800b84c:	d102      	bne.n	800b854 <_kill_r+0x1c>
 800b84e:	682b      	ldr	r3, [r5, #0]
 800b850:	b103      	cbz	r3, 800b854 <_kill_r+0x1c>
 800b852:	6023      	str	r3, [r4, #0]
 800b854:	bd38      	pop	{r3, r4, r5, pc}
 800b856:	bf00      	nop
 800b858:	20000650 	.word	0x20000650

0800b85c <_getpid_r>:
 800b85c:	f7f6 ba60 	b.w	8001d20 <_getpid>

0800b860 <_init>:
 800b860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b862:	bf00      	nop
 800b864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b866:	bc08      	pop	{r3}
 800b868:	469e      	mov	lr, r3
 800b86a:	4770      	bx	lr

0800b86c <_fini>:
 800b86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86e:	bf00      	nop
 800b870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b872:	bc08      	pop	{r3}
 800b874:	469e      	mov	lr, r3
 800b876:	4770      	bx	lr
