<pb_type name="PCIE_2_1" num_pb="1" blif_model=".subckt PCIE_2_1_VPR">
  <output name="CFGAERECRCCHECKEN" num_pins="1"/>
  <output name="CFGAERECRCGENEN" num_pins="1"/>
  <input name="CFGAERINTERRUPTMSGNUM" num_pins="5"/>
  <output name="CFGAERROOTERRCORRERRRECEIVED" num_pins="1"/>
  <output name="CFGAERROOTERRCORRERRREPORTINGEN" num_pins="1"/>
  <output name="CFGAERROOTERRFATALERRRECEIVED" num_pins="1"/>
  <output name="CFGAERROOTERRFATALERRREPORTINGEN" num_pins="1"/>
  <output name="CFGAERROOTERRNONFATALERRRECEIVED" num_pins="1"/>
  <output name="CFGAERROOTERRNONFATALERRREPORTINGEN" num_pins="1"/>
  <output name="CFGBRIDGESERREN" num_pins="1"/>
  <output name="CFGCOMMANDBUSMASTERENABLE" num_pins="1"/>
  <output name="CFGCOMMANDINTERRUPTDISABLE" num_pins="1"/>
  <output name="CFGCOMMANDIOENABLE" num_pins="1"/>
  <output name="CFGCOMMANDMEMENABLE" num_pins="1"/>
  <output name="CFGCOMMANDSERREN" num_pins="1"/>
  <output name="CFGDEVCONTROL2ARIFORWARDEN" num_pins="1"/>
  <output name="CFGDEVCONTROL2ATOMICEGRESSBLOCK" num_pins="1"/>
  <output name="CFGDEVCONTROL2ATOMICREQUESTEREN" num_pins="1"/>
  <output name="CFGDEVCONTROL2CPLTIMEOUTDIS" num_pins="1"/>
  <output name="CFGDEVCONTROL2CPLTIMEOUTVAL" num_pins="4"/>
  <output name="CFGDEVCONTROL2IDOCPLEN" num_pins="1"/>
  <output name="CFGDEVCONTROL2IDOREQEN" num_pins="1"/>
  <output name="CFGDEVCONTROL2LTREN" num_pins="1"/>
  <output name="CFGDEVCONTROL2TLPPREFIXBLOCK" num_pins="1"/>
  <output name="CFGDEVCONTROLAUXPOWEREN" num_pins="1"/>
  <output name="CFGDEVCONTROLCORRERRREPORTINGEN" num_pins="1"/>
  <output name="CFGDEVCONTROLENABLERO" num_pins="1"/>
  <output name="CFGDEVCONTROLEXTTAGEN" num_pins="1"/>
  <output name="CFGDEVCONTROLFATALERRREPORTINGEN" num_pins="1"/>
  <output name="CFGDEVCONTROLMAXPAYLOAD" num_pins="3"/>
  <output name="CFGDEVCONTROLMAXREADREQ" num_pins="3"/>
  <output name="CFGDEVCONTROLNONFATALREPORTINGEN" num_pins="1"/>
  <output name="CFGDEVCONTROLNOSNOOPEN" num_pins="1"/>
  <output name="CFGDEVCONTROLPHANTOMEN" num_pins="1"/>
  <output name="CFGDEVCONTROLURERRREPORTINGEN" num_pins="1"/>
  <input name="CFGDEVID" num_pins="16"/>
  <output name="CFGDEVSTATUSCORRERRDETECTED" num_pins="1"/>
  <output name="CFGDEVSTATUSFATALERRDETECTED" num_pins="1"/>
  <output name="CFGDEVSTATUSNONFATALERRDETECTED" num_pins="1"/>
  <output name="CFGDEVSTATUSURDETECTED" num_pins="1"/>
  <input name="CFGDSBUSNUMBER" num_pins="8"/>
  <input name="CFGDSDEVICENUMBER" num_pins="5"/>
  <input name="CFGDSFUNCTIONNUMBER" num_pins="3"/>
  <input name="CFGDSN" num_pins="64"/>
  <input name="CFGERRACSN" num_pins="1"/>
  <input name="CFGERRAERHEADERLOG" num_pins="128"/>
  <output name="CFGERRAERHEADERLOGSETN" num_pins="1"/>
  <input name="CFGERRATOMICEGRESSBLOCKEDN" num_pins="1"/>
  <input name="CFGERRCORN" num_pins="1"/>
  <input name="CFGERRCPLABORTN" num_pins="1"/>
  <output name="CFGERRCPLRDYN" num_pins="1"/>
  <input name="CFGERRCPLTIMEOUTN" num_pins="1"/>
  <input name="CFGERRCPLUNEXPECTN" num_pins="1"/>
  <input name="CFGERRECRCN" num_pins="1"/>
  <input name="CFGERRINTERNALCORN" num_pins="1"/>
  <input name="CFGERRINTERNALUNCORN" num_pins="1"/>
  <input name="CFGERRLOCKEDN" num_pins="1"/>
  <input name="CFGERRMALFORMEDN" num_pins="1"/>
  <input name="CFGERRMCBLOCKEDN" num_pins="1"/>
  <input name="CFGERRNORECOVERYN" num_pins="1"/>
  <input name="CFGERRPOISONEDN" num_pins="1"/>
  <input name="CFGERRPOSTEDN" num_pins="1"/>
  <input name="CFGERRTLPCPLHEADER" num_pins="48"/>
  <input name="CFGERRURN" num_pins="1"/>
  <input name="CFGFORCECOMMONCLOCKOFF" num_pins="1"/>
  <input name="CFGFORCEEXTENDEDSYNCON" num_pins="1"/>
  <input name="CFGFORCEMPS" num_pins="3"/>
  <input name="CFGINTERRUPTASSERTN" num_pins="1"/>
  <input name="CFGINTERRUPTDI" num_pins="8"/>
  <output name="CFGINTERRUPTDO" num_pins="8"/>
  <output name="CFGINTERRUPTMMENABLE" num_pins="3"/>
  <output name="CFGINTERRUPTMSIENABLE" num_pins="1"/>
  <output name="CFGINTERRUPTMSIXENABLE" num_pins="1"/>
  <output name="CFGINTERRUPTMSIXFM" num_pins="1"/>
  <input name="CFGINTERRUPTN" num_pins="1"/>
  <output name="CFGINTERRUPTRDYN" num_pins="1"/>
  <input name="CFGINTERRUPTSTATN" num_pins="1"/>
  <output name="CFGLINKCONTROLASPMCONTROL" num_pins="2"/>
  <output name="CFGLINKCONTROLAUTOBANDWIDTHINTEN" num_pins="1"/>
  <output name="CFGLINKCONTROLBANDWIDTHINTEN" num_pins="1"/>
  <output name="CFGLINKCONTROLCLOCKPMEN" num_pins="1"/>
  <output name="CFGLINKCONTROLCOMMONCLOCK" num_pins="1"/>
  <output name="CFGLINKCONTROLEXTENDEDSYNC" num_pins="1"/>
  <output name="CFGLINKCONTROLHWAUTOWIDTHDIS" num_pins="1"/>
  <output name="CFGLINKCONTROLLINKDISABLE" num_pins="1"/>
  <output name="CFGLINKCONTROLRCB" num_pins="1"/>
  <output name="CFGLINKCONTROLRETRAINLINK" num_pins="1"/>
  <output name="CFGLINKSTATUSAUTOBANDWIDTHSTATUS" num_pins="1"/>
  <output name="CFGLINKSTATUSBANDWIDTHSTATUS" num_pins="1"/>
  <output name="CFGLINKSTATUSCURRENTSPEED" num_pins="2"/>
  <output name="CFGLINKSTATUSDLLACTIVE" num_pins="1"/>
  <output name="CFGLINKSTATUSLINKTRAINING" num_pins="1"/>
  <output name="CFGLINKSTATUSNEGOTIATEDWIDTH" num_pins="4"/>
  <input name="CFGMGMTBYTEENN" num_pins="4"/>
  <input name="CFGMGMTDI" num_pins="32"/>
  <output name="CFGMGMTDO" num_pins="32"/>
  <input name="CFGMGMTDWADDR" num_pins="10"/>
  <input name="CFGMGMTRDENN" num_pins="1"/>
  <output name="CFGMGMTRDWRDONEN" num_pins="1"/>
  <input name="CFGMGMTWRENN" num_pins="1"/>
  <input name="CFGMGMTWRREADONLYN" num_pins="1"/>
  <input name="CFGMGMTWRRW1CASRWN" num_pins="1"/>
  <output name="CFGMSGDATA" num_pins="16"/>
  <output name="CFGMSGRECEIVED" num_pins="1"/>
  <output name="CFGMSGRECEIVEDASSERTINTA" num_pins="1"/>
  <output name="CFGMSGRECEIVEDASSERTINTB" num_pins="1"/>
  <output name="CFGMSGRECEIVEDASSERTINTC" num_pins="1"/>
  <output name="CFGMSGRECEIVEDASSERTINTD" num_pins="1"/>
  <output name="CFGMSGRECEIVEDDEASSERTINTA" num_pins="1"/>
  <output name="CFGMSGRECEIVEDDEASSERTINTB" num_pins="1"/>
  <output name="CFGMSGRECEIVEDDEASSERTINTC" num_pins="1"/>
  <output name="CFGMSGRECEIVEDDEASSERTINTD" num_pins="1"/>
  <output name="CFGMSGRECEIVEDERRCOR" num_pins="1"/>
  <output name="CFGMSGRECEIVEDERRFATAL" num_pins="1"/>
  <output name="CFGMSGRECEIVEDERRNONFATAL" num_pins="1"/>
  <output name="CFGMSGRECEIVEDPMASNAK" num_pins="1"/>
  <output name="CFGMSGRECEIVEDPMETO" num_pins="1"/>
  <output name="CFGMSGRECEIVEDPMETOACK" num_pins="1"/>
  <output name="CFGMSGRECEIVEDPMPME" num_pins="1"/>
  <output name="CFGMSGRECEIVEDSETSLOTPOWERLIMIT" num_pins="1"/>
  <output name="CFGMSGRECEIVEDUNLOCK" num_pins="1"/>
  <input name="CFGPCIECAPINTERRUPTMSGNUM" num_pins="5"/>
  <output name="CFGPCIELINKSTATE" num_pins="3"/>
  <output name="CFGPMCSRPMEEN" num_pins="1"/>
  <output name="CFGPMCSRPMESTATUS" num_pins="1"/>
  <output name="CFGPMCSRPOWERSTATE" num_pins="2"/>
  <input name="CFGPMFORCESTATE" num_pins="2"/>
  <input name="CFGPMFORCESTATEENN" num_pins="1"/>
  <input name="CFGPMHALTASPML0SN" num_pins="1"/>
  <input name="CFGPMHALTASPML1N" num_pins="1"/>
  <output name="CFGPMRCVASREQL1N" num_pins="1"/>
  <output name="CFGPMRCVENTERL1N" num_pins="1"/>
  <output name="CFGPMRCVENTERL23N" num_pins="1"/>
  <output name="CFGPMRCVREQACKN" num_pins="1"/>
  <input name="CFGPMSENDPMETON" num_pins="1"/>
  <input name="CFGPMTURNOFFOKN" num_pins="1"/>
  <input name="CFGPMWAKEN" num_pins="1"/>
  <input name="CFGPORTNUMBER" num_pins="8"/>
  <input name="CFGREVID" num_pins="8"/>
  <output name="CFGROOTCONTROLPMEINTEN" num_pins="1"/>
  <output name="CFGROOTCONTROLSYSERRCORRERREN" num_pins="1"/>
  <output name="CFGROOTCONTROLSYSERRFATALERREN" num_pins="1"/>
  <output name="CFGROOTCONTROLSYSERRNONFATALERREN" num_pins="1"/>
  <output name="CFGSLOTCONTROLELECTROMECHILCTLPULSE" num_pins="1"/>
  <input name="CFGSUBSYSID" num_pins="16"/>
  <input name="CFGSUBSYSVENDID" num_pins="16"/>
  <output name="CFGTRANSACTION" num_pins="1"/>
  <output name="CFGTRANSACTIONADDR" num_pins="7"/>
  <output name="CFGTRANSACTIONTYPE" num_pins="1"/>
  <input name="CFGTRNPENDINGN" num_pins="1"/>
  <output name="CFGVCTCVCMAP" num_pins="7"/>
  <input name="CFGVENDID" num_pins="16"/>
  <input name="CMRSTN" num_pins="1"/>
  <input name="CMSTICKYRSTN" num_pins="1"/>
  <input name="DBGMODE" num_pins="2"/>
  <output name="DBGSCLRA" num_pins="1"/>
  <output name="DBGSCLRB" num_pins="1"/>
  <output name="DBGSCLRC" num_pins="1"/>
  <output name="DBGSCLRD" num_pins="1"/>
  <output name="DBGSCLRE" num_pins="1"/>
  <output name="DBGSCLRF" num_pins="1"/>
  <output name="DBGSCLRG" num_pins="1"/>
  <output name="DBGSCLRH" num_pins="1"/>
  <output name="DBGSCLRI" num_pins="1"/>
  <output name="DBGSCLRJ" num_pins="1"/>
  <output name="DBGSCLRK" num_pins="1"/>
  <input name="DBGSUBMODE" num_pins="1"/>
  <output name="DBGVECA" num_pins="64"/>
  <output name="DBGVECB" num_pins="64"/>
  <output name="DBGVECC" num_pins="12"/>
  <input name="DLRSTN" num_pins="1"/>
  <input name="DRPADDR" num_pins="9"/>
  <clock name="DRPCLK" num_pins="1"/>
  <input name="DRPDI" num_pins="16"/>
  <output name="DRPDO" num_pins="16"/>
  <input name="DRPEN" num_pins="1"/>
  <output name="DRPRDY" num_pins="1"/>
  <input name="DRPWE" num_pins="1"/>
  <input name="FUNCLVLRSTN" num_pins="1"/>
  <output name="LL2BADDLLPERR" num_pins="1"/>
  <output name="LL2BADTLPERR" num_pins="1"/>
  <output name="LL2LINKSTATUS" num_pins="5"/>
  <output name="LL2PROTOCOLERR" num_pins="1"/>
  <output name="LL2RECEIVERERR" num_pins="1"/>
  <output name="LL2REPLAYROERR" num_pins="1"/>
  <output name="LL2REPLAYTOERR" num_pins="1"/>
  <input name="LL2SENDASREQL1" num_pins="1"/>
  <input name="LL2SENDENTERL1" num_pins="1"/>
  <input name="LL2SENDENTERL23" num_pins="1"/>
  <input name="LL2SENDPMACK" num_pins="1"/>
  <input name="LL2SUSPENDNOW" num_pins="1"/>
  <output name="LL2SUSPENDOK" num_pins="1"/>
  <output name="LL2TFCINIT1SEQ" num_pins="1"/>
  <output name="LL2TFCINIT2SEQ" num_pins="1"/>
  <input name="LL2TLPRCV" num_pins="1"/>
  <output name="LL2TXIDLE" num_pins="1"/>
  <output name="LNKCLKEN" num_pins="1"/>
  <output name="MIMRXRADDR" num_pins="13"/>
  <input name="MIMRXRDATA" num_pins="68"/>
  <output name="MIMRXREN" num_pins="1"/>
  <output name="MIMRXWADDR" num_pins="13"/>
  <output name="MIMRXWDATA" num_pins="68"/>
  <output name="MIMRXWEN" num_pins="1"/>
  <output name="MIMTXRADDR" num_pins="13"/>
  <input name="MIMTXRDATA" num_pins="69"/>
  <output name="MIMTXREN" num_pins="1"/>
  <output name="MIMTXWADDR" num_pins="13"/>
  <output name="MIMTXWDATA" num_pins="69"/>
  <output name="MIMTXWEN" num_pins="1"/>
  <clock name="PIPECLK" num_pins="1"/>
  <input name="PIPERX0CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX0CHARISK" num_pins="2"/>
  <input name="PIPERX0DATA" num_pins="16"/>
  <input name="PIPERX0ELECIDLE" num_pins="1"/>
  <input name="PIPERX0PHYSTATUS" num_pins="1"/>
  <output name="PIPERX0POLARITY" num_pins="1"/>
  <input name="PIPERX0STATUS" num_pins="3"/>
  <input name="PIPERX0VALID" num_pins="1"/>
  <input name="PIPERX1CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX1CHARISK" num_pins="2"/>
  <input name="PIPERX1DATA" num_pins="16"/>
  <input name="PIPERX1ELECIDLE" num_pins="1"/>
  <input name="PIPERX1PHYSTATUS" num_pins="1"/>
  <output name="PIPERX1POLARITY" num_pins="1"/>
  <input name="PIPERX1STATUS" num_pins="3"/>
  <input name="PIPERX1VALID" num_pins="1"/>
  <input name="PIPERX2CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX2CHARISK" num_pins="2"/>
  <input name="PIPERX2DATA" num_pins="16"/>
  <input name="PIPERX2ELECIDLE" num_pins="1"/>
  <input name="PIPERX2PHYSTATUS" num_pins="1"/>
  <output name="PIPERX2POLARITY" num_pins="1"/>
  <input name="PIPERX2STATUS" num_pins="3"/>
  <input name="PIPERX2VALID" num_pins="1"/>
  <input name="PIPERX3CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX3CHARISK" num_pins="2"/>
  <input name="PIPERX3DATA" num_pins="16"/>
  <input name="PIPERX3ELECIDLE" num_pins="1"/>
  <input name="PIPERX3PHYSTATUS" num_pins="1"/>
  <output name="PIPERX3POLARITY" num_pins="1"/>
  <input name="PIPERX3STATUS" num_pins="3"/>
  <input name="PIPERX3VALID" num_pins="1"/>
  <input name="PIPERX4CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX4CHARISK" num_pins="2"/>
  <input name="PIPERX4DATA" num_pins="16"/>
  <input name="PIPERX4ELECIDLE" num_pins="1"/>
  <input name="PIPERX4PHYSTATUS" num_pins="1"/>
  <output name="PIPERX4POLARITY" num_pins="1"/>
  <input name="PIPERX4STATUS" num_pins="3"/>
  <input name="PIPERX4VALID" num_pins="1"/>
  <input name="PIPERX5CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX5CHARISK" num_pins="2"/>
  <input name="PIPERX5DATA" num_pins="16"/>
  <input name="PIPERX5ELECIDLE" num_pins="1"/>
  <input name="PIPERX5PHYSTATUS" num_pins="1"/>
  <output name="PIPERX5POLARITY" num_pins="1"/>
  <input name="PIPERX5STATUS" num_pins="3"/>
  <input name="PIPERX5VALID" num_pins="1"/>
  <input name="PIPERX6CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX6CHARISK" num_pins="2"/>
  <input name="PIPERX6DATA" num_pins="16"/>
  <input name="PIPERX6ELECIDLE" num_pins="1"/>
  <input name="PIPERX6PHYSTATUS" num_pins="1"/>
  <output name="PIPERX6POLARITY" num_pins="1"/>
  <input name="PIPERX6STATUS" num_pins="3"/>
  <input name="PIPERX6VALID" num_pins="1"/>
  <input name="PIPERX7CHANISALIGNED" num_pins="1"/>
  <input name="PIPERX7CHARISK" num_pins="2"/>
  <input name="PIPERX7DATA" num_pins="16"/>
  <input name="PIPERX7ELECIDLE" num_pins="1"/>
  <input name="PIPERX7PHYSTATUS" num_pins="1"/>
  <output name="PIPERX7POLARITY" num_pins="1"/>
  <input name="PIPERX7STATUS" num_pins="3"/>
  <input name="PIPERX7VALID" num_pins="1"/>
  <output name="PIPETX0CHARISK" num_pins="2"/>
  <output name="PIPETX0COMPLIANCE" num_pins="1"/>
  <output name="PIPETX0DATA" num_pins="16"/>
  <output name="PIPETX0ELECIDLE" num_pins="1"/>
  <output name="PIPETX0POWERDOWN" num_pins="2"/>
  <output name="PIPETX1CHARISK" num_pins="2"/>
  <output name="PIPETX1COMPLIANCE" num_pins="1"/>
  <output name="PIPETX1DATA" num_pins="16"/>
  <output name="PIPETX1ELECIDLE" num_pins="1"/>
  <output name="PIPETX1POWERDOWN" num_pins="2"/>
  <output name="PIPETX2CHARISK" num_pins="2"/>
  <output name="PIPETX2COMPLIANCE" num_pins="1"/>
  <output name="PIPETX2DATA" num_pins="16"/>
  <output name="PIPETX2ELECIDLE" num_pins="1"/>
  <output name="PIPETX2POWERDOWN" num_pins="2"/>
  <output name="PIPETX3CHARISK" num_pins="2"/>
  <output name="PIPETX3COMPLIANCE" num_pins="1"/>
  <output name="PIPETX3DATA" num_pins="16"/>
  <output name="PIPETX3ELECIDLE" num_pins="1"/>
  <output name="PIPETX3POWERDOWN" num_pins="2"/>
  <output name="PIPETX4CHARISK" num_pins="2"/>
  <output name="PIPETX4COMPLIANCE" num_pins="1"/>
  <output name="PIPETX4DATA" num_pins="16"/>
  <output name="PIPETX4ELECIDLE" num_pins="1"/>
  <output name="PIPETX4POWERDOWN" num_pins="2"/>
  <output name="PIPETX5CHARISK" num_pins="2"/>
  <output name="PIPETX5COMPLIANCE" num_pins="1"/>
  <output name="PIPETX5DATA" num_pins="16"/>
  <output name="PIPETX5ELECIDLE" num_pins="1"/>
  <output name="PIPETX5POWERDOWN" num_pins="2"/>
  <output name="PIPETX6CHARISK" num_pins="2"/>
  <output name="PIPETX6COMPLIANCE" num_pins="1"/>
  <output name="PIPETX6DATA" num_pins="16"/>
  <output name="PIPETX6ELECIDLE" num_pins="1"/>
  <output name="PIPETX6POWERDOWN" num_pins="2"/>
  <output name="PIPETX7CHARISK" num_pins="2"/>
  <output name="PIPETX7COMPLIANCE" num_pins="1"/>
  <output name="PIPETX7DATA" num_pins="16"/>
  <output name="PIPETX7ELECIDLE" num_pins="1"/>
  <output name="PIPETX7POWERDOWN" num_pins="2"/>
  <output name="PIPETXDEEMPH" num_pins="1"/>
  <output name="PIPETXMARGIN" num_pins="3"/>
  <output name="PIPETXRATE" num_pins="1"/>
  <output name="PIPETXRCVRDET" num_pins="1"/>
  <output name="PIPETXRESET" num_pins="1"/>
  <input name="PL2DIRECTEDLSTATE" num_pins="5"/>
  <output name="PL2L0REQ" num_pins="1"/>
  <output name="PL2LINKUP" num_pins="1"/>
  <output name="PL2RECEIVERERR" num_pins="1"/>
  <output name="PL2RECOVERY" num_pins="1"/>
  <output name="PL2RXELECIDLE" num_pins="1"/>
  <output name="PL2RXPMSTATE" num_pins="2"/>
  <output name="PL2SUSPENDOK" num_pins="1"/>
  <input name="PLDBGMODE" num_pins="3"/>
  <output name="PLDBGVEC" num_pins="12"/>
  <output name="PLDIRECTEDCHANGEDONE" num_pins="1"/>
  <input name="PLDIRECTEDLINKAUTON" num_pins="1"/>
  <input name="PLDIRECTEDLINKCHANGE" num_pins="2"/>
  <input name="PLDIRECTEDLINKSPEED" num_pins="1"/>
  <input name="PLDIRECTEDLINKWIDTH" num_pins="2"/>
  <input name="PLDIRECTEDLTSSMNEW" num_pins="6"/>
  <input name="PLDIRECTEDLTSSMNEWVLD" num_pins="1"/>
  <input name="PLDIRECTEDLTSSMSTALL" num_pins="1"/>
  <input name="PLDOWNSTREAMDEEMPHSOURCE" num_pins="1"/>
  <output name="PLINITIALLINKWIDTH" num_pins="3"/>
  <output name="PLLANEREVERSALMODE" num_pins="2"/>
  <output name="PLLINKGEN2CAP" num_pins="1"/>
  <output name="PLLINKPARTNERGEN2SUPPORTED" num_pins="1"/>
  <output name="PLLINKUPCFGCAP" num_pins="1"/>
  <output name="PLLTSSMSTATE" num_pins="6"/>
  <output name="PLPHYLNKUPN" num_pins="1"/>
  <output name="PLRECEIVEDHOTRST" num_pins="1"/>
  <input name="PLRSTN" num_pins="1"/>
  <output name="PLRXPMSTATE" num_pins="2"/>
  <output name="PLSELLNKRATE" num_pins="1"/>
  <output name="PLSELLNKWIDTH" num_pins="2"/>
  <input name="PLTRANSMITHOTRST" num_pins="1"/>
  <output name="PLTXPMSTATE" num_pins="3"/>
  <input name="PLUPSTREAMPREFERDEEMPH" num_pins="1"/>
  <output name="RECEIVEDFUNCLVLRSTN" num_pins="1"/>
  <input name="SYSRSTN" num_pins="1"/>
  <input name="TL2ASPMSUSPENDCREDITCHECK" num_pins="1"/>
  <output name="TL2ASPMSUSPENDCREDITCHECKOK" num_pins="1"/>
  <output name="TL2ASPMSUSPENDREQ" num_pins="1"/>
  <output name="TL2ERRFCPE" num_pins="1"/>
  <output name="TL2ERRHDR" num_pins="64"/>
  <output name="TL2ERRMALFORMED" num_pins="1"/>
  <output name="TL2ERRRXOVERFLOW" num_pins="1"/>
  <output name="TL2PPMSUSPENDOK" num_pins="1"/>
  <input name="TL2PPMSUSPENDREQ" num_pins="1"/>
  <input name="TLRSTN" num_pins="1"/>
  <output name="TRNFCCPLD" num_pins="12"/>
  <output name="TRNFCCPLH" num_pins="8"/>
  <output name="TRNFCNPD" num_pins="12"/>
  <output name="TRNFCNPH" num_pins="8"/>
  <output name="TRNFCPD" num_pins="12"/>
  <output name="TRNFCPH" num_pins="8"/>
  <input name="TRNFCSEL" num_pins="3"/>
  <output name="TRNLNKUP" num_pins="1"/>
  <output name="TRNRBARHIT" num_pins="8"/>
  <output name="TRNRD" num_pins="128"/>
  <output name="TRNRDLLPDATA" num_pins="64"/>
  <output name="TRNRDLLPSRCRDY" num_pins="2"/>
  <input name="TRNRDSTRDY" num_pins="1"/>
  <output name="TRNRECRCERR" num_pins="1"/>
  <output name="TRNREOF" num_pins="1"/>
  <output name="TRNRERRFWD" num_pins="1"/>
  <input name="TRNRFCPRET" num_pins="1"/>
  <input name="TRNRNPOK" num_pins="1"/>
  <input name="TRNRNPREQ" num_pins="1"/>
  <output name="TRNRREM" num_pins="2"/>
  <output name="TRNRSOF" num_pins="1"/>
  <output name="TRNRSRCDSC" num_pins="1"/>
  <output name="TRNRSRCRDY" num_pins="1"/>
  <output name="TRNTBUFAV" num_pins="6"/>
  <input name="TRNTCFGGNT" num_pins="1"/>
  <output name="TRNTCFGREQ" num_pins="1"/>
  <input name="TRNTD" num_pins="128"/>
  <input name="TRNTDLLPDATA" num_pins="32"/>
  <output name="TRNTDLLPDSTRDY" num_pins="1"/>
  <input name="TRNTDLLPSRCRDY" num_pins="1"/>
  <output name="TRNTDSTRDY" num_pins="4"/>
  <input name="TRNTECRCGEN" num_pins="1"/>
  <input name="TRNTEOF" num_pins="1"/>
  <output name="TRNTERRDROP" num_pins="1"/>
  <input name="TRNTERRFWD" num_pins="1"/>
  <input name="TRNTREM" num_pins="2"/>
  <input name="TRNTSOF" num_pins="1"/>
  <input name="TRNTSRCDSC" num_pins="1"/>
  <input name="TRNTSRCRDY" num_pins="1"/>
  <input name="TRNTSTR" num_pins="1"/>
  <clock name="USERCLK" num_pins="1"/>
  <clock name="USERCLK2" num_pins="1"/>
  <output name="USERRSTN" num_pins="1"/>
  <metadata>
    <meta name="fasm_prefix">
      PCIE
    </meta>
    <meta name="fasm_params">
      AER_BASE_PTR[11:0] = AER_BASE_PTR
      AER_CAP_ECRC_CHECK_CAPABLE = AER_CAP_ECRC_CHECK_CAPABLE
      AER_CAP_ECRC_GEN_CAPABLE = AER_CAP_ECRC_GEN_CAPABLE
      AER_CAP_ID[15:0] = AER_CAP_ID
      AER_CAP_MULTIHEADER = AER_CAP_MULTIHEADER
      AER_CAP_NEXTPTR[11:0] = AER_CAP_NEXTPTR
      AER_CAP_ON = AER_CAP_ON
      AER_CAP_OPTIONAL_ERR_SUPPORT[23:0] = AER_CAP_OPTIONAL_ERR_SUPPORT
      AER_CAP_PERMIT_ROOTERR_UPDATE = AER_CAP_PERMIT_ROOTERR_UPDATE
      AER_CAP_VERSION[3:0] = AER_CAP_VERSION
      ALLOW_X8_GEN2 = ALLOW_X8_GEN2
      BAR0[31:0] = BAR0
      BAR1[31:0] = BAR1
      BAR2[31:0] = BAR2
      BAR3[31:0] = BAR3
      BAR4[31:0] = BAR4
      BAR5[31:0] = BAR5
      CAPABILITIES_PTR[7:0] = CAPABILITIES_PTR
      CARDBUS_CIS_POINTER[31:0] = CARDBUS_CIS_POINTER
      CLASS_CODE[23:0] = CLASS_CODE
      CMD_INTX_IMPLEMENTED = CMD_INTX_IMPLEMENTED
      CPL_TIMEOUT_DISABLE_SUPPORTED = CPL_TIMEOUT_DISABLE_SUPPORTED
      CPL_TIMEOUT_RANGES_SUPPORTED[3:0] = CPL_TIMEOUT_RANGES_SUPPORTED
      CRM_MODULE_RSTS[6:0] = CRM_MODULE_RSTS
      DEV_CAP2_ARI_FORWARDING_SUPPORTED = DEV_CAP2_ARI_FORWARDING_SUPPORTED
      DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED
      DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED
      DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED
      DEV_CAP2_CAS128_COMPLETER_SUPPORTED = DEV_CAP2_CAS128_COMPLETER_SUPPORTED
      DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED
      DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED
      DEV_CAP2_LTR_MECHANISM_SUPPORTED = DEV_CAP2_LTR_MECHANISM_SUPPORTED
      DEV_CAP2_MAX_ENDEND_TLP_PREFIXES[1:0] = DEV_CAP2_MAX_ENDEND_TLP_PREFIXES
      DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING
      DEV_CAP2_TPH_COMPLETER_SUPPORTED[1:0] = DEV_CAP2_TPH_COMPLETER_SUPPORTED
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE
      DEV_CAP_EXT_TAG_SUPPORTED = DEV_CAP_EXT_TAG_SUPPORTED
      DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE
      DEV_CAP_MAX_PAYLOAD_SUPPORTED[2:0] = DEV_CAP_MAX_PAYLOAD_SUPPORTED
      DEV_CAP_ROLE_BASED_ERROR = DEV_CAP_ROLE_BASED_ERROR
      DEV_CAP_RSVD_14_12[2:0] = DEV_CAP_RSVD_14_12
      DEV_CAP_RSVD_17_16[1:0] = DEV_CAP_RSVD_17_16
      DEV_CAP_RSVD_31_29[2:0] = DEV_CAP_RSVD_31_29
      DEV_CONTROL_AUX_POWER_SUPPORTED = DEV_CONTROL_AUX_POWER_SUPPORTED
      DEV_CONTROL_EXT_TAG_DEFAULT = DEV_CONTROL_EXT_TAG_DEFAULT
      DISABLE_ASPM_L1_TIMER = DISABLE_ASPM_L1_TIMER
      DISABLE_BAR_FILTERING = DISABLE_BAR_FILTERING
      DISABLE_ERR_MSG = DISABLE_ERR_MSG
      DISABLE_ID_CHECK = DISABLE_ID_CHECK
      DISABLE_LANE_REVERSAL = DISABLE_LANE_REVERSAL
      DISABLE_LOCKED_FILTER = DISABLE_LOCKED_FILTER
      DISABLE_PPM_FILTER = DISABLE_PPM_FILTER
      DISABLE_RX_POISONED_RESP = DISABLE_RX_POISONED_RESP
      DISABLE_RX_TC_FILTER = DISABLE_RX_TC_FILTER
      DISABLE_SCRAMBLING = DISABLE_SCRAMBLING
      DNSTREAM_LINK_NUM[7:0] = DNSTREAM_LINK_NUM
      DSN_BASE_PTR[11:0] = DSN_BASE_PTR
      DSN_CAP_ID[15:0] = DSN_CAP_ID
      DSN_CAP_NEXTPTR[11:0] = DSN_CAP_NEXTPTR
      DSN_CAP_ON = DSN_CAP_ON
      DSN_CAP_VERSION[3:0] = DSN_CAP_VERSION
      ENABLE_MSG_ROUTE[10:0] = ENABLE_MSG_ROUTE
      ENABLE_RX_TD_ECRC_TRIM = ENABLE_RX_TD_ECRC_TRIM
      ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED
      ENTER_RVRY_EI_L0 = ENTER_RVRY_EI_L0
      EXIT_LOOPBACK_ON_EI = EXIT_LOOPBACK_ON_EI
      EXPANSION_ROM[31:0] = EXPANSION_ROM
      EXT_CFG_CAP_PTR[5:0] = EXT_CFG_CAP_PTR
      EXT_CFG_XP_CAP_PTR[9:0] = EXT_CFG_XP_CAP_PTR
      HEADER_TYPE[7:0] = HEADER_TYPE
      INFER_EI[4:0] = INFER_EI
      INTERRUPT_PIN[7:0] = INTERRUPT_PIN
      INTERRUPT_STAT_AUTO = INTERRUPT_STAT_AUTO
      IS_SWITCH = IS_SWITCH
      LAST_CONFIG_DWORD[9:0] = LAST_CONFIG_DWORD
      LINK_CAP_ASPM_OPTIONALITY = LINK_CAP_ASPM_OPTIONALITY
      LINK_CAP_ASPM_SUPPORT[1:0] = LINK_CAP_ASPM_SUPPORT
      LINK_CAP_CLOCK_POWER_MANAGEMENT = LINK_CAP_CLOCK_POWER_MANAGEMENT
      LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP
      LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP
      LINK_CAP_MAX_LINK_SPEED[3:0] = LINK_CAP_MAX_LINK_SPEED
      LINK_CAP_MAX_LINK_WIDTH[5:0] = LINK_CAP_MAX_LINK_WIDTH
      LINK_CAP_RSVD_23[0:0] = LINK_CAP_RSVD_23
      LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE
      LINK_CTRL2_DEEMPHASIS = LINK_CTRL2_DEEMPHASIS
      LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE
      LINK_CTRL2_TARGET_LINK_SPEED[3:0] = LINK_CTRL2_TARGET_LINK_SPEED
      LINK_STATUS_SLOT_CLOCK_CONFIG = LINK_STATUS_SLOT_CLOCK_CONFIG
      LL_ACK_TIMEOUT[14:0] = LL_ACK_TIMEOUT
      LL_ACK_TIMEOUT_EN = LL_ACK_TIMEOUT_EN
      LL_ACK_TIMEOUT_FUNC[1:0] = LL_ACK_TIMEOUT_FUNC
      LL_REPLAY_TIMEOUT[14:0] = LL_REPLAY_TIMEOUT
      LL_REPLAY_TIMEOUT_EN = LL_REPLAY_TIMEOUT_EN
      LL_REPLAY_TIMEOUT_FUNC[1:0] = LL_REPLAY_TIMEOUT_FUNC
      LTSSM_MAX_LINK_WIDTH[5:0] = LTSSM_MAX_LINK_WIDTH
      MPS_FORCE = MPS_FORCE
      MSIX_BASE_PTR[7:0] = MSIX_BASE_PTR
      MSIX_CAP_ID[7:0] = MSIX_CAP_ID
      MSIX_CAP_NEXTPTR[7:0] = MSIX_CAP_NEXTPTR
      MSIX_CAP_ON = MSIX_CAP_ON
      MSIX_CAP_PBA_BIR[2:0] = MSIX_CAP_PBA_BIR
      MSIX_CAP_PBA_OFFSET[28:0] = MSIX_CAP_PBA_OFFSET
      MSIX_CAP_TABLE_BIR[2:0] = MSIX_CAP_TABLE_BIR
      MSIX_CAP_TABLE_OFFSET[28:0] = MSIX_CAP_TABLE_OFFSET
      MSIX_CAP_TABLE_SIZE[10:0] = MSIX_CAP_TABLE_SIZE
      MSI_BASE_PTR[7:0] = MSI_BASE_PTR
      MSI_CAP_64_BIT_ADDR_CAPABLE = MSI_CAP_64_BIT_ADDR_CAPABLE
      MSI_CAP_ID[7:0] = MSI_CAP_ID
      MSI_CAP_MULTIMSGCAP[2:0] = MSI_CAP_MULTIMSGCAP
      MSI_CAP_NEXTPTR[7:0] = MSI_CAP_NEXTPTR
      MSI_CAP_ON = MSI_CAP_ON
      MSI_CAP_PER_VECTOR_MASKING_CAPABLE = MSI_CAP_PER_VECTOR_MASKING_CAPABLE
      N_FTS_COMCLK_GEN1[7:0] = N_FTS_COMCLK_GEN1
      N_FTS_COMCLK_GEN2[7:0] = N_FTS_COMCLK_GEN2
      N_FTS_GEN1[7:0] = N_FTS_GEN1
      N_FTS_GEN2[7:0] = N_FTS_GEN2
      PCIE_BASE_PTR[7:0] = PCIE_BASE_PTR
      PCIE_CAP_CAPABILITY_ID[7:0] = PCIE_CAP_CAPABILITY_ID
      PCIE_CAP_CAPABILITY_VERSION[3:0] = PCIE_CAP_CAPABILITY_VERSION
      PCIE_CAP_DEVICE_PORT_TYPE[3:0] = PCIE_CAP_DEVICE_PORT_TYPE
      PCIE_CAP_NEXTPTR[7:0] = PCIE_CAP_NEXTPTR
      PCIE_CAP_ON = PCIE_CAP_ON
      PCIE_CAP_RSVD_15_14[1:0] = PCIE_CAP_RSVD_15_14
      PCIE_CAP_SLOT_IMPLEMENTED = PCIE_CAP_SLOT_IMPLEMENTED
      PCIE_REVISION[3:0] = PCIE_REVISION
      PL_FAST_TRAIN = PL_FAST_TRAIN
      PM_ASPML0S_TIMEOUT[14:0] = PM_ASPML0S_TIMEOUT
      PM_ASPML0S_TIMEOUT_EN = PM_ASPML0S_TIMEOUT_EN
      PM_ASPML0S_TIMEOUT_FUNC[1:0] = PM_ASPML0S_TIMEOUT_FUNC
      PM_ASPM_FASTEXIT = PM_ASPM_FASTEXIT
      PM_BASE_PTR[7:0] = PM_BASE_PTR
      PM_CAP_D1SUPPORT = PM_CAP_D1SUPPORT
      PM_CAP_D2SUPPORT = PM_CAP_D2SUPPORT
      PM_CAP_DSI = PM_CAP_DSI
      PM_CAP_ID[7:0] = PM_CAP_ID
      PM_CAP_NEXTPTR[7:0] = PM_CAP_NEXTPTR
      PM_CAP_ON = PM_CAP_ON
      PM_CAP_PMESUPPORT[4:0] = PM_CAP_PMESUPPORT
      PM_CAP_PME_CLOCK = PM_CAP_PME_CLOCK
      PM_CAP_RSVD_04[0:0] = PM_CAP_RSVD_04
      PM_CAP_VERSION[2:0] = PM_CAP_VERSION
      PM_CSR_B2B3 = PM_CSR_B2B3
      PM_CSR_BPCCEN = PM_CSR_BPCCEN
      PM_CSR_NOSOFTRST = PM_CSR_NOSOFTRST
      PM_DATA0[7:0] = PM_DATA0
      PM_DATA1[7:0] = PM_DATA1
      PM_DATA2[7:0] = PM_DATA2
      PM_DATA3[7:0] = PM_DATA3
      PM_DATA4[7:0] = PM_DATA4
      PM_DATA5[7:0] = PM_DATA5
      PM_DATA6[7:0] = PM_DATA6
      PM_DATA7[7:0] = PM_DATA7
      PM_DATA_SCALE0[1:0] = PM_DATA_SCALE0
      PM_DATA_SCALE1[1:0] = PM_DATA_SCALE1
      PM_DATA_SCALE2[1:0] = PM_DATA_SCALE2
      PM_DATA_SCALE3[1:0] = PM_DATA_SCALE3
      PM_DATA_SCALE4[1:0] = PM_DATA_SCALE4
      PM_DATA_SCALE5[1:0] = PM_DATA_SCALE5
      PM_DATA_SCALE6[1:0] = PM_DATA_SCALE6
      PM_DATA_SCALE7[1:0] = PM_DATA_SCALE7
      PM_MF = PM_MF
      RBAR_BASE_PTR[11:0] = RBAR_BASE_PTR
      RBAR_CAP_CONTROL_ENCODEDBAR0[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR0
      RBAR_CAP_CONTROL_ENCODEDBAR1[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR1
      RBAR_CAP_CONTROL_ENCODEDBAR2[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR2
      RBAR_CAP_CONTROL_ENCODEDBAR3[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR3
      RBAR_CAP_CONTROL_ENCODEDBAR4[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR4
      RBAR_CAP_CONTROL_ENCODEDBAR5[4:0] = RBAR_CAP_CONTROL_ENCODEDBAR5
      RBAR_CAP_ID[15:0] = RBAR_CAP_ID
      RBAR_CAP_INDEX0[2:0] = RBAR_CAP_INDEX0
      RBAR_CAP_INDEX1[2:0] = RBAR_CAP_INDEX1
      RBAR_CAP_INDEX2[2:0] = RBAR_CAP_INDEX2
      RBAR_CAP_INDEX3[2:0] = RBAR_CAP_INDEX3
      RBAR_CAP_INDEX4[2:0] = RBAR_CAP_INDEX4
      RBAR_CAP_INDEX5[2:0] = RBAR_CAP_INDEX5
      RBAR_CAP_NEXTPTR[11:0] = RBAR_CAP_NEXTPTR
      RBAR_CAP_ON = RBAR_CAP_ON
      RBAR_CAP_SUP0[31:0] = RBAR_CAP_SUP0
      RBAR_CAP_SUP1[31:0] = RBAR_CAP_SUP1
      RBAR_CAP_SUP2[31:0] = RBAR_CAP_SUP2
      RBAR_CAP_SUP3[31:0] = RBAR_CAP_SUP3
      RBAR_CAP_SUP4[31:0] = RBAR_CAP_SUP4
      RBAR_CAP_SUP5[31:0] = RBAR_CAP_SUP5
      RBAR_CAP_VERSION[3:0] = RBAR_CAP_VERSION
      RBAR_NUM[2:0] = RBAR_NUM
      RECRC_CHK[1:0] = RECRC_CHK
      RECRC_CHK_TRIM = RECRC_CHK_TRIM
      ROOT_CAP_CRS_SW_VISIBILITY = ROOT_CAP_CRS_SW_VISIBILITY
      RP_AUTO_SPD[1:0] = RP_AUTO_SPD
      RP_AUTO_SPD_LOOPCNT[4:0] = RP_AUTO_SPD_LOOPCNT
      SELECT_DLL_IF = SELECT_DLL_IF
      SLOT_CAP_ATT_BUTTON_PRESENT = SLOT_CAP_ATT_BUTTON_PRESENT
      SLOT_CAP_ATT_INDICATOR_PRESENT = SLOT_CAP_ATT_INDICATOR_PRESENT
      SLOT_CAP_ELEC_INTERLOCK_PRESENT = SLOT_CAP_ELEC_INTERLOCK_PRESENT
      SLOT_CAP_HOTPLUG_CAPABLE = SLOT_CAP_HOTPLUG_CAPABLE
      SLOT_CAP_HOTPLUG_SURPRISE = SLOT_CAP_HOTPLUG_SURPRISE
      SLOT_CAP_MRL_SENSOR_PRESENT = SLOT_CAP_MRL_SENSOR_PRESENT
      SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = SLOT_CAP_NO_CMD_COMPLETED_SUPPORT
      SLOT_CAP_PHYSICAL_SLOT_NUM[12:0] = SLOT_CAP_PHYSICAL_SLOT_NUM
      SLOT_CAP_POWER_CONTROLLER_PRESENT = SLOT_CAP_POWER_CONTROLLER_PRESENT
      SLOT_CAP_POWER_INDICATOR_PRESENT = SLOT_CAP_POWER_INDICATOR_PRESENT
      SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7:0] = SLOT_CAP_SLOT_POWER_LIMIT_VALUE
      SPARE_BIT0[0:0] = SPARE_BIT0
      SPARE_BIT1[0:0] = SPARE_BIT1
      SPARE_BIT2[0:0] = SPARE_BIT2
      SPARE_BIT3[0:0] = SPARE_BIT3
      SPARE_BIT4[0:0] = SPARE_BIT4
      SPARE_BIT5[0:0] = SPARE_BIT5
      SPARE_BIT6[0:0] = SPARE_BIT6
      SPARE_BIT7[0:0] = SPARE_BIT7
      SPARE_BIT8[0:0] = SPARE_BIT8
      SPARE_BYTE0[7:0] = SPARE_BYTE0
      SPARE_BYTE1[7:0] = SPARE_BYTE1
      SPARE_BYTE2[7:0] = SPARE_BYTE2
      SPARE_BYTE3[7:0] = SPARE_BYTE3
      SPARE_WORD0[31:0] = SPARE_WORD0
      SPARE_WORD1[31:0] = SPARE_WORD1
      SPARE_WORD2[31:0] = SPARE_WORD2
      SPARE_WORD3[31:0] = SPARE_WORD3
      SSL_MESSAGE_AUTO = SSL_MESSAGE_AUTO
      TECRC_EP_INV = TECRC_EP_INV
      TL_RBYPASS = TL_RBYPASS
      TL_RX_RAM_RDATA_LATENCY[1:0] = TL_RX_RAM_RDATA_LATENCY
      TL_TFC_DISABLE = TL_TFC_DISABLE
      TL_TX_CHECKS_DISABLE = TL_TX_CHECKS_DISABLE
      TL_TX_RAM_RDATA_LATENCY[1:0] = TL_TX_RAM_RDATA_LATENCY
      TRN_DW = TRN_DW
      TRN_NP_FC = TRN_NP_FC
      UPCONFIG_CAPABLE = UPCONFIG_CAPABLE
      UPSTREAM_FACING = UPSTREAM_FACING
      UR_ATOMIC = UR_ATOMIC
      UR_CFG1 = UR_CFG1
      UR_INV_REQ = UR_INV_REQ
      UR_PRS_RESPONSE = UR_PRS_RESPONSE
      USER_CLK2_DIV2 = USER_CLK2_DIV2
      USE_RID_PINS = USE_RID_PINS
      VC0_CPL_INFINITE = VC0_CPL_INFINITE
      VC0_RX_RAM_LIMIT[12:0] = VC0_RX_RAM_LIMIT
      VC0_TOTAL_CREDITS_CH[6:0] = VC0_TOTAL_CREDITS_CH
      VC0_TOTAL_CREDITS_NPH[6:0] = VC0_TOTAL_CREDITS_NPH
      VC0_TOTAL_CREDITS_PH[6:0] = VC0_TOTAL_CREDITS_PH
      VC_BASE_PTR[11:0] = VC_BASE_PTR
      VC_CAP_ID[15:0] = VC_CAP_ID
      VC_CAP_NEXTPTR[11:0] = VC_CAP_NEXTPTR
      VC_CAP_ON = VC_CAP_ON
      VC_CAP_REJECT_SNOOP_TRANSACTIONS = VC_CAP_REJECT_SNOOP_TRANSACTIONS
      VC_CAP_VERSION[3:0] = VC_CAP_VERSION
      VSEC_BASE_PTR[11:0] = VSEC_BASE_PTR
      VSEC_CAP_HDR_ID[15:0] = VSEC_CAP_HDR_ID
      VSEC_CAP_HDR_LENGTH[11:0] = VSEC_CAP_HDR_LENGTH
      VSEC_CAP_HDR_REVISION[3:0] = VSEC_CAP_HDR_REVISION
      VSEC_CAP_ID[15:0] = VSEC_CAP_ID
      VSEC_CAP_IS_LINK_VISIBLE = VSEC_CAP_IS_LINK_VISIBLE
      VSEC_CAP_NEXTPTR[11:0] = VSEC_CAP_NEXTPTR
      VSEC_CAP_ON = VSEC_CAP_ON
      VSEC_CAP_VERSION[3:0] = VSEC_CAP_VERSION
      DEV_CAP_ENDPOINT_L0S_LATENCY[2:0] = DEV_CAP_ENDPOINT_L0S_LATENCY
      DEV_CAP_ENDPOINT_L1_LATENCY[2:0] = DEV_CAP_ENDPOINT_L1_LATENCY
      DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1:0] = DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2:0] = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2:0] = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2
      LINK_CAP_L0S_EXIT_LATENCY_GEN1[2:0] = LINK_CAP_L0S_EXIT_LATENCY_GEN1
      LINK_CAP_L0S_EXIT_LATENCY_GEN2[2:0] = LINK_CAP_L0S_EXIT_LATENCY_GEN2
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2:0] = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2:0] = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2
      LINK_CAP_L1_EXIT_LATENCY_GEN1[2:0] = LINK_CAP_L1_EXIT_LATENCY_GEN1
      LINK_CAP_L1_EXIT_LATENCY_GEN2[2:0] = LINK_CAP_L1_EXIT_LATENCY_GEN2
      LINK_CONTROL_RCB[0:0] = LINK_CONTROL_RCB
      MSI_CAP_MULTIMSG_EXTENSION[0:0] = MSI_CAP_MULTIMSG_EXTENSION
      PM_CAP_AUXCURRENT[2:0] = PM_CAP_AUXCURRENT
      SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1:0] = SLOT_CAP_SLOT_POWER_LIMIT_SCALE
      USER_CLK_FREQ[2:0] = USER_CLK_FREQ
      PL_AUTO_CONFIG[2:0] = PL_AUTO_CONFIG
      TL_RX_RAM_RADDR_LATENCY[0:0] = TL_RX_RAM_RADDR_LATENCY
      TL_RX_RAM_WRITE_LATENCY[0:0] = TL_RX_RAM_WRITE_LATENCY
      TL_TX_RAM_RADDR_LATENCY[0:0] = TL_TX_RAM_RADDR_LATENCY
      TL_TX_RAM_WRITE_LATENCY[0:0] = TL_TX_RAM_WRITE_LATENCY
      VC0_TOTAL_CREDITS_CD[10:0] = VC0_TOTAL_CREDITS_CD
      VC0_TOTAL_CREDITS_NPD[10:0] = VC0_TOTAL_CREDITS_NPD
      VC0_TOTAL_CREDITS_PD[10:0] = VC0_TOTAL_CREDITS_PD
      VC0_TX_LASTPACKET[4:0] = VC0_TX_LASTPACKET
      CFG_ECRC_ERR_CPLSTAT[1:0] = CFG_ECRC_ERR_CPLSTAT
</meta>
  </metadata>
</pb_type>
