Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 61dc3ce03d3940c790a07b47870f2c95 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot logic_analyser_tb_behav xil_defaultlib.logic_analyser_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_buffer [C:/Users/Jay/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/input_buffer.vhd:30]
WARNING: [VRFC 10-1625] value in initialization depends on signal zero_data [C:/Users/Jay/Dropbox/Senior_Design/Senior_Design.srcs/sources_1/new/FIFO.vhd:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.read_synchroniser [read_synchroniser_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_generator [\clk_generator(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.input_buffer [\input_buffer(num_of_inputs=2,bu...]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(mem_size=8,mem_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser [logic_analyser_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_analyser_tb
Built simulation snapshot logic_analyser_tb_behav
