
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Imported 229 cell types from liberty file.
[INFO] Using SDC file '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v' to AST representation.
Storing AST representation for module `$abstract\tonegen'.
Storing AST representation for module `$abstract\lfsr'.
Storing AST representation for module `$abstract\mixer'.
Storing AST representation for module `$abstract\pwm8'.
Storing AST representation for module `$abstract\vibrato'.
Storing AST representation for module `$abstract\adsr'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tt_um_felixfeierabend'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tt_um_felixfeierabend'.
Generating RTLIL representation for module `\tt_um_felixfeierabend'.

4.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
Generating RTLIL representation for module `\signal_generator'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_scale'.
Generating RTLIL representation for module `\clock_scale'.

4.4. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:     \clock_scale

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\pwm8'.
Generating RTLIL representation for module `\pwm8'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\mixer'.
Generating RTLIL representation for module `\mixer'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lfsr'.
Generating RTLIL representation for module `\lfsr'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adsr'.
Generating RTLIL representation for module `\adsr'.

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\tonegen'.
Generating RTLIL representation for module `\tonegen'.

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\vibrato'.
Generating RTLIL representation for module `\vibrato'.

4.11. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale

4.12. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale
Removing unused module `$abstract\tt_um_felixfeierabend'.
Removing unused module `$abstract\clock_scale'.
Removing unused module `$abstract\signal_generator'.
Removing unused module `$abstract\adsr'.
Removing unused module `$abstract\vibrato'.
Removing unused module `$abstract\pwm8'.
Removing unused module `$abstract\mixer'.
Removing unused module `$abstract\lfsr'.
Removing unused module `$abstract\tonegen'.
Removed 9 unused modules.
Renaming module tt_um_felixfeierabend to tt_um_felixfeierabend.

5. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/06-yosys-synthesis/hierarchy.dot'.
Dumping module tt_um_felixfeierabend to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale

6.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64 in module tonegen.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48 in module adsr.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40 in module lfsr.
Marked 2 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27 in module mixer.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21 in module pwm8.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16 in module clock_scale.
Marked 4 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70 in module vibrato.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 25 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$69'.
  Set init value: \cnt = 12'000000000000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$63'.
  Set init value: \timer = 4'0000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$62'.
  Set init value: \state = 2'00
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$47'.
  Set init value: \feedback = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$46'.
  Set init value: \noise_out = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$45'.
  Set init value: \noise_reg = 16'1010110011100001
Found init rule in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$39'.
  Set init value: \started = 1'0
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$26'.
  Set init value: \clk_cnt = 8'00000000
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$25'.
  Set init value: \pwm_o = 1'0
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$20'.
  Set init value: \counter = 11'00000000000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$14'.
  Set init value: \vib_depth = 4'0100
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$13'.
  Set init value: \enableVib = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$12'.
  Set init value: \enableN = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$11'.
  Set init value: \enableB = 1'0
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$10'.
  Set init value: \enableA = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$9'.
  Set init value: \volN = 4'0011
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$8'.
  Set init value: \volB = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$7'.
  Set init value: \volA = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$6'.
  Set init value: \periodB = 12'000100101100
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$5'.
  Set init value: \periodA = 12'000011001000
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$81'.
  Set init value: \val = 4'0000
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$80'.
  Set init value: \dir = 1'0
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$79'.
  Set init value: \div = 8'00000000

11. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~26 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$69'.
Creating decoders for process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
     1/2: $0\cnt[11:0]
     2/2: $0\wave[0:0]
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$63'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$62'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
     1/3: $0\timer[3:0]
     2/3: $0\state[1:0]
     3/3: $0\level_o[3:0]
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$47'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$46'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$45'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
     1/2: $0\feedback[0:0]
     2/2: $0\noise_reg[15:0]
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$39'.
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
     1/8: $0\mixout[7:0]
     2/8: $0\started[0:0]
     3/8: $0\sum[5:0]
     4/8: $0\n_val[4:0]
     5/8: $0\b_val[4:0]
     6/8: $0\a_val[4:0]
     7/8: $0\multB[7:0]
     8/8: $0\multA[7:0]
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$26'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$25'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
     1/2: $0\pwm_o[0:0]
     2/2: $0\clk_cnt[7:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$20'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
     1/2: $0\counter[10:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$15'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$14'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$13'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$12'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$11'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$10'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$9'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$8'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$7'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$6'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$5'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
     1/10: $0\enableA[0:0]
     2/10: $0\enableVib[0:0]
     3/10: $0\vib_depth[3:0]
     4/10: $0\enableN[0:0]
     5/10: $0\enableB[0:0]
     6/10: $0\volN[3:0]
     7/10: $0\volB[3:0]
     8/10: $0\volA[3:0]
     9/10: $0\periodB[11:0]
    10/10: $0\periodA[11:0]
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$81'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$80'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$79'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
     1/4: $0\div[7:0]
     2/4: $0\val[3:0]
     3/4: $0\dir[0:0]
     4/4: $0\vibrato_o[3:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\vib_speed' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$15'.

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\tonegen.\wave' using process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
  created $adff cell `$procdff$327' with positive edge clock and positive level reset.
Creating register for signal `\tonegen.\cnt' using process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
  created $adff cell `$procdff$330' with positive edge clock and positive level reset.
Creating register for signal `\adsr.\level_o' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
  created $dff cell `$procdff$331' with positive edge clock.
Creating register for signal `\adsr.\state' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
  created $dff cell `$procdff$332' with positive edge clock.
Creating register for signal `\adsr.\timer' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
  created $dff cell `$procdff$333' with positive edge clock.
Creating register for signal `\lfsr.\noise_out' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
  created $dff cell `$procdff$334' with positive edge clock.
Creating register for signal `\lfsr.\noise_reg' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
  created $dff cell `$procdff$335' with positive edge clock.
Creating register for signal `\lfsr.\feedback' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
  created $dff cell `$procdff$336' with positive edge clock.
Creating register for signal `\mixer.\mixout' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$337' with positive edge clock.
Creating register for signal `\mixer.\multA' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$338' with positive edge clock.
Creating register for signal `\mixer.\multB' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$339' with positive edge clock.
Creating register for signal `\mixer.\a_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$340' with positive edge clock.
Creating register for signal `\mixer.\b_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$341' with positive edge clock.
Creating register for signal `\mixer.\n_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$342' with positive edge clock.
Creating register for signal `\mixer.\sum' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$343' with positive edge clock.
Creating register for signal `\mixer.\started' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$344' with positive edge clock.
Creating register for signal `\pwm8.\pwm_o' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
  created $dff cell `$procdff$345' with positive edge clock.
Creating register for signal `\pwm8.\clk_cnt' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
  created $dff cell `$procdff$346' with positive edge clock.
Creating register for signal `\clock_scale.\clk_out' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
  created $dff cell `$procdff$347' with positive edge clock.
Creating register for signal `\clock_scale.\counter' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
  created $dff cell `$procdff$348' with positive edge clock.
Creating register for signal `\signal_generator.\periodA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$349' with positive edge clock.
Creating register for signal `\signal_generator.\periodB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$350' with positive edge clock.
Creating register for signal `\signal_generator.\volA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$351' with positive edge clock.
Creating register for signal `\signal_generator.\volB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$352' with positive edge clock.
Creating register for signal `\signal_generator.\volN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$353' with positive edge clock.
Creating register for signal `\signal_generator.\enableA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$354' with positive edge clock.
Creating register for signal `\signal_generator.\enableB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$355' with positive edge clock.
Creating register for signal `\signal_generator.\enableN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$356' with positive edge clock.
Creating register for signal `\signal_generator.\enableVib' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$357' with positive edge clock.
Creating register for signal `\signal_generator.\vib_depth' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$358' with positive edge clock.
Creating register for signal `\vibrato.\vibrato_o' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$359' with positive edge clock.
Creating register for signal `\vibrato.\div' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$360' with positive edge clock.
Creating register for signal `\vibrato.\dir' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$361' with positive edge clock.
Creating register for signal `\vibrato.\val' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$362' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$69'.
Found and cleaned up 2 empty switches in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
Removing empty process `tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$63'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$62'.
Found and cleaned up 9 empty switches in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$47'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$46'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$45'.
Found and cleaned up 2 empty switches in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$39'.
Found and cleaned up 2 empty switches in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$26'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$25'.
Found and cleaned up 1 empty switch in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$20'.
Found and cleaned up 3 empty switches in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$15'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$14'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$13'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$12'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$11'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$10'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$9'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$8'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$7'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$6'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$5'.
Found and cleaned up 2 empty switches in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$81'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$80'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$79'.
Found and cleaned up 5 empty switches in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
Cleaned up 26 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Checking module tonegen...
Checking module adsr...
Checking module lfsr...
Checking module mixer...
Checking module pwm8...
Checking module clock_scale...
Checking module signal_generator...
Warning: Wire signal_generator.\waveB is used but has no driver.
Checking module vibrato...
Found and reported 1 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
Optimizing module tonegen.
<suppressed ~5 debug messages>
Optimizing module adsr.
<suppressed ~3 debug messages>
Optimizing module lfsr.
<suppressed ~3 debug messages>
Optimizing module mixer.
<suppressed ~8 debug messages>
Optimizing module pwm8.
Optimizing module clock_scale.
Optimizing module signal_generator.
<suppressed ~1 debug messages>
Optimizing module vibrato.
<suppressed ~6 debug messages>

20. Executing FLATTEN pass (flatten design).
Deleting now unused module tonegen.
Deleting now unused module adsr.
Deleting now unused module lfsr.
Deleting now unused module mixer.
Deleting now unused module pwm8.
Deleting now unused module clock_scale.
Deleting now unused module signal_generator.
Deleting now unused module vibrato.
<suppressed ~8 debug messages>

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~16 debug messages>

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 11 unused cells and 147 unused wires.
<suppressed ~14 debug messages>

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

24. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\signal_gen.\mix.$procmux$159: \signal_gen.mix.started -> 1'1
      Replacing known input bits on port B of cell $flatten\signal_gen.\vibA_gen.$procmux$307: \signal_gen.vibA_gen.dir -> 1'1
      Replacing known input bits on port B of cell $flatten\signal_gen.\vibA_gen.$procmux$311: \signal_gen.vibA_gen.dir -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 1 changes.

27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

28. Executing OPT_DFF pass (perform DFF optimizations).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 21 unused wires.
<suppressed ~6 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

31. Rerunning OPT passes. (Maybe there is more to do…)

32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$96: { $auto$opt_reduce.cc:137:opt_pmux$374 $flatten\signal_gen.\envA_gen.$procmux$110_CMP }
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 1 changes.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

35. Executing OPT_DFF pass (perform DFF optimizations).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

38. Rerunning OPT passes. (Maybe there is more to do…)

39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

42. Executing OPT_DFF pass (perform DFF optimizations).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

44. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

45. Executing FSM pass (extract and optimize FSM).

45.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking tt_um_felixfeierabend.signal_gen.envA_gen.state as FSM state register:
    Register has an initialization value.

45.2. Executing FSM_EXTRACT pass (extracting FSM from design).

45.3. Executing FSM_OPT pass (simple optimizations of FSMs).

45.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

45.5. Executing FSM_OPT pass (simple optimizations of FSMs).

45.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

45.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

45.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

51. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$362 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$301_Y, Q = \signal_gen.vibA_gen.val, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$375 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$299_Y, Q = \signal_gen.vibA_gen.val).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$361 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$315_Y, Q = \signal_gen.vibA_gen.dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$383 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$313_Y, Q = \signal_gen.vibA_gen.dir).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$360 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72_Y [7:0], Q = \signal_gen.vibA_gen.div, rval = 8'00000000).
Adding SRST signal on $flatten\signal_gen.\vibA_gen.$procdff$359 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\vibA_gen.$procmux$320_Y, Q = \signal_gen.vibA_gen.vibrato_o, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$390 ($sdff) from module tt_um_felixfeierabend (D = \signal_gen.vibA_gen.val, Q = \signal_gen.vibA_gen.vibrato_o).
Adding EN signal on $flatten\signal_gen.\tA.$procdff$327 ($adff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\tA.$0\wave[0:0], Q = \signal_gen.tA.wave).
Adding SRST signal on $flatten\signal_gen.\pwm.$procdff$346 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22_Y [7:0], Q = \signal_gen.pwm.clk_cnt, rval = 8'00000000).
Adding SRST signal on $flatten\signal_gen.\pwm.$procdff$345 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\pwm.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$24_Y, Q = \signal_gen.pwm.pwm_o, rval = 1'0).
Adding EN signal on $flatten\signal_gen.\n.$procdff$336 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\n.$auto$rtlil.cc:2959:Not$364, Q = \signal_gen.n.feedback).
Adding SRST signal on $flatten\signal_gen.\n.$procdff$335 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\n.$procmux$147_Y, Q = \signal_gen.n.noise_reg, rval = 16'1010110011100001).
Adding EN signal on $auto$ff.cc:266:slice$400 ($sdff) from module tt_um_felixfeierabend (D = { \signal_gen.n.noise_reg [14:0] \signal_gen.n.feedback }, Q = \signal_gen.n.noise_reg).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$343 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$165_Y, Q = \signal_gen.mix.sum, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$402 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$38_Y, Q = \signal_gen.mix.sum).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$342 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$171_Y, Q = \signal_gen.mix.n_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$404 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$36_Y, Q = \signal_gen.mix.n_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$341 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$177_Y, Q = \signal_gen.mix.b_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$406 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$34_Y, Q = \signal_gen.mix.b_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$340 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$183_Y, Q = \signal_gen.mix.a_val, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$408 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$32_Y, Q = \signal_gen.mix.a_val).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$339 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$189_Y, Q = \signal_gen.mix.multB, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$410 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$30_Y, Q = \signal_gen.mix.multB).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$338 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$195_Y, Q = \signal_gen.mix.multA, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$412 ($sdff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$29_Y, Q = \signal_gen.mix.multA).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$337 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\mix.$procmux$153_Y [1:0], Q = \signal_gen.mix.mixout [1:0], rval = 2'00).
Adding SRST signal on $flatten\signal_gen.\mix.$procdff$337 ($dff) from module tt_um_felixfeierabend (D = \signal_gen.mix.sum, Q = \signal_gen.mix.mixout [7:2], rval = 6'000000).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$333 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$0\timer[3:0], Q = \signal_gen.envA_gen.timer).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$332 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$0\state[1:0], Q = \signal_gen.envA_gen.state).
Adding EN signal on $flatten\signal_gen.\envA_gen.$procdff$331 ($dff) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$0\level_o[3:0], Q = \signal_gen.envA_gen.level_o).
Adding EN signal on $flatten\signal_gen.$procdff$358 ($dff) from module tt_um_felixfeierabend (D = \ui_in [7:4], Q = \signal_gen.vib_depth).
Adding EN signal on $flatten\signal_gen.$procdff$357 ($dff) from module tt_um_felixfeierabend (D = \ui_in [3], Q = \signal_gen.enableVib).
Adding EN signal on $flatten\signal_gen.$procdff$356 ($dff) from module tt_um_felixfeierabend (D = \ui_in [3], Q = \signal_gen.enableN).
Adding EN signal on $flatten\signal_gen.$procdff$355 ($dff) from module tt_um_felixfeierabend (D = \ui_in [4], Q = \signal_gen.enableB).
Adding EN signal on $flatten\signal_gen.$procdff$354 ($dff) from module tt_um_felixfeierabend (D = \ui_in [5], Q = \signal_gen.enableA).
Adding EN signal on $flatten\signal_gen.$procdff$353 ($dff) from module tt_um_felixfeierabend (D = \ui_in [6:3], Q = \signal_gen.volN).
Adding EN signal on $flatten\signal_gen.$procdff$352 ($dff) from module tt_um_felixfeierabend (D = \ui_in [6:3], Q = \signal_gen.volB).
Adding EN signal on $flatten\signal_gen.$procdff$351 ($dff) from module tt_um_felixfeierabend (D = \ui_in [6:3], Q = \signal_gen.volA).
Adding EN signal on $flatten\signal_gen.$procdff$349 ($dff) from module tt_um_felixfeierabend (D = \ui_in [7:3], Q = \signal_gen.periodA [4:0]).
Adding EN signal on $flatten\signal_gen.$procdff$349 ($dff) from module tt_um_felixfeierabend (D = \signal_gen.periodA [11:5], Q = \signal_gen.periodA [11:5]).
Handling D = Q on $auto$ff.cc:266:slice$482 ($dffe) from module tt_um_felixfeierabend (removing D path).
Adding EN signal on $flatten\clk_scaler.$procdff$348 ($dff) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$procmux$211_Y, Q = \clk_scaler.counter).
Adding SRST signal on $auto$ff.cc:266:slice$487 ($dffe) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19_Y [10:0], Q = \clk_scaler.counter, rval = 11'00000000000).
Adding SRST signal on $flatten\clk_scaler.$procdff$347 ($dff) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$procmux$217_Y, Q = \clk_scaler.clk_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$493 ($sdff) from module tt_um_felixfeierabend (D = $flatten\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$18_Y, Q = \clk_scaler.clk_out).

52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 53 unused cells and 53 unused wires.
<suppressed ~54 debug messages>

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~4 debug messages>

54. Rerunning OPT passes. (Maybe there is more to do…)

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

61. Rerunning OPT passes. (Maybe there is more to do…)

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

68. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19 ($add).
Removed top 21 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19 ($add).
Removed top 5 bits (of 11) from port B of cell tt_um_felixfeierabend.$flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$17 ($ge).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$auto$opt_dff.cc:248:make_patterns_logic$380 ($ne).
Removed cell tt_um_felixfeierabend.$flatten\signal_gen.\mix.$procmux$153 ($mux).
Removed top 1 bits (of 16) from FF cell tt_um_felixfeierabend.$auto$ff.cc:266:slice$401 ($sdffe).
Removed top 31 bits (of 32) from port A of cell tt_um_felixfeierabend.$flatten\signal_gen.\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$43 ($xor).
Removed top 31 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$43 ($xor).
Removed top 2 bits (of 4) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$50 ($ge).
Removed top 28 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$51 ($lt).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$52 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$52 ($add).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56 ($sub).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56 ($sub).
Removed top 2 bits (of 4) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$59 ($ge).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$60 ($gt).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$procmux$103_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68 ($sub).
Removed top 20 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68 ($sub).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72 ($add).
Removed top 24 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72 ($add).
Removed top 2 bits (of 8) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21$73 ($eq).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$76 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$76 ($add).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$77 ($gt).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78 ($sub).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78 ($sub).
Removed top 1 bits (of 3) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.$procmux$265_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.$procmux$257_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell tt_um_felixfeierabend.$auto$opt_dff.cc:248:make_patterns_logic$435 ($ne).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22 ($add).
Removed top 24 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22 ($add).
Removed cell tt_um_felixfeierabend.$auto$ff.cc:266:slice$414 ($sdff).
Removed top 31 bits (of 32) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49 ($add).
Removed top 28 bits (of 32) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49 ($add).
Removed top 4 bits (of 12) from port A of cell tt_um_felixfeierabend.$flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$3 ($add).
Removed top 8 bits (of 12) from port B of cell tt_um_felixfeierabend.$flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$3 ($add).
Removed top 3 bits (of 12) from port Y of cell tt_um_felixfeierabend.$flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$3 ($add).
Removed top 1 bits (of 15) from FF cell tt_um_felixfeierabend.$auto$ff.cc:266:slice$401 ($sdffe).
Removed top 21 bits (of 32) from wire tt_um_felixfeierabend.$flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19_Y.
Removed top 28 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49_Y.
Removed top 28 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56_Y.
Removed top 31 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$43_Y.
Removed top 24 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22_Y.
Removed top 20 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68_Y.
Removed top 24 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72_Y.
Removed top 28 bits (of 32) from wire tt_um_felixfeierabend.$flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78_Y.

69. Executing PEEPOPT pass (run peephole optimizers).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

71. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tt_um_felixfeierabend:
  creating $macc model for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19 ($add).
  creating $macc model for $flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$3 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$52 ($add).
  creating $macc model for $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56 ($sub).
  creating $macc model for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$37 ($add).
  creating $macc model for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$38 ($add).
  creating $macc model for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$29 ($mul).
  creating $macc model for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$30 ($mul).
  creating $macc model for $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22 ($add).
  creating $macc model for $flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68 ($sub).
  creating $macc model for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72 ($add).
  creating $macc model for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$76 ($add).
  creating $macc model for $flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78 ($sub).
  merging $macc model for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$37 into $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$38.
  creating $alu model for $macc $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$76.
  creating $alu model for $macc $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72.
  creating $alu model for $macc $flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68.
  creating $alu model for $macc $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22.
  creating $alu model for $macc $flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$52.
  creating $alu model for $macc $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49.
  creating $alu model for $macc $flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$3.
  creating $alu model for $macc $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19.
  creating $macc cell for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$29: $auto$alumacc.cc:365:replace_macc$505
  creating $macc cell for $flatten\signal_gen.\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$30: $auto$alumacc.cc:365:replace_macc$506
  creating $macc cell for $flatten\signal_gen.\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$38: $auto$alumacc.cc:365:replace_macc$507
  creating $alu model for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$17 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$50 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$59 ($ge): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$55 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$60 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$51 ($lt): new $alu
  creating $alu model for $flatten\signal_gen.\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$23 ($lt): new $alu
  creating $alu model for $flatten\signal_gen.\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$77 ($gt): new $alu
  creating $alu model for $flatten\signal_gen.\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$75 ($lt): new $alu
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$75: $auto$alumacc.cc:495:replace_alu$517
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$77: $auto$alumacc.cc:495:replace_alu$522
  creating $alu cell for $flatten\signal_gen.\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$23: $auto$alumacc.cc:495:replace_alu$533
  creating $alu cell for $flatten\signal_gen.\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$51: $auto$alumacc.cc:495:replace_alu$538
  creating $alu cell for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$60: $auto$alumacc.cc:495:replace_alu$543
  creating $alu cell for $flatten\signal_gen.\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$55: $auto$alumacc.cc:495:replace_alu$554
  creating $alu cell for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$59: $auto$alumacc.cc:495:replace_alu$565
  creating $alu cell for $flatten\signal_gen.\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$50: $auto$alumacc.cc:495:replace_alu$578
  creating $alu cell for $flatten\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$17: $auto$alumacc.cc:495:replace_alu$591
  creating $alu cell for $flatten\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19: $auto$alumacc.cc:495:replace_alu$604
  creating $alu cell for $flatten\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$3: $auto$alumacc.cc:495:replace_alu$607
  creating $alu cell for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49: $auto$alumacc.cc:495:replace_alu$610
  creating $alu cell for $flatten\signal_gen.\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$52: $auto$alumacc.cc:495:replace_alu$613
  creating $alu cell for $flatten\signal_gen.\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56: $auto$alumacc.cc:495:replace_alu$616
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78: $auto$alumacc.cc:495:replace_alu$619
  creating $alu cell for $flatten\signal_gen.\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22: $auto$alumacc.cc:495:replace_alu$622
  creating $alu cell for $flatten\signal_gen.\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68: $auto$alumacc.cc:495:replace_alu$625
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72: $auto$alumacc.cc:495:replace_alu$628
  creating $alu cell for $flatten\signal_gen.\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$76: $auto$alumacc.cc:495:replace_alu$631
  created 19 $alu and 3 $macc cells.

72. Executing SHARE pass (SAT-based resource sharing).

73. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~16 debug messages>

74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$492: { $auto$rtlil.cc:2962:ReduceAnd$597 $auto$rtlil.cc:2959:Not$601 $auto$rtlil.cc:2959:Not$490 }
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 1 changes.

77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

78. Executing OPT_DFF pass (perform DFF optimizations).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 2 unused cells and 21 unused wires.
<suppressed ~5 debug messages>

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

81. Rerunning OPT passes. (Maybe there is more to do…)

82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

83. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

85. Executing OPT_DFF pass (perform DFF optimizations).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

87. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

88. Executing MEMORY pass.

88.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

88.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

88.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

88.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

88.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

88.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

88.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

88.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

88.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

88.10. Executing MEMORY_COLLECT pass (generating $mem cells).

89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

90. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~37 debug messages>

91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

92. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$407 ($sdffe) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$407 ($sdffe) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$407 ($sdffe) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$407 ($sdffe) from module tt_um_felixfeierabend.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$407 ($sdffe) from module tt_um_felixfeierabend.

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 8 unused cells and 36 unused wires.
<suppressed ~14 debug messages>

94. Rerunning OPT passes (Removed registers in this run.)

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

97. Executing OPT_DFF pass (perform DFF optimizations).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

99. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

100. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$128: { $flatten\signal_gen.\envA_gen.$procmux$103_CMP $auto$opt_reduce.cc:137:opt_pmux$657 }
    Consolidated identical input bits for $mux cell $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$36:
      Old ports: A=5'00000, B={ \signal_gen.volN 1'0 }, Y=$flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$36_Y
      New ports: A=4'0000, B=\signal_gen.volN, Y=$flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$36_Y [4:1]
      New connections: $flatten\signal_gen.\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$36_Y [0] = 1'0
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 2 changes.

104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

105. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\signal_gen.\envA_gen.$procmux$128 in front of them:
        $auto$alumacc.cc:495:replace_alu$616
        $auto$alumacc.cc:495:replace_alu$613

    Found cells that share an operand and can be merged by moving the $mux $flatten\signal_gen.\vibA_gen.$procmux$299 in front of them:
        $auto$alumacc.cc:495:replace_alu$619
        $auto$alumacc.cc:495:replace_alu$631

106. Executing OPT_DFF pass (perform DFF optimizations).

107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

108. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~4 debug messages>

109. Rerunning OPT passes. (Maybe there is more to do…)

110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$668:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:3094:Mux$669
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:3094:Mux$669 [1]
      New connections: { $auto$rtlil.cc:3094:Mux$669 [3:2] $auto$rtlil.cc:3094:Mux$669 [0] } = { $auto$rtlil.cc:3094:Mux$669 [1] $auto$rtlil.cc:3094:Mux$669 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:246:merge_operators$661:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:3096:Pmux$662
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:3096:Pmux$662 [1]
      New connections: { $auto$rtlil.cc:3096:Pmux$662 [3:2] $auto$rtlil.cc:3096:Pmux$662 [0] } = { $auto$rtlil.cc:3096:Pmux$662 [1] $auto$rtlil.cc:3096:Pmux$662 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\signal_gen.\envA_gen.$procmux$128: $auto$opt_reduce.cc:137:opt_pmux$673
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$672: { $flatten\signal_gen.\envA_gen.$procmux$110_CMP $flatten\signal_gen.\envA_gen.$procmux$103_CMP $flatten\signal_gen.\envA_gen.$procmux$100_CMP }
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 4 changes.

112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

113. Executing OPT_SHARE pass.

114. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$438 ($dffe) from module tt_um_felixfeierabend (D = $auto$opt_share.cc:222:merge_operators$660, Q = \signal_gen.envA_gen.level_o, rval = 4'0000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$405 ($sdffe) from module tt_um_felixfeierabend.

115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

116. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~2 debug messages>

117. Rerunning OPT passes. (Maybe there is more to do…)

118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

121. Executing OPT_SHARE pass.

122. Executing OPT_DFF pass (perform DFF optimizations).

123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

124. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

125. Executing TECHMAP pass (map to technology primitives).

125.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

125.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper maccmap for cells of type $macc_v2.
  add \signal_gen.volA * \signal_gen.envA_gen.level_o (4x4 bits, unsigned)
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
  add \signal_gen.mix.a_val (5 bits, unsigned)
  add { \signal_gen.mix.n_val [4:1] 1'0 } (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d865e08a1072904410537366de76463bde0f0d04\_90_alu for cells of type $alu.
Using template $paramod$5ccf584370207a3ccc3032757a8e590623d4de56\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1834 debug messages>

126. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~626 debug messages>

127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

128. Executing OPT_DFF pass (perform DFF optimizations).

129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 109 unused cells and 734 unused wires.
<suppressed ~110 debug messages>

130. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

132. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1136 ($_DFFE_PP_) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$procmux$109.Y_B [1], Q = \signal_gen.envA_gen.state [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1135 ($_DFFE_PP_) from module tt_um_felixfeierabend (D = $flatten\signal_gen.\envA_gen.$procmux$109.B_AND_S [3], Q = \signal_gen.envA_gen.state [0], rval = 1'1).

133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 2 unused cells and 1 unused wires.
<suppressed ~3 debug messages>

134. Rerunning OPT passes (Removed registers in this run.)

135. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

137. Executing OPT_DFF pass (perform DFF optimizations).

138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

139. Executing ABC pass (technology mapping using ABC).

139.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `<abc-temp-dir>/input.blif'..
Extracted 539 gates and 650 wires to a netlist network with 109 inputs and 95 outputs.

139.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

139.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       39
ABC RESULTS:            ANDNOT cells:      140
ABC RESULTS:               MUX cells:       17
ABC RESULTS:              NAND cells:       30
ABC RESULTS:               NOR cells:       34
ABC RESULTS:               NOT cells:       15
ABC RESULTS:                OR cells:       53
ABC RESULTS:             ORNOT cells:       24
ABC RESULTS:              XNOR cells:       30
ABC RESULTS:               XOR cells:       62
ABC RESULTS:        internal signals:      446
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:       95
Removing temp directory.

140. Executing OPT pass (performing simple optimizations).

140.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
<suppressed ~11 debug messages>

140.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

140.3. Executing OPT_DFF pass (perform DFF optimizations).

140.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 1 unused cells and 431 unused wires.
<suppressed ~2 debug messages>

140.5. Finished fast OPT passes.

141. Executing HIERARCHY pass (managing design hierarchy).

141.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

141.2. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Removed 0 unused modules.

142. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.

143. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
      489 wires
      837 wire bits
       85 public wires
      334 public wire bits
        8 ports
       43 port bits
      566 cells
      140   $_ANDNOT_
       39   $_AND_
        1   $_DFFE_PN0P_
       25   $_DFFE_PP_
       12   $_DFF_PN0_
        2   $_DFF_P_
       17   $_MUX_
       30   $_NAND_
       28   $_NOR_
       14   $_NOT_
       24   $_ORNOT_
       50   $_OR_
        5   $_SDFFCE_PN0P_
        1   $_SDFFCE_PN1P_
       11   $_SDFFCE_PP0P_
       37   $_SDFFE_PN0P_
        7   $_SDFFE_PN1P_
       15   $_SDFF_PN0_
        8   $_SDFF_PP0_
       30   $_XNOR_
       62   $_XOR_
        8   $scopeinfo

144. Generating Graphviz representation of design.
Writing dot description to `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module tt_um_felixfeierabend to page 1.

145. Executing OPT pass (performing simple optimizations).

145.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

145.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

145.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tt_um_felixfeierabend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

145.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tt_um_felixfeierabend.
Performed a total of 0 changes.

145.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tt_um_felixfeierabend'.
Removed a total of 0 cells.

145.6. Executing OPT_DFF pass (perform DFF optimizations).

145.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..

145.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.

145.9. Finished OPT passes. (There is nothing left to do.)

146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 8 unused cells and 48 unused wires.
<suppressed ~56 debug messages>
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/tmp/00fc149c9788498da35a0de7aab1f99c.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         441,
         "num_wire_bits":     685,
         "num_pub_wires":     37,
         "num_pub_wire_bits": 182,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         558,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 140,
            "$_AND_": 39,
            "$_DFFE_PN0P_": 1,
            "$_DFFE_PP_": 25,
            "$_DFF_PN0_": 12,
            "$_DFF_P_": 2,
            "$_MUX_": 17,
            "$_NAND_": 30,
            "$_NOR_": 28,
            "$_NOT_": 14,
            "$_ORNOT_": 24,
            "$_OR_": 50,
            "$_SDFFCE_PN0P_": 5,
            "$_SDFFCE_PN1P_": 1,
            "$_SDFFCE_PP0P_": 11,
            "$_SDFFE_PN0P_": 37,
            "$_SDFFE_PN1P_": 7,
            "$_SDFF_PN0_": 15,
            "$_SDFF_PP0_": 8,
            "$_XNOR_": 30,
            "$_XOR_": 62
         }
      }
   },
      "design": {
         "num_wires":         441,
         "num_wire_bits":     685,
         "num_pub_wires":     37,
         "num_pub_wire_bits": 182,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         558,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 140,
            "$_AND_": 39,
            "$_DFFE_PN0P_": 1,
            "$_DFFE_PP_": 25,
            "$_DFF_PN0_": 12,
            "$_DFF_P_": 2,
            "$_MUX_": 17,
            "$_NAND_": 30,
            "$_NOR_": 28,
            "$_NOT_": 14,
            "$_ORNOT_": 24,
            "$_OR_": 50,
            "$_SDFFCE_PN0P_": 5,
            "$_SDFFCE_PN1P_": 1,
            "$_SDFFCE_PP0P_": 11,
            "$_SDFFE_PN0P_": 37,
            "$_SDFFE_PN1P_": 7,
            "$_SDFF_PN0_": 15,
            "$_SDFF_PP0_": 8,
            "$_XNOR_": 30,
            "$_XOR_": 62
         }
      }
}

147. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        | 
      441 wires
      685 wire bits
       37 public wires
      182 public wire bits
        8 ports
       43 port bits
      558 cells
      140   $_ANDNOT_
       39   $_AND_
        1   $_DFFE_PN0P_
       25   $_DFFE_PP_
       12   $_DFF_PN0_
        2   $_DFF_P_
       17   $_MUX_
       30   $_NAND_
       28   $_NOR_
       14   $_NOT_
       24   $_ORNOT_
       50   $_OR_
        5   $_SDFFCE_PN0P_
        1   $_SDFFCE_PN1P_
       11   $_SDFFCE_PP0P_
       37   $_SDFFE_PN0P_
        7   $_SDFFE_PN1P_
       15   $_SDFF_PN0_
        8   $_SDFF_PP0_
       30   $_XNOR_
       62   $_XOR_

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFE_PN1P_ is unknown!
   Area for cell type $_SDFFCE_PN0P_ is unknown!
   Area for cell type $_SDFFCE_PN1P_ is unknown!
   Area for cell type $_SDFFCE_PP0P_ is unknown!

148. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell gf180mcu_fd_sc_mcu7t5v0__dffnq_1 (noninv, pins=3, area=65.86) is a direct match for cell type $_DFF_N_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (noninv, pins=3, area=63.66) is a direct match for cell type $_DFF_P_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_NN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_NN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_PN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_PN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 (noninv, pins=5, area=94.39) is a direct match for cell type $_DFFSR_NNN_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (noninv, pins=5, area=85.61) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \gf180mcu_fd_sc_mcu7t5v0__dffnq_1 _DFF_N_ (.CLKN( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffq_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 _DFF_NN0_ (.CLKN( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 _DFF_NN1_ (.CLKN( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 _DFFSR_NNN_ (.CLKN( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

148.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tt_um_felixfeierabend':
  mapped 13 $_DFF_PN0_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 cells.
  mapped 111 $_DFF_P_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffq_1 cells.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/tmp/00fc149c9788498da35a0de7aab1f99c.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         612,
         "num_wire_bits":     856,
         "num_pub_wires":     37,
         "num_pub_wire_bits": 182,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         729,
         "num_submodules":       0,
         "area":              8036.627200,
         "sequential_area":    8036.627200,
         "num_cells_by_type": {
            "$_ANDNOT_": 140,
            "$_AND_": 39,
            "$_MUX_": 188,
            "$_NAND_": 30,
            "$_NOR_": 28,
            "$_NOT_": 14,
            "$_ORNOT_": 24,
            "$_OR_": 50,
            "$_XNOR_": 30,
            "$_XOR_": 62,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 111,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 13
         }
      }
   },
      "design": {
         "num_wires":         612,
         "num_wire_bits":     856,
         "num_pub_wires":     37,
         "num_pub_wire_bits": 182,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         729,
         "num_submodules":       0,
         "area":              8036.627200,
         "sequential_area":    8036.627200,
         "num_cells_by_type": {
            "$_ANDNOT_": 140,
            "$_AND_": 39,
            "$_MUX_": 188,
            "$_NAND_": 30,
            "$_NOR_": 28,
            "$_NOT_": 14,
            "$_ORNOT_": 24,
            "$_OR_": 50,
            "$_XNOR_": 30,
            "$_XOR_": 62,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 111,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 13
         }
      }
}

149. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      612        - wires
      856        - wire bits
       37        - public wires
      182        - public wire bits
        8        - ports
       43        - port bits
      729 8.04E+03 cells
      140        -   $_ANDNOT_
       39        -   $_AND_
      188        -   $_MUX_
       30        -   $_NAND_
       28        -   $_NOR_
       14        -   $_NOT_
       24        -   $_ORNOT_
       50        -   $_OR_
       30        -   $_XNOR_
       62        -   $_XOR_
      111 7.07E+03   gf180mcu_fd_sc_mcu7t5v0__dffq_1
       13  970.278   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\tt_um_felixfeierabend': 8036.627200
     of which used for sequential elements: 8036.627200 (100.00%)

[INFO] Using generated ABC script '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/06-yosys-synthesis/AREA_0.abc'…

150. Executing ABC pass (technology mapping using ABC).

150.1. Extracting gate netlist of module `\tt_um_felixfeierabend' to `/tmp/yosys-abc-mfXl1X/input.blif'..
Extracted 605 gates and 741 wires to a netlist network with 134 inputs and 122 outputs.

150.1.1. Executing ABC.
Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-mfXl1X/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-mfXl1X/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-mfXl1X/input.blif 
ABC: + read_lib -w /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/tmp/00fc149c9788498da35a0de7aab1f99c.lib 
ABC: Parsing finished successfully.  Parsing time =     0.18 sec
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__antenna" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_4".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__endcap" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__filltie" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__hold".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_4".
ABC: Library "gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00" from "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/tmp/00fc149c9788498da35a0de7aab1f99c.lib" has 143 cells (72 skipped: 36 seq; 15 tri-state; 21 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.23 sec
ABC: Memory =   23.83 MB. Time =     0.23 sec
ABC: Warning: Detected 6 multi-output cells (for example, "gf180mcu_fd_sc_mcu7t5v0__addf_1").
ABC: + read_constr -v /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN".
ABC: Setting output load to be 72.910004.
ABC: + source /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN) in the library.
ABC: WireLoad = "none"  Gates =    432 ( 11.3 %)   Cap = 24.7 ff (  8.1 %)   Area =     7698.57 ( 85.6 %)   Delay =  6636.31 ps  (  2.5 %)               
ABC: Path  0 --      81 : 0    3 pi                               A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  14.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     290 : 4    3 gf180mcu_fd_sc_mcu7t5v0__or4_1   A =  26.34  Df = 945.4 -586.2 ps  S = 404.0 ps  Cin =  2.8 ff  Cout =  15.0 ff  Cmax = 238.9 ff  G =  539  
ABC: Path  2 --     291 : 2    3 gf180mcu_fd_sc_mcu7t5v0__or2_1   A =  17.56  Df =1492.8 -762.6 ps  S = 305.5 ps  Cin =  2.9 ff  Cout =  15.0 ff  Cmax = 238.8 ff  G =  527  
ABC: Path  3 --     292 : 3    3 gf180mcu_fd_sc_mcu7t5v0__or3_1   A =  21.95  Df =2205.7-1118.0 ps  S = 304.8 ps  Cin =  2.8 ff  Cout =  11.5 ff  Cmax = 239.0 ff  G =  406  
ABC: Path  4 --     293 : 2    5 gf180mcu_fd_sc_mcu7t5v0__or2_1   A =  17.56  Df =2788.7-1266.7 ps  S = 435.3 ps  Cin =  2.9 ff  Cout =  23.0 ff  Cmax = 238.8 ff  G =  807  
ABC: Path  5 --     295 : 4    4 gf180mcu_fd_sc_mcu7t5v0__or4_1   A =  26.34  Df =3770.3-1802.9 ps  S = 422.9 ps  Cin =  2.8 ff  Cout =  16.7 ff  Cmax = 238.9 ff  G =  599  
ABC: Path  6 --     297 : 3   15 gf180mcu_fd_sc_mcu7t5v0__oai21_1 A =  17.56  Df =5121.2-2412.8 ps  S =2250.5 ps  Cin =  4.9 ff  Cout =  70.0 ff  Cmax = 124.5 ff  G = 1441  
ABC: Path  7 --     322 : 3    1 gf180mcu_fd_sc_mcu7t5v0__aoi21_1 A =  17.56  Df =6636.3 -480.6 ps  S =2397.2 ps  Cin =  4.6 ff  Cout =  72.9 ff  Cmax = 124.2 ff  G = 1602  
ABC: Start-point = pi80 (\signal_gen.tA.cnt [2]).  End-point = po3 ($abc$2736$flatten\signal_gen.\tA.$0\cnt[11:0][3]).
ABC: netlist                       : i/o =  134/  122  lat =    0  nd =   432  edge =   1083  area =7698.57  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-mfXl1X/output.blif 

150.1.2. Re-integrating ABC results.
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and2_1 cells:       30
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and3_1 cells:        7
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and4_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi211_1 cells:        4
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi21_1 cells:       39
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi221_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi22_1 cells:       21
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__clkinv_1 cells:       49
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__mux2_2 cells:       20
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand2_1 cells:       66
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand3_1 cells:       11
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand4_1 cells:        4
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor2_1 cells:       47
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor3_1 cells:       10
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor4_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai211_1 cells:       11
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai21_1 cells:       43
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai221_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai22_1 cells:        5
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai31_1 cells:        5
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai32_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or2_1 cells:        6
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or3_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or4_1 cells:        2
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xnor2_1 cells:        6
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xnor3_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor2_1 cells:       27
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor3_1 cells:        6
ABC RESULTS:        internal signals:      485
ABC RESULTS:           input signals:      134
ABC RESULTS:          output signals:      122
Removing temp directory.

151. Executing SETUNDEF pass (replace undef values with defined constants).

152. Executing HILOMAP pass (mapping to constant drivers).

153. Executing SPLITNETS pass (splitting up multi-bit signals).

154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 23 unused cells and 869 unused wires.
<suppressed ~39 debug messages>

155. Executing INSBUF pass (insert buffer cells for connected wires).
Add tt_um_felixfeierabend/$auto$insbuf.cc:97:execute$4048: \signal_gen.pwm.pwm_o -> \uo_out [0]

156. Executing CHECK pass (checking for obvious problems).
Checking module tt_um_felixfeierabend...
Found and reported 0 problems.
{
   "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_00-11-19/tmp/00fc149c9788498da35a0de7aab1f99c.lib ",
   "modules": {
      "\\tt_um_felixfeierabend": {
         "num_wires":         564,
         "num_wire_bits":     599,
         "num_pub_wires":     132,
         "num_pub_wire_bits": 167,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         580,
         "num_submodules":       0,
         "area":              15950.323200,
         "sequential_area":    8036.627200,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 30,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 7,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 39,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 21,
            "gf180mcu_fd_sc_mcu7t5v0__buf_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 49,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 111,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 13,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 20,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 66,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 47,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 43,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__oai32_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 20,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__xnor3_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 27,
            "gf180mcu_fd_sc_mcu7t5v0__xor3_1": 6
         }
      }
   },
      "design": {
         "num_wires":         564,
         "num_wire_bits":     599,
         "num_pub_wires":     132,
         "num_pub_wire_bits": 167,
         "num_ports":         8,
         "num_port_bits":     43,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         580,
         "num_submodules":       0,
         "area":              15950.323200,
         "sequential_area":    8036.627200,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 30,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 7,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 39,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 21,
            "gf180mcu_fd_sc_mcu7t5v0__buf_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 49,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 111,
            "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1": 13,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 20,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 66,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 47,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 43,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__oai32_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 2,
            "gf180mcu_fd_sc_mcu7t5v0__tieh": 3,
            "gf180mcu_fd_sc_mcu7t5v0__tiel": 20,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 6,
            "gf180mcu_fd_sc_mcu7t5v0__xnor3_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 27,
            "gf180mcu_fd_sc_mcu7t5v0__xor3_1": 6
         }
      }
}

157. Printing statistics.

=== tt_um_felixfeierabend ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      564        - wires
      599        - wire bits
      132        - public wires
      167        - public wire bits
        8        - ports
       43        - port bits
      580  1.6E+04 cells
       30  526.848   gf180mcu_fd_sc_mcu7t5v0__and2_1
        7  153.664   gf180mcu_fd_sc_mcu7t5v0__and3_1
        1   24.147   gf180mcu_fd_sc_mcu7t5v0__and4_1
        4   87.808   gf180mcu_fd_sc_mcu7t5v0__aoi211_1
       39  684.902   gf180mcu_fd_sc_mcu7t5v0__aoi21_1
        1   24.147   gf180mcu_fd_sc_mcu7t5v0__aoi221_1
       21  414.893   gf180mcu_fd_sc_mcu7t5v0__aoi22_1
        1   13.171   gf180mcu_fd_sc_mcu7t5v0__buf_1
       49  430.259   gf180mcu_fd_sc_mcu7t5v0__clkinv_1
      111 7.07E+03   gf180mcu_fd_sc_mcu7t5v0__dffq_1
       13  970.278   gf180mcu_fd_sc_mcu7t5v0__dffrnq_1
       20   658.56   gf180mcu_fd_sc_mcu7t5v0__mux2_2
       66  724.416   gf180mcu_fd_sc_mcu7t5v0__nand2_1
       11   169.03   gf180mcu_fd_sc_mcu7t5v0__nand3_1
        4   79.027   gf180mcu_fd_sc_mcu7t5v0__nand4_1
       47  619.046   gf180mcu_fd_sc_mcu7t5v0__nor2_1
       10  175.616   gf180mcu_fd_sc_mcu7t5v0__nor3_1
        2   43.904   gf180mcu_fd_sc_mcu7t5v0__nor4_1
       11  241.472   gf180mcu_fd_sc_mcu7t5v0__oai211_1
       43  755.149   gf180mcu_fd_sc_mcu7t5v0__oai21_1
        3   79.027   gf180mcu_fd_sc_mcu7t5v0__oai221_1
        5   109.76   gf180mcu_fd_sc_mcu7t5v0__oai22_1
        5  120.736   gf180mcu_fd_sc_mcu7t5v0__oai31_1
        2   52.685   gf180mcu_fd_sc_mcu7t5v0__oai32_1
        6   105.37   gf180mcu_fd_sc_mcu7t5v0__or2_1
        1   21.952   gf180mcu_fd_sc_mcu7t5v0__or3_1
        2   52.685   gf180mcu_fd_sc_mcu7t5v0__or4_1
        3   26.342   gf180mcu_fd_sc_mcu7t5v0__tieh
       20  175.616   gf180mcu_fd_sc_mcu7t5v0__tiel
        6  171.226   gf180mcu_fd_sc_mcu7t5v0__xnor2_1
        3  158.054   gf180mcu_fd_sc_mcu7t5v0__xnor3_1
       27  711.245   gf180mcu_fd_sc_mcu7t5v0__xor2_1
        6  302.938   gf180mcu_fd_sc_mcu7t5v0__xor3_1

   Chip area for module '\tt_um_felixfeierabend': 15950.323200
     of which used for sequential elements: 8036.627200 (50.39%)

158. Executing Verilog backend.
Dumping module `\tt_um_felixfeierabend'.

159. Executing JSON backend.
