TRACE::2021-07-14.19:00:09::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:09::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:09::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:15::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:15::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-07-14.19:00:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-07-14.19:00:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-07-14.19:00:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-14.19:00:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-14.19:00:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:21::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:21::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:21::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-07-14.19:00:21::SCWPlatform::Generating the sources  .
TRACE::2021-07-14.19:00:21::SCWBDomain::Generating boot domain sources.
TRACE::2021-07-14.19:00:21::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:21::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:21::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:21::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-14.19:00:21::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:21::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-07-14.19:00:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:21::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-07-14.19:00:55::SCWPlatform::Generating sources Done.
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-07-14.19:00:55::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-07-14.19:00:55::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-07-14.19:00:55::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-14.19:00:55::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-07-14.19:00:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-14.19:00:55::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:00:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-14.19:00:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-14.19:00:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:55::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:55::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:55::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::mss does not exists at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Creating sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Adding the swdes entry, created swdb C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:55::SCWMssOS::Writing mss at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:00:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:56::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:56::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:56::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:56::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:00:56::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-07-14.19:00:59::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-14.19:00:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-14.19:00:59::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-14.19:00:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-07-14.19:00:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-07-14.19:00:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-14.19:00:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-07-14.19:00:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-14.19:00:59::SCWSystem::Not a boot domain 
LOG::2021-07-14.19:00:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-14.19:00:59::SCWDomain::Generating domain artifcats
TRACE::2021-07-14.19:00:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-14.19:00:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-07-14.19:00:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-07-14.19:00:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-07-14.19:00:59::SCWMssOS::Could not open the swdb for C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-07-14.19:00:59::SCWMssOS::Could not open the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-07-14.19:00:59::SCWMssOS::Cleared the swdb table entry
TRACE::2021-07-14.19:00:59::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-14.19:00:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-14.19:00:59::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:00:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-14.19:00:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-14.19:00:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-07-14.19:00:59::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-14.19:00:59::SCWMssOS::Copying to export directory.
TRACE::2021-07-14.19:00:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-14.19:00:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-07-14.19:00:59::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-07-14.19:00:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-14.19:00:59::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-14.19:00:59::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-14.19:00:59::SCWPlatform::Started preparing the platform 
TRACE::2021-07-14.19:00:59::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-14.19:00:59::SCWSystem::dir created 
TRACE::2021-07-14.19:00:59::SCWSystem::Writing the bif 
TRACE::2021-07-14.19:00:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-14.19:00:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-14.19:00:59::SCWPlatform::Completed generating the platform
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:00:59::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:00:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:00:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:00:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:00:59::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:00:59::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:00:59::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-14.19:00:59::SCWPlatform::updated the xpfm file.
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-07-14.19:01:00::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-14.19:01:00::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-14.19:01:00::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-14.19:01:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-14.19:01:00::SCWDomain::Generating domain artifcats
TRACE::2021-07-14.19:01:00::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-14.19:01:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-07-14.19:01:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-07-14.19:01:00::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-14.19:01:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-14.19:01:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-14.19:01:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-14.19:01:00::SCWMssOS::skipping the bsp build ... 
TRACE::2021-07-14.19:01:00::SCWMssOS::Copying to export directory.
TRACE::2021-07-14.19:01:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-14.19:01:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-07-14.19:01:00::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-07-14.19:01:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-14.19:01:00::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-14.19:01:00::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-14.19:01:00::SCWPlatform::Started preparing the platform 
TRACE::2021-07-14.19:01:00::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-14.19:01:00::SCWSystem::dir created 
TRACE::2021-07-14.19:01:00::SCWSystem::Writing the bif 
TRACE::2021-07-14.19:01:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-14.19:01:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-14.19:01:00::SCWPlatform::Completed generating the platform
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-14.19:01:00::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-14.19:01:00::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-14.19:01:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-07-14.19:01:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-14.19:01:00::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-14.19:01:00::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-14.19:01:00::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-14.19:01:00::SCWPlatform::updated the xpfm file.
TRACE::2021-07-15.14:50:47::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:50:47::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:50:47::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:50:52::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:50:52::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:50:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:50:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-15.14:51:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-15.14:51:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-15.14:51:01::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-07-15.14:51:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-15.14:51:01::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:51:01::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:51:01::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-07-15.14:51:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-15.14:51:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:51:01::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWReader::No isolation master present  
TRACE::2021-07-15.14:51:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-15.14:51:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-15.14:51:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:51:01::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-15.14:51:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-15.14:51:01::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-15.14:51:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:51:01::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWReader::No isolation master present  
LOG::2021-07-15.14:51:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-15.14:51:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-15.14:51:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-07-15.14:51:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-07-15.14:51:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-15.14:51:01::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:51:01::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:51:01::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:51:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:51:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:51:01::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:51:01::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:51:01::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-07-15.14:51:01::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-15.14:51:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-15.14:51:01::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl & make 
TRACE::2021-07-15.14:51:02::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-07-15.14:51:02::SCWBDomain::make[1]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:02::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-07-15.14:51:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-07-15.14:51:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-15.14:51:02::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-15.14:51:02::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:02::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:02::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-07-15.14:51:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:03::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-07-15.14:51:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-07-15.14:51:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-07-15.14:51:03::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-07-15.14:51:03::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:03::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-07-15.14:51:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:03::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-07-15.14:51:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-07-15.14:51:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-07-15.14:51:03::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-07-15.14:51:03::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:03::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:03::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:04::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-07-15.14:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:51:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:51:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:04::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:04::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:04::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-07-15.14:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:04::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:04::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:04::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-07-15.14:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:51:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:51:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:04::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:04::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:04::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-07-15.14:51:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-07-15.14:51:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-07-15.14:51:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-07-15.14:51:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:05::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:05::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-07-15.14:51:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:05::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-07-15.14:51:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-07-15.14:51:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:05::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:05::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-07-15.14:51:05::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:05::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-07-15.14:51:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src"

TRACE::2021-07-15.14:51:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-07-15.14:51:05::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-07-15.14:51:05::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:06::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:06::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src'

TRACE::2021-07-15.14:51:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:06::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src'

TRACE::2021-07-15.14:51:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-07-15.14:51:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:06::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:06::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-07-15.14:51:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:06::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-07-15.14:51:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-07-15.14:51:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:07::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-07-15.14:51:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:07::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-07-15.14:51:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-07-15.14:51:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-07-15.14:51:07::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-07-15.14:51:07::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:07::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-07-15.14:51:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:08::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-07-15.14:51:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-07-15.14:51:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:08::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:08::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-07-15.14:51:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:08::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-07-15.14:51:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-07-15.14:51:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-15.14:51:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-15.14:51:08::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:08::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:08::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-07-15.14:51:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:08::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-07-15.14:51:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-15.14:51:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-07-15.14:51:08::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-07-15.14:51:08::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:09::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:09::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-07-15.14:51:11::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:11::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-07-15.14:51:11::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:11::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-07-15.14:51:11::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:11::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-07-15.14:51:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-07-15.14:51:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:11::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:11::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-07-15.14:51:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:12::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-07-15.14:51:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-07-15.14:51:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:12::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-07-15.14:51:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:12::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-07-15.14:51:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-07-15.14:51:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:51:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:51:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:12::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-07-15.14:51:12::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:12::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-07-15.14:51:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-07-15.14:51:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:12::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:12::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-07-15.14:51:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:13::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-07-15.14:51:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-07-15.14:51:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:13::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:13::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-07-15.14:51:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:14::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-07-15.14:51:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-07-15.14:51:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:51:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:51:14::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:14::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-07-15.14:51:14::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:14::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-07-15.14:51:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-07-15.14:51:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-07-15.14:51:14::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-07-15.14:51:14::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-07-15.14:51:14::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:14::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-07-15.14:51:14::SCWBDomain::"Compiling bram"

TRACE::2021-07-15.14:51:42::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:42::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-07-15.14:51:42::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-07-15.14:51:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-07-15.14:51:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-07-15.14:51:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-07-15.14:51:43::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-07-15.14:51:43::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:43::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-07-15.14:51:43::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-07-15.14:51:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:43::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-07-15.14:51:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-07-15.14:51:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-07-15.14:51:43::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-07-15.14:51:43::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:43::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-07-15.14:51:43::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-07-15.14:51:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:43::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-07-15.14:51:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-07-15.14:51:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-15.14:51:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-15.14:51:43::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:43::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:43::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-07-15.14:51:43::SCWBDomain::"Compiling ddrps"

TRACE::2021-07-15.14:51:43::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:43::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-07-15.14:51:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-07-15.14:51:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:51:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:51:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:51:44::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:44::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-07-15.14:51:44::SCWBDomain::"Compiling devcfg"

TRACE::2021-07-15.14:51:47::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:47::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-07-15.14:51:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-07-15.14:51:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-15.14:51:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-15.14:51:47::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:47::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:47::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-07-15.14:51:47::SCWBDomain::"Compiling dmaps"

TRACE::2021-07-15.14:51:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:52::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-07-15.14:51:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-07-15.14:51:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-15.14:51:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-15.14:51:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:52::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:52::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-07-15.14:51:52::SCWBDomain::"Compiling emacps"

TRACE::2021-07-15.14:51:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:56::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-07-15.14:51:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-07-15.14:51:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:51:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:51:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:51:56::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:56::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-07-15.14:51:56::SCWBDomain::"Compiling gpiops"

TRACE::2021-07-15.14:51:59::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:51:59::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-07-15.14:51:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src"

TRACE::2021-07-15.14:51:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-07-15.14:51:59::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-07-15.14:51:59::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:51:59::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:51:59::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src'

TRACE::2021-07-15.14:51:59::SCWBDomain::"Compiling hopfield_vitis"

TRACE::2021-07-15.14:52:00::SCWBDomain::make[3]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:00::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src'

TRACE::2021-07-15.14:52:01::SCWBDomain::make[3]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:01::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src'

TRACE::2021-07-15.14:52:01::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:01::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src'

TRACE::2021-07-15.14:52:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-07-15.14:52:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:01::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:01::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-07-15.14:52:01::SCWBDomain::"Compiling qspips"

TRACE::2021-07-15.14:52:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:04::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-07-15.14:52:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-07-15.14:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:04::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:04::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-07-15.14:52:04::SCWBDomain::"Compiling scugic"

TRACE::2021-07-15.14:52:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:07::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-07-15.14:52:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-07-15.14:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:52:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:52:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:07::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:07::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-07-15.14:52:07::SCWBDomain::"Compiling scutimer"

TRACE::2021-07-15.14:52:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:08::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-07-15.14:52:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-07-15.14:52:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:09::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:09::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-07-15.14:52:09::SCWBDomain::"Compiling scuwdt"

TRACE::2021-07-15.14:52:10::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:10::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-07-15.14:52:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-07-15.14:52:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-07-15.14:52:10::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-07-15.14:52:10::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-07-15.14:52:10::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:10::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-07-15.14:52:10::SCWBDomain::"Compiling sdps"

TRACE::2021-07-15.14:52:13::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:13::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-07-15.14:52:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-15.14:52:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-07-15.14:52:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-07-15.14:52:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:13::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:13::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-07-15.14:52:13::SCWBDomain::"Compiling standalone"

TRACE::2021-07-15.14:52:25::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:25::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-07-15.14:52:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-07-15.14:52:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:25::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:25::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-07-15.14:52:25::SCWBDomain::"Compiling ttcps"

TRACE::2021-07-15.14:52:28::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:28::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-07-15.14:52:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-07-15.14:52:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:28::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:28::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-07-15.14:52:28::SCWBDomain::"Compiling uartps"

TRACE::2021-07-15.14:52:31::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:31::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-07-15.14:52:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-07-15.14:52:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-15.14:52:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-15.14:52:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:32::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:32::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-07-15.14:52:32::SCWBDomain::"Compiling usbps"

TRACE::2021-07-15.14:52:35::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:35::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-07-15.14:52:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-07-15.14:52:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:35::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:35::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-07-15.14:52:35::SCWBDomain::"Compiling xadcps"

TRACE::2021-07-15.14:52:38::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:38::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-07-15.14:52:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-07-15.14:52:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:38::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:38::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-07-15.14:52:38::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-07-15.14:52:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-07-15.14:52:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-07-15.14:52:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:42::SCWBDomain::make[2]: Entering directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/z
TRACE::2021-07-15.14:52:42::SCWBDomain::ynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-07-15.14:52:42::SCWBDomain::make[2]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-07-15.14:52:42::SCWBDomain::'Finished building libraries'

TRACE::2021-07-15.14:52:42::SCWBDomain::make[1]: Leaving directory 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zy
TRACE::2021-07-15.14:52:42::SCWBDomain::nq_fsbl/zynq_fsbl_bsp'

TRACE::2021-07-15.14:52:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-07-15.14:52:42::SCWBDomain::include -I.

TRACE::2021-07-15.14:52:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-07-15.14:52:43::SCWBDomain::9_0/include -I.

TRACE::2021-07-15.14:52:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-07-15.14:52:43::SCWBDomain::0/include -I.

TRACE::2021-07-15.14:52:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2021-07-15.14:52:43::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2021-07-15.14:52:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-07-15.14:52:44::SCWBDomain::0/include -I.

TRACE::2021-07-15.14:52:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2021-07-15.14:52:44::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2021-07-15.14:52:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-07-15.14:52:44::SCWBDomain::9_0/include -I.

TRACE::2021-07-15.14:52:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-07-15.14:52:45::SCWBDomain::0/include -I.

TRACE::2021-07-15.14:52:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-07-15.14:52:45::SCWBDomain::9_0/include -I.

TRACE::2021-07-15.14:52:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2021-07-15.14:52:45::SCWBDomain::_cortexa9_0/include -I.

TRACE::2021-07-15.14:52:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-07-15.14:52:46::SCWBDomain::9_0/include -I.

TRACE::2021-07-15.14:52:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2021-07-15.14:52:46::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-07-15.14:52:47::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-07-15.14:52:47::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-07-15.14:52:47::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-07-15.14:52:47::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sect
TRACE::2021-07-15.14:52:47::SCWBDomain::ions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-07-15.14:52:48::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-15.14:52:48::SCWSystem::Not a boot domain 
LOG::2021-07-15.14:52:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-15.14:52:48::SCWDomain::Generating domain artifcats
TRACE::2021-07-15.14:52:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-15.14:52:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-07-15.14:52:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-07-15.14:52:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-15.14:52:48::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:52:48::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:52:48::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:52:48::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:52:48::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:52:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:52:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:52:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:52:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:52:48::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:52:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:52:48::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:52:48::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-15.14:52:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:52:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-15.14:52:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-15.14:52:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-15.14:52:48::SCWMssOS::doing bsp build ... 
TRACE::2021-07-15.14:52:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-07-15.14:52:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-07-15.14:52:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-15.14:52:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-15.14:52:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-07-15.14:52:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-07-15.14:52:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-07-15.14:52:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-07-15.14:52:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-07-15.14:52:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-07-15.14:52:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-07-15.14:52:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:52:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:52:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-07-15.14:52:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-07-15.14:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:52:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:52:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-07-15.14:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-07-15.14:52:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-07-15.14:52:50::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-07-15.14:52:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src"

TRACE::2021-07-15.14:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-07-15.14:52:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-07-15.14:52:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-07-15.14:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-07-15.14:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-07-15.14:52:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-07-15.14:52:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-07-15.14:52:51::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-07-15.14:52:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-07-15.14:52:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-15.14:52:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-15.14:52:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-15.14:52:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-07-15.14:52:52::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-07-15.14:52:52::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-07-15.14:52:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-07-15.14:52:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-07-15.14:52:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:52:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:52:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-07-15.14:52:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-15.14:52:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-15.14:52:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-07-15.14:52:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-07-15.14:52:55::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-07-15.14:52:55::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-07-15.14:52:55::SCWMssOS::"Compiling bram"

TRACE::2021-07-15.14:52:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-07-15.14:52:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-07-15.14:52:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-07-15.14:52:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:57::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-07-15.14:52:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-07-15.14:52:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-07-15.14:52:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-07-15.14:52:58::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:58::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-07-15.14:52:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-07-15.14:52:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-15.14:52:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-15.14:52:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-07-15.14:52:58::SCWMssOS::"Compiling ddrps"

TRACE::2021-07-15.14:52:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-07-15.14:52:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:52:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:52:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:52:58::SCWMssOS::"Compiling devcfg"

TRACE::2021-07-15.14:53:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-07-15.14:53:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-15.14:53:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-15.14:53:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-07-15.14:53:01::SCWMssOS::"Compiling dmaps"

TRACE::2021-07-15.14:53:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-07-15.14:53:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-15.14:53:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-15.14:53:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:53:04::SCWMssOS::"Compiling emacps"

TRACE::2021-07-15.14:53:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-07-15.14:53:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:53:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:53:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:53:08::SCWMssOS::"Compiling gpiops"

TRACE::2021-07-15.14:53:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src"

TRACE::2021-07-15.14:53:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-07-15.14:53:11::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-07-15.14:53:11::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:53:11::SCWMssOS::"Compiling hopfield_vitis"

TRACE::2021-07-15.14:53:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-07-15.14:53:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:53:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:53:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:53:12::SCWMssOS::"Compiling qspips"

TRACE::2021-07-15.14:53:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-07-15.14:53:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:53:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:53:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:53:15::SCWMssOS::"Compiling scugic"

TRACE::2021-07-15.14:53:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-07-15.14:53:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-15.14:53:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-15.14:53:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:53:18::SCWMssOS::"Compiling scutimer"

TRACE::2021-07-15.14:53:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-07-15.14:53:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:53:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:53:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:53:20::SCWMssOS::"Compiling scuwdt"

TRACE::2021-07-15.14:53:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-07-15.14:53:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-07-15.14:53:21::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-07-15.14:53:21::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-07-15.14:53:21::SCWMssOS::"Compiling sdps"

TRACE::2021-07-15.14:53:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-15.14:53:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-07-15.14:53:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-07-15.14:53:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-07-15.14:53:25::SCWMssOS::"Compiling standalone"

TRACE::2021-07-15.14:53:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-07-15.14:53:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:53:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:53:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:53:36::SCWMssOS::"Compiling ttcps"

TRACE::2021-07-15.14:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-07-15.14:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:53:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:53:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:53:38::SCWMssOS::"Compiling uartps"

TRACE::2021-07-15.14:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-07-15.14:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-15.14:53:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-15.14:53:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-07-15.14:53:41::SCWMssOS::"Compiling usbps"

TRACE::2021-07-15.14:53:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-07-15.14:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-15.14:53:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-15.14:53:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-15.14:53:44::SCWMssOS::"Compiling xadcps"

TRACE::2021-07-15.14:53:48::SCWMssOS::'Finished building libraries'

TRACE::2021-07-15.14:53:48::SCWMssOS::Copying to export directory.
TRACE::2021-07-15.14:53:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-15.14:53:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-15.14:53:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-15.14:53:49::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-15.14:53:49::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWPlatform::Started preparing the platform 
TRACE::2021-07-15.14:53:49::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWSystem::dir created 
TRACE::2021-07-15.14:53:49::SCWSystem::Writing the bif 
TRACE::2021-07-15.14:53:49::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-15.14:53:49::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-15.14:53:49::SCWPlatform::Completed generating the platform
TRACE::2021-07-15.14:53:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:53:49::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:53:49::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:53:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:53:49::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-15.14:53:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:53:49::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:53:49::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:53:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:53:49::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:53:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-15.14:53:49::SCWPlatform::updated the xpfm file.
TRACE::2021-07-15.14:53:49::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-15.14:53:49::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-15.14:53:49::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-15.14:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-15.14:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-15.14:53:49::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-15.14:53:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-15.14:53:49::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:02:59::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:02:59::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:02:59::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:04::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:04::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-20.04:03:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-20.04:03:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-07-20.04:03:12::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-07-20.04:03:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-20.04:03:12::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:03:12::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:03:12::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-07-20.04:03:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-20.04:03:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:03:12::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWReader::No isolation master present  
TRACE::2021-07-20.04:03:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-07-20.04:03:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-07-20.04:03:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:03:12::SCWMssOS::No sw design opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::mss exists loading the mss file  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::Opened the sw design from mss  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::Adding the swdes entry C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-07-20.04:03:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-07-20.04:03:12::SCWMssOS::Opened the sw design.  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-07-20.04:03:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:12::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:12::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:03:12::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:12::SCWReader::No isolation master present  
LOG::2021-07-20.04:03:12::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-07-20.04:03:12::SCWPlatform::Sanity checking of platform is completed
LOG::2021-07-20.04:03:13::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-07-20.04:03:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-07-20.04:03:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-07-20.04:03:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-20.04:03:13::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-07-20.04:03:13::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:13::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:13::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:13::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:13::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:13::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:03:13::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:03:13::SCWBDomain::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-07-20.04:03:13::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-20.04:03:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-07-20.04:03:13::SCWBDomain::System Command Ran  C:&  cd  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl & make 
TRACE::2021-07-20.04:03:15::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-07-20.04:03:15::SCWSystem::Checking the domain standalone_domain
LOG::2021-07-20.04:03:15::SCWSystem::Not a boot domain 
LOG::2021-07-20.04:03:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-07-20.04:03:15::SCWDomain::Generating domain artifcats
TRACE::2021-07-20.04:03:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-07-20.04:03:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-07-20.04:03:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-07-20.04:03:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-07-20.04:03:15::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:15::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:15::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:15::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:03:15::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:03:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:03:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:03:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:03:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:03:15::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:15::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:03:15::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:15::SCWMssOS::Completed writing the mss file at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-07-20.04:03:15::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:03:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-07-20.04:03:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-07-20.04:03:15::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-07-20.04:03:15::SCWMssOS::doing bsp build ... 
TRACE::2021-07-20.04:03:15::SCWMssOS::System Command Ran  C: & cd  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-07-20.04:03:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-07-20.04:03:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-20.04:03:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-20.04:03:15::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-07-20.04:03:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-07-20.04:03:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-07-20.04:03:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-07-20.04:03:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-07-20.04:03:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-07-20.04:03:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-07-20.04:03:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-20.04:03:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-20.04:03:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-07-20.04:03:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-07-20.04:03:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-20.04:03:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-20.04:03:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-07-20.04:03:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-07-20.04:03:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-07-20.04:03:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-07-20.04:03:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src"

TRACE::2021-07-20.04:03:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-07-20.04:03:19::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-07-20.04:03:19::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-07-20.04:03:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-07-20.04:03:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-07-20.04:03:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-07-20.04:03:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-07-20.04:03:19::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-07-20.04:03:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-07-20.04:03:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-20.04:03:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-20.04:03:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-20.04:03:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-07-20.04:03:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-07-20.04:03:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-07-20.04:03:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-07-20.04:03:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-07-20.04:03:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-20.04:03:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-20.04:03:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-07-20.04:03:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-07-20.04:03:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-07-20.04:03:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-07-20.04:03:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-07-20.04:03:24::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-07-20.04:03:24::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-07-20.04:03:25::SCWMssOS::"Compiling bram"

TRACE::2021-07-20.04:03:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-07-20.04:03:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-07-20.04:03:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-07-20.04:03:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:41::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-07-20.04:03:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-07-20.04:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-07-20.04:03:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-07-20.04:03:41::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:41::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-07-20.04:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-07-20.04:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-20.04:03:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-20.04:03:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:42::SCWMssOS::"Compiling ddrps"

TRACE::2021-07-20.04:03:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-07-20.04:03:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:03:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:03:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:03:42::SCWMssOS::"Compiling devcfg"

TRACE::2021-07-20.04:03:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-07-20.04:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-20.04:03:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-20.04:03:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:45::SCWMssOS::"Compiling dmaps"

TRACE::2021-07-20.04:03:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-07-20.04:03:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-07-20.04:03:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-07-20.04:03:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:48::SCWMssOS::"Compiling emacps"

TRACE::2021-07-20.04:03:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-07-20.04:03:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:03:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:03:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:03:52::SCWMssOS::"Compiling gpiops"

TRACE::2021-07-20.04:03:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src"

TRACE::2021-07-20.04:03:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/hopfield_vitis_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-07-20.04:03:56::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-07-20.04:03:56::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:03:56::SCWMssOS::"Compiling hopfield_vitis"

TRACE::2021-07-20.04:03:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-07-20.04:03:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:03:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:03:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:03:58::SCWMssOS::"Compiling qspips"

TRACE::2021-07-20.04:04:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-07-20.04:04:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:04:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:04:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:04:01::SCWMssOS::"Compiling scugic"

TRACE::2021-07-20.04:04:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-07-20.04:04:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-07-20.04:04:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-07-20.04:04:04::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:04:04::SCWMssOS::"Compiling scutimer"

TRACE::2021-07-20.04:04:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-07-20.04:04:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:04:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:04:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:04:06::SCWMssOS::"Compiling scuwdt"

TRACE::2021-07-20.04:04:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-07-20.04:04:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-07-20.04:04:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-07-20.04:04:07::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-07-20.04:04:08::SCWMssOS::"Compiling sdps"

TRACE::2021-07-20.04:04:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-07-20.04:04:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-07-20.04:04:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-07-20.04:04:11::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-07-20.04:04:11::SCWMssOS::"Compiling standalone"

TRACE::2021-07-20.04:04:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-07-20.04:04:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:04:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:04:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:04:24::SCWMssOS::"Compiling ttcps"

TRACE::2021-07-20.04:04:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-07-20.04:04:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:04:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:04:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:04:27::SCWMssOS::"Compiling uartps"

TRACE::2021-07-20.04:04:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-07-20.04:04:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-07-20.04:04:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-07-20.04:04:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-07-20.04:04:31::SCWMssOS::"Compiling usbps"

TRACE::2021-07-20.04:04:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-07-20.04:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-07-20.04:04:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-07-20.04:04:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-07-20.04:04:34::SCWMssOS::"Compiling xadcps"

TRACE::2021-07-20.04:04:38::SCWMssOS::'Finished building libraries'

TRACE::2021-07-20.04:04:38::SCWMssOS::Copying to export directory.
TRACE::2021-07-20.04:04:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-07-20.04:04:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-07-20.04:04:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-07-20.04:04:38::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-07-20.04:04:38::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-07-20.04:04:38::SCWPlatform::Started preparing the platform 
TRACE::2021-07-20.04:04:38::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-07-20.04:04:38::SCWSystem::dir created 
TRACE::2021-07-20.04:04:38::SCWSystem::Writing the bif 
TRACE::2021-07-20.04:04:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-07-20.04:04:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-07-20.04:04:38::SCWPlatform::Completed generating the platform
TRACE::2021-07-20.04:04:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:04:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:04:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:04:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:04:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:04:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:04:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-07-20.04:04:38::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:04:38::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:04:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:04:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:04:38::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:04:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:04:38::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:04:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"1273392cf105dfc8739da2287a56ba60",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"26bd1060b97cef5ac9690a03af1cc8c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-07-20.04:04:38::SCWPlatform::updated the xpfm file.
TRACE::2021-07-20.04:04:39::SCWPlatform::Trying to open the hw design at C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:39::SCWPlatform::DSA given C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:39::SCWPlatform::DSA absoulate path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:39::SCWPlatform::DSA directory C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw
TRACE::2021-07-20.04:04:39::SCWPlatform:: Platform Path C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-07-20.04:04:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-07-20.04:04:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-07-20.04:04:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-07-20.04:04:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-07-20.04:04:39::SCWMssOS::Checking the sw design at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-07-20.04:04:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-07-20.04:04:39::SCWMssOS::Sw design exists and opened at  C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vivado/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
