{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 01:56:09 2020 " "Info: Processing started: Tue Mar 03 01:56:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off qlab5 -c qlab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off qlab5 -c qlab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "qlab5 EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"qlab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a4 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a5 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a0 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a1 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a2 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a3 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a12 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a11 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a16 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a14 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a13 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a15 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a9 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a10 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a6 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a7 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a8 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a27 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a28 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a29 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a30 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a31 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a22 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a23 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a24 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a25 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a26 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a21 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a20 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a19 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a18 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a17 " "Info: Atom \"onchip_memory2_0:mem\|altsyncram:the_altsyncram\|altsyncram_u3c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4428 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Info: Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset_n } } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1560 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1603 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node reset_n (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_0:cpu\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1 " "Info: Destination node cpu_0:cpu\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_0:cpu|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1845 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_0:cpu\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0 " "Info: Destination node cpu_0:cpu\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 139 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_0:cpu|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1981 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_0:cpu\|W_rf_wren_a " "Info: Destination node cpu_0:cpu\|W_rf_wren_a" {  } { { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 3577 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_0:cpu|W_rf_wren_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1484 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset_n } } } { "qlab5.v" "" { Text "E:/study/Labs/Verify/qlab59/qlab5.v" 1 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1561 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4419 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 1614 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4354 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4355 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4420 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/study/Labs/Verify/qlab59/" 0 { } { { 0 { 0 ""} 0 4207 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.418 ns register register " "Info: Estimated most critical path is register to register delay of 7.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_0:cpu\|E_src1\[0\] 1 REG LAB_X9_Y13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y13; Fanout = 9; REG Node = 'cpu_0:cpu\|E_src1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_0:cpu|E_src1[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.596 ns) 1.578 ns cpu_0:cpu\|Add1~1 2 COMB LAB_X8_Y13 2 " "Info: 2: + IC(0.982 ns) + CELL(0.596 ns) = 1.578 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { cpu_0:cpu|E_src1[0] cpu_0:cpu|Add1~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.664 ns cpu_0:cpu\|Add1~3 3 COMB LAB_X8_Y13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.664 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~1 cpu_0:cpu|Add1~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.750 ns cpu_0:cpu\|Add1~5 4 COMB LAB_X8_Y13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.750 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~3 cpu_0:cpu|Add1~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.836 ns cpu_0:cpu\|Add1~7 5 COMB LAB_X8_Y13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.836 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~5 cpu_0:cpu|Add1~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.922 ns cpu_0:cpu\|Add1~9 6 COMB LAB_X8_Y13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.922 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~7 cpu_0:cpu|Add1~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.008 ns cpu_0:cpu\|Add1~11 7 COMB LAB_X8_Y13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.008 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~9 cpu_0:cpu|Add1~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.094 ns cpu_0:cpu\|Add1~13 8 COMB LAB_X8_Y13 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.094 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~11 cpu_0:cpu|Add1~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.180 ns cpu_0:cpu\|Add1~15 9 COMB LAB_X8_Y13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.180 ns; Loc. = LAB_X8_Y13; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~13 cpu_0:cpu|Add1~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 2.373 ns cpu_0:cpu\|Add1~17 10 COMB LAB_X8_Y12 2 " "Info: 10: + IC(0.107 ns) + CELL(0.086 ns) = 2.373 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cpu_0:cpu|Add1~15 cpu_0:cpu|Add1~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.459 ns cpu_0:cpu\|Add1~19 11 COMB LAB_X8_Y12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.459 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~17 cpu_0:cpu|Add1~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.545 ns cpu_0:cpu\|Add1~21 12 COMB LAB_X8_Y12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.545 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~19 cpu_0:cpu|Add1~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.631 ns cpu_0:cpu\|Add1~23 13 COMB LAB_X8_Y12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.631 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~21 cpu_0:cpu|Add1~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.717 ns cpu_0:cpu\|Add1~25 14 COMB LAB_X8_Y12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.717 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~23 cpu_0:cpu|Add1~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.803 ns cpu_0:cpu\|Add1~27 15 COMB LAB_X8_Y12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.803 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~25 cpu_0:cpu|Add1~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.889 ns cpu_0:cpu\|Add1~29 16 COMB LAB_X8_Y12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.889 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~27 cpu_0:cpu|Add1~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.975 ns cpu_0:cpu\|Add1~31 17 COMB LAB_X8_Y12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.975 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~29 cpu_0:cpu|Add1~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.061 ns cpu_0:cpu\|Add1~33 18 COMB LAB_X8_Y12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.061 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~31 cpu_0:cpu|Add1~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.147 ns cpu_0:cpu\|Add1~35 19 COMB LAB_X8_Y12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.147 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~33 cpu_0:cpu|Add1~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.233 ns cpu_0:cpu\|Add1~37 20 COMB LAB_X8_Y12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.233 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~35 cpu_0:cpu|Add1~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.319 ns cpu_0:cpu\|Add1~39 21 COMB LAB_X8_Y12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.319 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~37 cpu_0:cpu|Add1~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.405 ns cpu_0:cpu\|Add1~41 22 COMB LAB_X8_Y12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.405 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~39 cpu_0:cpu|Add1~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.491 ns cpu_0:cpu\|Add1~43 23 COMB LAB_X8_Y12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.491 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~41 cpu_0:cpu|Add1~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.577 ns cpu_0:cpu\|Add1~45 24 COMB LAB_X8_Y12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.577 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~43 cpu_0:cpu|Add1~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.663 ns cpu_0:cpu\|Add1~47 25 COMB LAB_X8_Y12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.663 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~45 cpu_0:cpu|Add1~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.856 ns cpu_0:cpu\|Add1~49 26 COMB LAB_X8_Y11 2 " "Info: 26: + IC(0.107 ns) + CELL(0.086 ns) = 3.856 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { cpu_0:cpu|Add1~47 cpu_0:cpu|Add1~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.942 ns cpu_0:cpu\|Add1~51 27 COMB LAB_X8_Y11 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.942 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~49 cpu_0:cpu|Add1~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.028 ns cpu_0:cpu\|Add1~53 28 COMB LAB_X8_Y11 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.028 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~51 cpu_0:cpu|Add1~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.114 ns cpu_0:cpu\|Add1~55 29 COMB LAB_X8_Y11 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.114 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~53 cpu_0:cpu|Add1~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.200 ns cpu_0:cpu\|Add1~57 30 COMB LAB_X8_Y11 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.200 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~55 cpu_0:cpu|Add1~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.286 ns cpu_0:cpu\|Add1~59 31 COMB LAB_X8_Y11 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.286 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~57 cpu_0:cpu|Add1~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.372 ns cpu_0:cpu\|Add1~61 32 COMB LAB_X8_Y11 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.372 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'cpu_0:cpu\|Add1~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~59 cpu_0:cpu|Add1~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.458 ns cpu_0:cpu\|Add1~63 33 COMB LAB_X8_Y11 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 4.458 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'cpu_0:cpu\|Add1~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cpu_0:cpu|Add1~61 cpu_0:cpu|Add1~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.964 ns cpu_0:cpu\|Add1~64 34 COMB LAB_X8_Y11 1 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 4.964 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'cpu_0:cpu\|Add1~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cpu_0:cpu|Add1~63 cpu_0:cpu|Add1~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 4256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.650 ns) 6.499 ns cpu_0:cpu\|E_arith_result\[32\]~2 35 COMB LAB_X9_Y9 1 " "Info: 35: + IC(0.885 ns) + CELL(0.650 ns) = 6.499 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'cpu_0:cpu\|E_arith_result\[32\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { cpu_0:cpu|Add1~64 cpu_0:cpu|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 3260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 7.310 ns cpu_0:cpu\|E_cmp_result~0 36 COMB LAB_X9_Y9 1 " "Info: 36: + IC(0.187 ns) + CELL(0.624 ns) = 7.310 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'cpu_0:cpu\|E_cmp_result~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cpu_0:cpu|E_arith_result[32]~2 cpu_0:cpu|E_cmp_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 3265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.418 ns cpu_0:cpu\|W_cmp_result 37 REG LAB_X9_Y9 2 " "Info: 37: + IC(0.000 ns) + CELL(0.108 ns) = 7.418 ns; Loc. = LAB_X9_Y9; Fanout = 2; REG Node = 'cpu_0:cpu\|W_cmp_result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cpu_0:cpu|E_cmp_result~0 cpu_0:cpu|W_cmp_result } "NODE_NAME" } } { "cpu_0.v" "" { Text "E:/study/Labs/Verify/qlab59/cpu_0.v" 3567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 69.43 % ) " "Info: Total cell delay = 5.150 ns ( 69.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 30.57 % ) " "Info: Total interconnect delay = 2.268 ns ( 30.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.418 ns" { cpu_0:cpu|E_src1[0] cpu_0:cpu|Add1~1 cpu_0:cpu|Add1~3 cpu_0:cpu|Add1~5 cpu_0:cpu|Add1~7 cpu_0:cpu|Add1~9 cpu_0:cpu|Add1~11 cpu_0:cpu|Add1~13 cpu_0:cpu|Add1~15 cpu_0:cpu|Add1~17 cpu_0:cpu|Add1~19 cpu_0:cpu|Add1~21 cpu_0:cpu|Add1~23 cpu_0:cpu|Add1~25 cpu_0:cpu|Add1~27 cpu_0:cpu|Add1~29 cpu_0:cpu|Add1~31 cpu_0:cpu|Add1~33 cpu_0:cpu|Add1~35 cpu_0:cpu|Add1~37 cpu_0:cpu|Add1~39 cpu_0:cpu|Add1~41 cpu_0:cpu|Add1~43 cpu_0:cpu|Add1~45 cpu_0:cpu|Add1~47 cpu_0:cpu|Add1~49 cpu_0:cpu|Add1~51 cpu_0:cpu|Add1~53 cpu_0:cpu|Add1~55 cpu_0:cpu|Add1~57 cpu_0:cpu|Add1~59 cpu_0:cpu|Add1~61 cpu_0:cpu|Add1~63 cpu_0:cpu|Add1~64 cpu_0:cpu|E_arith_result[32]~2 cpu_0:cpu|E_cmp_result~0 cpu_0:cpu|W_cmp_result } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 01:56:13 2020 " "Info: Processing ended: Tue Mar 03 01:56:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
