/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2021-2023 NXP
 */

/* NVRAM offset and size for SIUL2_0 module */
#define SOC_MAJOR_OFFSET		(0x0)
#define SOC_MINOR_OFFSET		(0x1)
#define PCIE_DEV_ID_OFFSET		(0x2)

/* NVRAM offset and size for SIUL2_1 module */
#define SERDES_PRESENCE_OFFSET		(0x0)

#define NVRAM_CELL_SIZE			(0x4)
