// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/18/2022 10:45:34"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tft_ram_pic (
	sys_clk,
	sys_rst_n,
	rx,
	rgb,
	hsync,
	vsync,
	tft_clk,
	tft_bl,
	tft_de);
input 	sys_clk;
input 	sys_rst_n;
input 	rx;
output 	[7:0] rgb;
output 	hsync;
output 	vsync;
output 	tft_clk;
output 	tft_bl;
output 	tft_de;

// Design Ports Information
// rgb[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[2]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[6]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb[7]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_clk	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_bl	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tft_de	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("tft_ram_pic_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \sys_rst_n~input_o ;
wire \sys_rst_n~inputclkctrl_outclk ;
wire \sys_clk~input_o ;
wire \vga_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \tft_ctrl_inst|Add0~0_combout ;
wire \tft_ctrl_inst|cnt_h~0_combout ;
wire \vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \rst_n~0_combout ;
wire \rst_n~0clkctrl_outclk ;
wire \tft_ctrl_inst|Add0~1 ;
wire \tft_ctrl_inst|Add0~2_combout ;
wire \tft_ctrl_inst|Add0~3 ;
wire \tft_ctrl_inst|Add0~4_combout ;
wire \tft_ctrl_inst|cnt_h~1_combout ;
wire \tft_ctrl_inst|Add0~5 ;
wire \tft_ctrl_inst|Add0~6_combout ;
wire \tft_ctrl_inst|cnt_h~2_combout ;
wire \tft_ctrl_inst|Add0~7 ;
wire \tft_ctrl_inst|Add0~8_combout ;
wire \tft_ctrl_inst|Add0~9 ;
wire \tft_ctrl_inst|Add0~10_combout ;
wire \tft_ctrl_inst|Add0~11 ;
wire \tft_ctrl_inst|Add0~12_combout ;
wire \tft_ctrl_inst|Add0~13 ;
wire \tft_ctrl_inst|Add0~14_combout ;
wire \tft_ctrl_inst|Add0~15 ;
wire \tft_ctrl_inst|Add0~16_combout ;
wire \tft_ctrl_inst|Add0~17 ;
wire \tft_ctrl_inst|Add0~18_combout ;
wire \tft_ctrl_inst|cnt_h~3_combout ;
wire \tft_ctrl_inst|Equal0~0_combout ;
wire \tft_ctrl_inst|Equal0~1_combout ;
wire \tft_ctrl_inst|Equal0~2_combout ;
wire \tft_ctrl_inst|Add1~0_combout ;
wire \tft_ctrl_inst|Add1~13 ;
wire \tft_ctrl_inst|Add1~14_combout ;
wire \tft_ctrl_inst|cnt_v[7]~5_combout ;
wire \tft_ctrl_inst|Add1~15 ;
wire \tft_ctrl_inst|Add1~16_combout ;
wire \tft_ctrl_inst|cnt_v[8]~4_combout ;
wire \tft_ctrl_inst|always1~0_combout ;
wire \tft_ctrl_inst|Add1~17 ;
wire \tft_ctrl_inst|Add1~18_combout ;
wire \tft_ctrl_inst|cnt_v[9]~8_combout ;
wire \tft_ctrl_inst|LessThan4~1_combout ;
wire \tft_ctrl_inst|always1~1_combout ;
wire \tft_ctrl_inst|cnt_v[8]~0_combout ;
wire \tft_ctrl_inst|cnt_v[0]~10_combout ;
wire \tft_ctrl_inst|Add1~1 ;
wire \tft_ctrl_inst|Add1~2_combout ;
wire \tft_ctrl_inst|cnt_v[1]~9_combout ;
wire \tft_ctrl_inst|Add1~3 ;
wire \tft_ctrl_inst|Add1~4_combout ;
wire \tft_ctrl_inst|cnt_v[2]~3_combout ;
wire \tft_ctrl_inst|Add1~5 ;
wire \tft_ctrl_inst|Add1~6_combout ;
wire \tft_ctrl_inst|cnt_v[3]~2_combout ;
wire \tft_ctrl_inst|Add1~7 ;
wire \tft_ctrl_inst|Add1~8_combout ;
wire \tft_ctrl_inst|cnt_v[4]~1_combout ;
wire \tft_ctrl_inst|Add1~9 ;
wire \tft_ctrl_inst|Add1~10_combout ;
wire \tft_ctrl_inst|cnt_v[5]~7_combout ;
wire \tft_ctrl_inst|Add1~11 ;
wire \tft_ctrl_inst|Add1~12_combout ;
wire \tft_ctrl_inst|cnt_v[6]~6_combout ;
wire \tft_ctrl_inst|Add3~1 ;
wire \tft_ctrl_inst|Add3~3 ;
wire \tft_ctrl_inst|Add3~5 ;
wire \tft_ctrl_inst|Add3~7 ;
wire \tft_ctrl_inst|Add3~8_combout ;
wire \tft_ctrl_inst|Add3~4_combout ;
wire \tft_ctrl_inst|Add3~6_combout ;
wire \tft_pic_inst|rd_en~2_combout ;
wire \tft_ctrl_inst|Add3~9 ;
wire \tft_ctrl_inst|Add3~10_combout ;
wire \tft_ctrl_inst|Add2~1 ;
wire \tft_ctrl_inst|Add2~3 ;
wire \tft_ctrl_inst|Add2~5 ;
wire \tft_ctrl_inst|Add2~7 ;
wire \tft_ctrl_inst|Add2~9 ;
wire \tft_ctrl_inst|Add2~11 ;
wire \tft_ctrl_inst|Add2~13 ;
wire \tft_ctrl_inst|Add2~14_combout ;
wire \tft_ctrl_inst|Add2~12_combout ;
wire \tft_ctrl_inst|Add3~11 ;
wire \tft_ctrl_inst|Add3~12_combout ;
wire \tft_ctrl_inst|Add2~15 ;
wire \tft_ctrl_inst|Add2~16_combout ;
wire \tft_pic_inst|rd_en~0_combout ;
wire \tft_ctrl_inst|Add3~2_combout ;
wire \tft_ctrl_inst|Add3~0_combout ;
wire \tft_pic_inst|rd_en~1_combout ;
wire \tft_pic_inst|rd_en~3_combout ;
wire \tft_ctrl_inst|tft_de~5_combout ;
wire \tft_ctrl_inst|tft_de~4_combout ;
wire \tft_ctrl_inst|tft_de~6_combout ;
wire \tft_ctrl_inst|LessThan2~0_combout ;
wire \tft_ctrl_inst|tft_de~2_combout ;
wire \tft_ctrl_inst|tft_de~3_combout ;
wire \tft_ctrl_inst|LessThan4~0_combout ;
wire \tft_ctrl_inst|tft_de~0_combout ;
wire \tft_ctrl_inst|LessThan0~0_combout ;
wire \tft_ctrl_inst|tft_de~1_combout ;
wire \tft_ctrl_inst|tft_de~7_combout ;
wire \tft_ctrl_inst|Add2~17 ;
wire \tft_ctrl_inst|Add2~18_combout ;
wire \tft_pic_inst|pix_back_data[4]~8_combout ;
wire \tft_ctrl_inst|Add2~4_combout ;
wire \tft_ctrl_inst|Add2~6_combout ;
wire \tft_ctrl_inst|Add2~2_combout ;
wire \tft_ctrl_inst|Add2~0_combout ;
wire \tft_pic_inst|rd_en~8_combout ;
wire \tft_ctrl_inst|Add2~8_combout ;
wire \tft_ctrl_inst|Add2~10_combout ;
wire \tft_pic_inst|rd_en~9_combout ;
wire \tft_pic_inst|rd_en~10_combout ;
wire \tft_pic_inst|rd_en~11_combout ;
wire \tft_pic_inst|rd_en~5_combout ;
wire \tft_pic_inst|rd_en~6_combout ;
wire \tft_ctrl_inst|Add3~13 ;
wire \tft_ctrl_inst|Add3~14_combout ;
wire \tft_pic_inst|rd_en~4_combout ;
wire \tft_pic_inst|rd_en~7_combout ;
wire \tft_pic_inst|rd_en~12_combout ;
wire \tft_pic_inst|image_valid~0_combout ;
wire \tft_pic_inst|image_valid~q ;
wire \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \rx~input_o ;
wire \uart_rx_inst|rx_reg1~0_combout ;
wire \uart_rx_inst|rx_reg1~q ;
wire \uart_rx_inst|rx_reg2~feeder_combout ;
wire \uart_rx_inst|rx_reg2~q ;
wire \uart_rx_inst|rx_reg3~feeder_combout ;
wire \uart_rx_inst|rx_reg3~q ;
wire \uart_rx_inst|always3~0_combout ;
wire \uart_rx_inst|start_flag~q ;
wire \uart_rx_inst|work_en~0_combout ;
wire \uart_rx_inst|work_en~q ;
wire \uart_rx_inst|baud_cnt[0]~13_combout ;
wire \uart_rx_inst|Equal1~1_combout ;
wire \uart_rx_inst|baud_cnt[7]~28 ;
wire \uart_rx_inst|baud_cnt[8]~29_combout ;
wire \uart_rx_inst|baud_cnt[8]~30 ;
wire \uart_rx_inst|baud_cnt[9]~31_combout ;
wire \uart_rx_inst|baud_cnt[9]~32 ;
wire \uart_rx_inst|baud_cnt[10]~33_combout ;
wire \uart_rx_inst|baud_cnt[10]~34 ;
wire \uart_rx_inst|baud_cnt[11]~35_combout ;
wire \uart_rx_inst|baud_cnt[11]~36 ;
wire \uart_rx_inst|baud_cnt[12]~37_combout ;
wire \uart_rx_inst|Equal1~2_combout ;
wire \uart_rx_inst|Equal1~3_combout ;
wire \uart_rx_inst|always5~0_combout ;
wire \uart_rx_inst|baud_cnt[0]~14 ;
wire \uart_rx_inst|baud_cnt[1]~15_combout ;
wire \uart_rx_inst|baud_cnt[1]~16 ;
wire \uart_rx_inst|baud_cnt[2]~17_combout ;
wire \uart_rx_inst|baud_cnt[2]~18 ;
wire \uart_rx_inst|baud_cnt[3]~19_combout ;
wire \uart_rx_inst|baud_cnt[3]~20 ;
wire \uart_rx_inst|baud_cnt[4]~21_combout ;
wire \uart_rx_inst|baud_cnt[4]~22 ;
wire \uart_rx_inst|baud_cnt[5]~23_combout ;
wire \uart_rx_inst|baud_cnt[5]~24 ;
wire \uart_rx_inst|baud_cnt[6]~25_combout ;
wire \uart_rx_inst|baud_cnt[6]~26 ;
wire \uart_rx_inst|baud_cnt[7]~27_combout ;
wire \uart_rx_inst|Equal1~0_combout ;
wire \uart_rx_inst|Equal2~0_combout ;
wire \uart_rx_inst|Equal2~1_combout ;
wire \uart_rx_inst|Equal2~2_combout ;
wire \uart_rx_inst|bit_flag~q ;
wire \uart_rx_inst|Add1~1 ;
wire \uart_rx_inst|Add1~2_combout ;
wire \uart_rx_inst|Add1~3 ;
wire \uart_rx_inst|Add1~4_combout ;
wire \uart_rx_inst|Add1~5 ;
wire \uart_rx_inst|Add1~6_combout ;
wire \uart_rx_inst|bit_cnt~0_combout ;
wire \uart_rx_inst|Add1~0_combout ;
wire \uart_rx_inst|bit_cnt~1_combout ;
wire \uart_rx_inst|always4~0_combout ;
wire \uart_rx_inst|always4~1_combout ;
wire \uart_rx_inst|rx_flag~q ;
wire \uart_rx_inst|po_flag~q ;
wire \tft_pic_inst|Add0~0_combout ;
wire \tft_pic_inst|Add0~1 ;
wire \tft_pic_inst|Add0~2_combout ;
wire \tft_pic_inst|Add0~3 ;
wire \tft_pic_inst|Add0~4_combout ;
wire \tft_pic_inst|Add0~5 ;
wire \tft_pic_inst|Add0~6_combout ;
wire \tft_pic_inst|Add0~7 ;
wire \tft_pic_inst|Add0~8_combout ;
wire \tft_pic_inst|Add0~11 ;
wire \tft_pic_inst|Add0~12_combout ;
wire \tft_pic_inst|Add0~13 ;
wire \tft_pic_inst|Add0~14_combout ;
wire \tft_pic_inst|Add0~15 ;
wire \tft_pic_inst|Add0~16_combout ;
wire \tft_pic_inst|wr_addr~2_combout ;
wire \tft_pic_inst|Add0~17 ;
wire \tft_pic_inst|Add0~18_combout ;
wire \tft_pic_inst|wr_addr~3_combout ;
wire \tft_pic_inst|Add0~19 ;
wire \tft_pic_inst|Add0~20_combout ;
wire \tft_pic_inst|wr_addr~4_combout ;
wire \tft_pic_inst|always0~1_combout ;
wire \tft_pic_inst|Add0~21 ;
wire \tft_pic_inst|Add0~22_combout ;
wire \tft_pic_inst|Add0~23 ;
wire \tft_pic_inst|Add0~24_combout ;
wire \tft_pic_inst|always0~2_combout ;
wire \tft_pic_inst|wr_addr~1_combout ;
wire \tft_pic_inst|Add0~9 ;
wire \tft_pic_inst|Add0~10_combout ;
wire \tft_pic_inst|always0~3_combout ;
wire \tft_pic_inst|always0~4_combout ;
wire \tft_pic_inst|Add0~25 ;
wire \tft_pic_inst|Add0~26_combout ;
wire \tft_pic_inst|wr_addr~0_combout ;
wire \tft_pic_inst|always0~0_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~0_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~q ;
wire \tft_pic_inst|Add1~0_combout ;
wire \tft_pic_inst|rd_addr[0]~1_combout ;
wire \tft_pic_inst|Add1~1 ;
wire \tft_pic_inst|Add1~2_combout ;
wire \tft_pic_inst|rd_addr[1]~2_combout ;
wire \tft_pic_inst|Add1~3 ;
wire \tft_pic_inst|Add1~4_combout ;
wire \tft_pic_inst|rd_addr[2]~3_combout ;
wire \tft_pic_inst|Add1~5 ;
wire \tft_pic_inst|Add1~6_combout ;
wire \tft_pic_inst|rd_addr[3]~4_combout ;
wire \tft_pic_inst|Add1~7 ;
wire \tft_pic_inst|Add1~8_combout ;
wire \tft_pic_inst|rd_addr[4]~5_combout ;
wire \tft_pic_inst|Add1~9 ;
wire \tft_pic_inst|Add1~10_combout ;
wire \tft_pic_inst|rd_addr[5]~6_combout ;
wire \tft_pic_inst|Equal1~2_combout ;
wire \tft_pic_inst|Add1~11 ;
wire \tft_pic_inst|Add1~12_combout ;
wire \tft_pic_inst|rd_addr[6]~7_combout ;
wire \tft_pic_inst|Add1~13 ;
wire \tft_pic_inst|Add1~14_combout ;
wire \tft_pic_inst|rd_addr[7]~8_combout ;
wire \tft_pic_inst|Add1~15 ;
wire \tft_pic_inst|Add1~16_combout ;
wire \tft_pic_inst|rd_addr[8]~9_combout ;
wire \tft_pic_inst|Add1~17 ;
wire \tft_pic_inst|Add1~18_combout ;
wire \tft_pic_inst|rd_addr[9]~10_combout ;
wire \tft_pic_inst|Add1~19 ;
wire \tft_pic_inst|Add1~20_combout ;
wire \tft_pic_inst|rd_addr[10]~11_combout ;
wire \tft_pic_inst|Equal1~0_combout ;
wire \tft_pic_inst|Equal1~3_combout ;
wire \tft_pic_inst|Equal1~1_combout ;
wire \tft_pic_inst|Equal1~4_combout ;
wire \tft_pic_inst|Add1~21 ;
wire \tft_pic_inst|Add1~22_combout ;
wire \tft_pic_inst|rd_addr[11]~12_combout ;
wire \tft_pic_inst|Add1~23 ;
wire \tft_pic_inst|Add1~24_combout ;
wire \tft_pic_inst|rd_addr[12]~13_combout ;
wire \tft_pic_inst|Add1~25 ;
wire \tft_pic_inst|Add1~26_combout ;
wire \tft_pic_inst|rd_addr[13]~0_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ;
wire \uart_rx_inst|Decoder0~0_combout ;
wire \uart_rx_inst|Decoder0~1_combout ;
wire \uart_rx_inst|rx_data[0]~0_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \tft_ctrl_inst|rgb[0]~0_combout ;
wire \tft_pic_inst|pix_back_data~9_combout ;
wire \tft_pic_inst|LessThan0~0_combout ;
wire \tft_pic_inst|pix_back_data~10_combout ;
wire \tft_pic_inst|LessThan0~1_combout ;
wire \tft_pic_inst|pix_back_data~14_combout ;
wire \tft_ctrl_inst|rgb[0]~1_combout ;
wire \uart_rx_inst|Decoder0~2_combout ;
wire \uart_rx_inst|Decoder0~3_combout ;
wire \uart_rx_inst|rx_data[1]~1_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \tft_ctrl_inst|rgb[1]~2_combout ;
wire \tft_ctrl_inst|rgb[1]~3_combout ;
wire \uart_rx_inst|Decoder0~4_combout ;
wire \uart_rx_inst|rx_data[2]~2_combout ;
wire \uart_rx_inst|po_data[2]~feeder_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \tft_ctrl_inst|rgb[2]~4_combout ;
wire \tft_pic_inst|pix_back_data~16_combout ;
wire \tft_pic_inst|pix_back_data[4]~11_combout ;
wire \tft_pic_inst|pix_back_data[4]~15_combout ;
wire \tft_pic_inst|pix_back_data~12_combout ;
wire \tft_ctrl_inst|rgb[2]~5_combout ;
wire \uart_rx_inst|Decoder0~5_combout ;
wire \uart_rx_inst|rx_data[3]~3_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \tft_ctrl_inst|rgb[3]~6_combout ;
wire \tft_ctrl_inst|rgb[3]~7_combout ;
wire \uart_rx_inst|rx_data[4]~4_combout ;
wire \uart_rx_inst|po_data[4]~feeder_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \tft_ctrl_inst|rgb[4]~8_combout ;
wire \tft_ctrl_inst|rgb[4]~9_combout ;
wire \uart_rx_inst|rx_data[5]~5_combout ;
wire \uart_rx_inst|po_data[5]~feeder_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \tft_ctrl_inst|rgb[5]~10_combout ;
wire \tft_pic_inst|pix_back_data~13_combout ;
wire \tft_ctrl_inst|rgb[5]~11_combout ;
wire \uart_rx_inst|rx_data[6]~6_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \tft_ctrl_inst|rgb[6]~12_combout ;
wire \tft_ctrl_inst|rgb[6]~13_combout ;
wire \uart_rx_inst|rx_data[7]~7_combout ;
wire \uart_rx_inst|po_data[7]~feeder_combout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \tft_ctrl_inst|rgb[7]~14_combout ;
wire \tft_ctrl_inst|rgb[7]~15_combout ;
wire \tft_ctrl_inst|LessThan0~1_combout ;
wire \tft_ctrl_inst|LessThan0~2_combout ;
wire \tft_ctrl_inst|LessThan1~0_combout ;
wire \tft_ctrl_inst|LessThan1~1_combout ;
wire [4:0] \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \tft_ctrl_inst|cnt_v ;
wire [12:0] \uart_rx_inst|baud_cnt ;
wire [9:0] \tft_ctrl_inst|cnt_h ;
wire [7:0] \uart_rx_inst|rx_data ;
wire [3:0] \uart_rx_inst|bit_cnt ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b ;
wire [7:0] \tft_pic_inst|pix_back_data ;
wire [1:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node ;
wire [13:0] \tft_pic_inst|rd_addr ;
wire [13:0] \tft_pic_inst|wr_addr ;
wire [7:0] \uart_rx_inst|po_data ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b ;

wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [4:0] \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \rgb[0]~output (
	.i(\tft_ctrl_inst|rgb[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \rgb[1]~output (
	.i(\tft_ctrl_inst|rgb[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \rgb[2]~output (
	.i(\tft_ctrl_inst|rgb[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \rgb[3]~output (
	.i(\tft_ctrl_inst|rgb[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \rgb[4]~output (
	.i(\tft_ctrl_inst|rgb[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \rgb[5]~output (
	.i(\tft_ctrl_inst|rgb[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \rgb[6]~output (
	.i(\tft_ctrl_inst|rgb[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \rgb[7]~output (
	.i(\tft_ctrl_inst|rgb[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \hsync~output (
	.i(\tft_ctrl_inst|LessThan0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \vsync~output (
	.i(\tft_ctrl_inst|LessThan1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \tft_clk~output (
	.i(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_clk),
	.obar());
// synopsys translate_off
defparam \tft_clk~output .bus_hold = "false";
defparam \tft_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \tft_bl~output (
	.i(!\rst_n~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_bl),
	.obar());
// synopsys translate_off
defparam \tft_bl~output .bus_hold = "false";
defparam \tft_bl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \tft_de~output (
	.i(\tft_ctrl_inst|tft_de~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tft_de),
	.obar());
// synopsys translate_off
defparam \tft_de~output .bus_hold = "false";
defparam \tft_de~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \sys_rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_rst_n~inputclkctrl .clock_type = "global clock";
defparam \sys_rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \vga_clk_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\vga_clk_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_high = 25;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_low = 25;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_high = 5;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 9;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .m = 9;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3267;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \vga_clk_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \tft_ctrl_inst|Add0~0 (
// Equation(s):
// \tft_ctrl_inst|Add0~0_combout  = \tft_ctrl_inst|cnt_h [0] $ (VCC)
// \tft_ctrl_inst|Add0~1  = CARRY(\tft_ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add0~0_combout ),
	.cout(\tft_ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \tft_ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~0 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~0_combout  = (\tft_ctrl_inst|Add0~0_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add0~0_combout ),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~0 .lut_mask = 16'h00CC;
defparam \tft_ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneive_lcell_comb \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N1
dffeas \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \vga_clk_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N10
cycloneive_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ((!\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked )) # (!\sys_rst_n~input_o )

	.dataa(\sys_rst_n~input_o ),
	.datab(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\vga_clk_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_n~0 .lut_mask = 16'h77FF;
defparam \rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~0clkctrl .clock_type = "global clock";
defparam \rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \tft_ctrl_inst|cnt_h[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \tft_ctrl_inst|Add0~2 (
// Equation(s):
// \tft_ctrl_inst|Add0~2_combout  = (\tft_ctrl_inst|cnt_h [1] & (!\tft_ctrl_inst|Add0~1 )) # (!\tft_ctrl_inst|cnt_h [1] & ((\tft_ctrl_inst|Add0~1 ) # (GND)))
// \tft_ctrl_inst|Add0~3  = CARRY((!\tft_ctrl_inst|Add0~1 ) # (!\tft_ctrl_inst|cnt_h [1]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~1 ),
	.combout(\tft_ctrl_inst|Add0~2_combout ),
	.cout(\tft_ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \tft_ctrl_inst|cnt_h[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \tft_ctrl_inst|Add0~4 (
// Equation(s):
// \tft_ctrl_inst|Add0~4_combout  = (\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Add0~3  $ (GND))) # (!\tft_ctrl_inst|cnt_h [2] & (!\tft_ctrl_inst|Add0~3  & VCC))
// \tft_ctrl_inst|Add0~5  = CARRY((\tft_ctrl_inst|cnt_h [2] & !\tft_ctrl_inst|Add0~3 ))

	.dataa(\tft_ctrl_inst|cnt_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~3 ),
	.combout(\tft_ctrl_inst|Add0~4_combout ),
	.cout(\tft_ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~1 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~1_combout  = (\tft_ctrl_inst|Add0~4_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add0~4_combout ),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~1 .lut_mask = 16'h00F0;
defparam \tft_ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \tft_ctrl_inst|cnt_h[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add0~6 (
// Equation(s):
// \tft_ctrl_inst|Add0~6_combout  = (\tft_ctrl_inst|cnt_h [3] & (!\tft_ctrl_inst|Add0~5 )) # (!\tft_ctrl_inst|cnt_h [3] & ((\tft_ctrl_inst|Add0~5 ) # (GND)))
// \tft_ctrl_inst|Add0~7  = CARRY((!\tft_ctrl_inst|Add0~5 ) # (!\tft_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~5 ),
	.combout(\tft_ctrl_inst|Add0~6_combout ),
	.cout(\tft_ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~2 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~2_combout  = (\tft_ctrl_inst|Add0~6_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(\tft_ctrl_inst|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~2 .lut_mask = 16'h00AA;
defparam \tft_ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \tft_ctrl_inst|cnt_h[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add0~8 (
// Equation(s):
// \tft_ctrl_inst|Add0~8_combout  = (\tft_ctrl_inst|cnt_h [4] & (\tft_ctrl_inst|Add0~7  $ (GND))) # (!\tft_ctrl_inst|cnt_h [4] & (!\tft_ctrl_inst|Add0~7  & VCC))
// \tft_ctrl_inst|Add0~9  = CARRY((\tft_ctrl_inst|cnt_h [4] & !\tft_ctrl_inst|Add0~7 ))

	.dataa(\tft_ctrl_inst|cnt_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~7 ),
	.combout(\tft_ctrl_inst|Add0~8_combout ),
	.cout(\tft_ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \tft_ctrl_inst|cnt_h[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add0~10 (
// Equation(s):
// \tft_ctrl_inst|Add0~10_combout  = (\tft_ctrl_inst|cnt_h [5] & (!\tft_ctrl_inst|Add0~9 )) # (!\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|Add0~9 ) # (GND)))
// \tft_ctrl_inst|Add0~11  = CARRY((!\tft_ctrl_inst|Add0~9 ) # (!\tft_ctrl_inst|cnt_h [5]))

	.dataa(\tft_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~9 ),
	.combout(\tft_ctrl_inst|Add0~10_combout ),
	.cout(\tft_ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \tft_ctrl_inst|cnt_h[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add0~12 (
// Equation(s):
// \tft_ctrl_inst|Add0~12_combout  = (\tft_ctrl_inst|cnt_h [6] & (\tft_ctrl_inst|Add0~11  $ (GND))) # (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|Add0~11  & VCC))
// \tft_ctrl_inst|Add0~13  = CARRY((\tft_ctrl_inst|cnt_h [6] & !\tft_ctrl_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~11 ),
	.combout(\tft_ctrl_inst|Add0~12_combout ),
	.cout(\tft_ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \tft_ctrl_inst|cnt_h[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add0~14 (
// Equation(s):
// \tft_ctrl_inst|Add0~14_combout  = (\tft_ctrl_inst|cnt_h [7] & (!\tft_ctrl_inst|Add0~13 )) # (!\tft_ctrl_inst|cnt_h [7] & ((\tft_ctrl_inst|Add0~13 ) # (GND)))
// \tft_ctrl_inst|Add0~15  = CARRY((!\tft_ctrl_inst|Add0~13 ) # (!\tft_ctrl_inst|cnt_h [7]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~13 ),
	.combout(\tft_ctrl_inst|Add0~14_combout ),
	.cout(\tft_ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \tft_ctrl_inst|cnt_h[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add0~16 (
// Equation(s):
// \tft_ctrl_inst|Add0~16_combout  = (\tft_ctrl_inst|cnt_h [8] & (\tft_ctrl_inst|Add0~15  $ (GND))) # (!\tft_ctrl_inst|cnt_h [8] & (!\tft_ctrl_inst|Add0~15  & VCC))
// \tft_ctrl_inst|Add0~17  = CARRY((\tft_ctrl_inst|cnt_h [8] & !\tft_ctrl_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add0~15 ),
	.combout(\tft_ctrl_inst|Add0~16_combout ),
	.cout(\tft_ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \tft_ctrl_inst|cnt_h[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add0~18 (
// Equation(s):
// \tft_ctrl_inst|Add0~18_combout  = \tft_ctrl_inst|cnt_h [9] $ (\tft_ctrl_inst|Add0~17 )

	.dataa(\tft_ctrl_inst|cnt_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_ctrl_inst|Add0~17 ),
	.combout(\tft_ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add0~18 .lut_mask = 16'h5A5A;
defparam \tft_ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \tft_ctrl_inst|cnt_h~3 (
// Equation(s):
// \tft_ctrl_inst|cnt_h~3_combout  = (\tft_ctrl_inst|Add0~18_combout  & !\tft_ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add0~18_combout ),
	.datac(gnd),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_h~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h~3 .lut_mask = 16'h00CC;
defparam \tft_ctrl_inst|cnt_h~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \tft_ctrl_inst|cnt_h[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_h~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~0 (
// Equation(s):
// \tft_ctrl_inst|Equal0~0_combout  = (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [8] & (\tft_ctrl_inst|cnt_h [9] & !\tft_ctrl_inst|cnt_h [7])))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [8]),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~0 .lut_mask = 16'h0010;
defparam \tft_ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~1 (
// Equation(s):
// \tft_ctrl_inst|Equal0~1_combout  = (!\tft_ctrl_inst|cnt_h [0] & (!\tft_ctrl_inst|cnt_h [4] & (!\tft_ctrl_inst|cnt_h [1] & !\tft_ctrl_inst|cnt_h [5])))

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(\tft_ctrl_inst|cnt_h [1]),
	.datad(\tft_ctrl_inst|cnt_h [5]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \tft_ctrl_inst|Equal0~2 (
// Equation(s):
// \tft_ctrl_inst|Equal0~2_combout  = (\tft_ctrl_inst|cnt_h [3] & (\tft_ctrl_inst|Equal0~0_combout  & (\tft_ctrl_inst|Equal0~1_combout  & \tft_ctrl_inst|cnt_h [2])))

	.dataa(\tft_ctrl_inst|cnt_h [3]),
	.datab(\tft_ctrl_inst|Equal0~0_combout ),
	.datac(\tft_ctrl_inst|Equal0~1_combout ),
	.datad(\tft_ctrl_inst|cnt_h [2]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Equal0~2 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add1~0 (
// Equation(s):
// \tft_ctrl_inst|Add1~0_combout  = \tft_ctrl_inst|cnt_v [0] $ (VCC)
// \tft_ctrl_inst|Add1~1  = CARRY(\tft_ctrl_inst|cnt_v [0])

	.dataa(\tft_ctrl_inst|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add1~0_combout ),
	.cout(\tft_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \tft_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add1~12 (
// Equation(s):
// \tft_ctrl_inst|Add1~12_combout  = (\tft_ctrl_inst|cnt_v [6] & (\tft_ctrl_inst|Add1~11  $ (GND))) # (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|Add1~11  & VCC))
// \tft_ctrl_inst|Add1~13  = CARRY((\tft_ctrl_inst|cnt_v [6] & !\tft_ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~11 ),
	.combout(\tft_ctrl_inst|Add1~12_combout ),
	.cout(\tft_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add1~14 (
// Equation(s):
// \tft_ctrl_inst|Add1~14_combout  = (\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|Add1~13 )) # (!\tft_ctrl_inst|cnt_v [7] & ((\tft_ctrl_inst|Add1~13 ) # (GND)))
// \tft_ctrl_inst|Add1~15  = CARRY((!\tft_ctrl_inst|Add1~13 ) # (!\tft_ctrl_inst|cnt_v [7]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~13 ),
	.combout(\tft_ctrl_inst|Add1~14_combout ),
	.cout(\tft_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[7]~5 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[7]~5_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~14_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [7]) # ((\tft_ctrl_inst|Add1~14_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~14_combout ),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[7]~5 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \tft_ctrl_inst|cnt_v[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \tft_ctrl_inst|Add1~16 (
// Equation(s):
// \tft_ctrl_inst|Add1~16_combout  = (\tft_ctrl_inst|cnt_v [8] & (\tft_ctrl_inst|Add1~15  $ (GND))) # (!\tft_ctrl_inst|cnt_v [8] & (!\tft_ctrl_inst|Add1~15  & VCC))
// \tft_ctrl_inst|Add1~17  = CARRY((\tft_ctrl_inst|cnt_v [8] & !\tft_ctrl_inst|Add1~15 ))

	.dataa(\tft_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~15 ),
	.combout(\tft_ctrl_inst|Add1~16_combout ),
	.cout(\tft_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \tft_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[8]~4 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[8]~4_combout  = (\tft_ctrl_inst|Add1~16_combout  & (((!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|cnt_v [8])) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~16_combout  & (!\tft_ctrl_inst|Equal0~2_combout  & 
// (\tft_ctrl_inst|cnt_v [8])))

	.dataa(\tft_ctrl_inst|Add1~16_combout ),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|cnt_v [8]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8]~4 .lut_mask = 16'h30BA;
defparam \tft_ctrl_inst|cnt_v[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N27
dffeas \tft_ctrl_inst|cnt_v[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \tft_ctrl_inst|always1~0 (
// Equation(s):
// \tft_ctrl_inst|always1~0_combout  = (\tft_ctrl_inst|cnt_v [3] & (\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|cnt_v [2] & \tft_ctrl_inst|cnt_v [8])))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~0 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \tft_ctrl_inst|Add1~18 (
// Equation(s):
// \tft_ctrl_inst|Add1~18_combout  = \tft_ctrl_inst|Add1~17  $ (\tft_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_v [9]),
	.cin(\tft_ctrl_inst|Add1~17 ),
	.combout(\tft_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \tft_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[9]~8 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[9]~8_combout  = (\tft_ctrl_inst|Add1~18_combout  & (((!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|cnt_v [9])) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~18_combout  & (!\tft_ctrl_inst|Equal0~2_combout  & 
// (\tft_ctrl_inst|cnt_v [9])))

	.dataa(\tft_ctrl_inst|Add1~18_combout ),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|cnt_v [9]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[9]~8 .lut_mask = 16'h30BA;
defparam \tft_ctrl_inst|cnt_v[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \tft_ctrl_inst|cnt_v[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[9]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \tft_ctrl_inst|LessThan4~1 (
// Equation(s):
// \tft_ctrl_inst|LessThan4~1_combout  = (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|cnt_v [5] & !\tft_ctrl_inst|cnt_v [7]))

	.dataa(\tft_ctrl_inst|cnt_v [6]),
	.datab(\tft_ctrl_inst|cnt_v [5]),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan4~1 .lut_mask = 16'h0101;
defparam \tft_ctrl_inst|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \tft_ctrl_inst|always1~1 (
// Equation(s):
// \tft_ctrl_inst|always1~1_combout  = (!\tft_ctrl_inst|cnt_v [9] & (!\tft_ctrl_inst|cnt_v [1] & (\tft_ctrl_inst|LessThan4~1_combout  & \tft_ctrl_inst|cnt_v [0])))

	.dataa(\tft_ctrl_inst|cnt_v [9]),
	.datab(\tft_ctrl_inst|cnt_v [1]),
	.datac(\tft_ctrl_inst|LessThan4~1_combout ),
	.datad(\tft_ctrl_inst|cnt_v [0]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|always1~1 .lut_mask = 16'h1000;
defparam \tft_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[8]~0 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[8]~0_combout  = ((\tft_ctrl_inst|always1~0_combout  & \tft_ctrl_inst|always1~1_combout )) # (!\tft_ctrl_inst|Equal0~2_combout )

	.dataa(\tft_ctrl_inst|always1~0_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|always1~1_combout ),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[8]~0 .lut_mask = 16'hA0FF;
defparam \tft_ctrl_inst|cnt_v[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[0]~10_combout  = (\tft_ctrl_inst|Add1~0_combout  & (((!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|cnt_v [0])) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~0_combout  & (!\tft_ctrl_inst|Equal0~2_combout  & 
// (\tft_ctrl_inst|cnt_v [0])))

	.dataa(\tft_ctrl_inst|Add1~0_combout ),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|cnt_v [0]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h30BA;
defparam \tft_ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \tft_ctrl_inst|cnt_v[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add1~2 (
// Equation(s):
// \tft_ctrl_inst|Add1~2_combout  = (\tft_ctrl_inst|cnt_v [1] & (!\tft_ctrl_inst|Add1~1 )) # (!\tft_ctrl_inst|cnt_v [1] & ((\tft_ctrl_inst|Add1~1 ) # (GND)))
// \tft_ctrl_inst|Add1~3  = CARRY((!\tft_ctrl_inst|Add1~1 ) # (!\tft_ctrl_inst|cnt_v [1]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~1 ),
	.combout(\tft_ctrl_inst|Add1~2_combout ),
	.cout(\tft_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[1]~9 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[1]~9_combout  = (\tft_ctrl_inst|Add1~2_combout  & (((\tft_ctrl_inst|cnt_v [1] & !\tft_ctrl_inst|Equal0~2_combout )) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~2_combout  & (((\tft_ctrl_inst|cnt_v [1] & 
// !\tft_ctrl_inst|Equal0~2_combout ))))

	.dataa(\tft_ctrl_inst|Add1~2_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [1]),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[1]~9 .lut_mask = 16'h22F2;
defparam \tft_ctrl_inst|cnt_v[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \tft_ctrl_inst|cnt_v[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add1~4 (
// Equation(s):
// \tft_ctrl_inst|Add1~4_combout  = (\tft_ctrl_inst|cnt_v [2] & (\tft_ctrl_inst|Add1~3  $ (GND))) # (!\tft_ctrl_inst|cnt_v [2] & (!\tft_ctrl_inst|Add1~3  & VCC))
// \tft_ctrl_inst|Add1~5  = CARRY((\tft_ctrl_inst|cnt_v [2] & !\tft_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~3 ),
	.combout(\tft_ctrl_inst|Add1~4_combout ),
	.cout(\tft_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[2]~3 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[2]~3_combout  = (\tft_ctrl_inst|Add1~4_combout  & (((!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|cnt_v [2])) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~4_combout  & (!\tft_ctrl_inst|Equal0~2_combout  & 
// (\tft_ctrl_inst|cnt_v [2])))

	.dataa(\tft_ctrl_inst|Add1~4_combout ),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[2]~3 .lut_mask = 16'h30BA;
defparam \tft_ctrl_inst|cnt_v[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N5
dffeas \tft_ctrl_inst|cnt_v[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add1~6 (
// Equation(s):
// \tft_ctrl_inst|Add1~6_combout  = (\tft_ctrl_inst|cnt_v [3] & (!\tft_ctrl_inst|Add1~5 )) # (!\tft_ctrl_inst|cnt_v [3] & ((\tft_ctrl_inst|Add1~5 ) # (GND)))
// \tft_ctrl_inst|Add1~7  = CARRY((!\tft_ctrl_inst|Add1~5 ) # (!\tft_ctrl_inst|cnt_v [3]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~5 ),
	.combout(\tft_ctrl_inst|Add1~6_combout ),
	.cout(\tft_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[3]~2 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[3]~2_combout  = (\tft_ctrl_inst|Add1~6_combout  & (((!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|cnt_v [3])) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~6_combout  & (!\tft_ctrl_inst|Equal0~2_combout  & 
// (\tft_ctrl_inst|cnt_v [3])))

	.dataa(\tft_ctrl_inst|Add1~6_combout ),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|cnt_v [3]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[3]~2 .lut_mask = 16'h30BA;
defparam \tft_ctrl_inst|cnt_v[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \tft_ctrl_inst|cnt_v[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add1~8 (
// Equation(s):
// \tft_ctrl_inst|Add1~8_combout  = (\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|Add1~7  $ (GND))) # (!\tft_ctrl_inst|cnt_v [4] & (!\tft_ctrl_inst|Add1~7  & VCC))
// \tft_ctrl_inst|Add1~9  = CARRY((\tft_ctrl_inst|cnt_v [4] & !\tft_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~7 ),
	.combout(\tft_ctrl_inst|Add1~8_combout ),
	.cout(\tft_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \tft_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[4]~1 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[4]~1_combout  = (\tft_ctrl_inst|Add1~8_combout  & (((!\tft_ctrl_inst|Equal0~2_combout  & \tft_ctrl_inst|cnt_v [4])) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~8_combout  & (!\tft_ctrl_inst|Equal0~2_combout  & 
// (\tft_ctrl_inst|cnt_v [4])))

	.dataa(\tft_ctrl_inst|Add1~8_combout ),
	.datab(\tft_ctrl_inst|Equal0~2_combout ),
	.datac(\tft_ctrl_inst|cnt_v [4]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[4]~1 .lut_mask = 16'h30BA;
defparam \tft_ctrl_inst|cnt_v[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \tft_ctrl_inst|cnt_v[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add1~10 (
// Equation(s):
// \tft_ctrl_inst|Add1~10_combout  = (\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|Add1~9 )) # (!\tft_ctrl_inst|cnt_v [5] & ((\tft_ctrl_inst|Add1~9 ) # (GND)))
// \tft_ctrl_inst|Add1~11  = CARRY((!\tft_ctrl_inst|Add1~9 ) # (!\tft_ctrl_inst|cnt_v [5]))

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add1~9 ),
	.combout(\tft_ctrl_inst|Add1~10_combout ),
	.cout(\tft_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[5]~7 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[5]~7_combout  = (\tft_ctrl_inst|Add1~10_combout  & (((\tft_ctrl_inst|cnt_v [5] & !\tft_ctrl_inst|Equal0~2_combout )) # (!\tft_ctrl_inst|cnt_v[8]~0_combout ))) # (!\tft_ctrl_inst|Add1~10_combout  & (((\tft_ctrl_inst|cnt_v [5] & 
// !\tft_ctrl_inst|Equal0~2_combout ))))

	.dataa(\tft_ctrl_inst|Add1~10_combout ),
	.datab(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [5]),
	.datad(\tft_ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[5]~7 .lut_mask = 16'h22F2;
defparam \tft_ctrl_inst|cnt_v[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \tft_ctrl_inst|cnt_v[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \tft_ctrl_inst|cnt_v[6]~6 (
// Equation(s):
// \tft_ctrl_inst|cnt_v[6]~6_combout  = (\tft_ctrl_inst|Equal0~2_combout  & (\tft_ctrl_inst|Add1~12_combout  & ((!\tft_ctrl_inst|cnt_v[8]~0_combout )))) # (!\tft_ctrl_inst|Equal0~2_combout  & ((\tft_ctrl_inst|cnt_v [6]) # ((\tft_ctrl_inst|Add1~12_combout  & 
// !\tft_ctrl_inst|cnt_v[8]~0_combout ))))

	.dataa(\tft_ctrl_inst|Equal0~2_combout ),
	.datab(\tft_ctrl_inst|Add1~12_combout ),
	.datac(\tft_ctrl_inst|cnt_v [6]),
	.datad(\tft_ctrl_inst|cnt_v[8]~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|cnt_v[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[6]~6 .lut_mask = 16'h50DC;
defparam \tft_ctrl_inst|cnt_v[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N11
dffeas \tft_ctrl_inst|cnt_v[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_ctrl_inst|cnt_v[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \tft_ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \tft_ctrl_inst|Add3~0 (
// Equation(s):
// \tft_ctrl_inst|Add3~0_combout  = \tft_ctrl_inst|cnt_v [2] $ (VCC)
// \tft_ctrl_inst|Add3~1  = CARRY(\tft_ctrl_inst|cnt_v [2])

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add3~0_combout ),
	.cout(\tft_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \tft_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add3~2 (
// Equation(s):
// \tft_ctrl_inst|Add3~2_combout  = (\tft_ctrl_inst|cnt_v [3] & (!\tft_ctrl_inst|Add3~1 )) # (!\tft_ctrl_inst|cnt_v [3] & ((\tft_ctrl_inst|Add3~1 ) # (GND)))
// \tft_ctrl_inst|Add3~3  = CARRY((!\tft_ctrl_inst|Add3~1 ) # (!\tft_ctrl_inst|cnt_v [3]))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~1 ),
	.combout(\tft_ctrl_inst|Add3~2_combout ),
	.cout(\tft_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add3~4 (
// Equation(s):
// \tft_ctrl_inst|Add3~4_combout  = (\tft_ctrl_inst|cnt_v [4] & ((GND) # (!\tft_ctrl_inst|Add3~3 ))) # (!\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|Add3~3  $ (GND)))
// \tft_ctrl_inst|Add3~5  = CARRY((\tft_ctrl_inst|cnt_v [4]) # (!\tft_ctrl_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~3 ),
	.combout(\tft_ctrl_inst|Add3~4_combout ),
	.cout(\tft_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~4 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add3~6 (
// Equation(s):
// \tft_ctrl_inst|Add3~6_combout  = (\tft_ctrl_inst|cnt_v [5] & (\tft_ctrl_inst|Add3~5  & VCC)) # (!\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|Add3~5 ))
// \tft_ctrl_inst|Add3~7  = CARRY((!\tft_ctrl_inst|cnt_v [5] & !\tft_ctrl_inst|Add3~5 ))

	.dataa(\tft_ctrl_inst|cnt_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~5 ),
	.combout(\tft_ctrl_inst|Add3~6_combout ),
	.cout(\tft_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~6 .lut_mask = 16'hA505;
defparam \tft_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add3~8 (
// Equation(s):
// \tft_ctrl_inst|Add3~8_combout  = (\tft_ctrl_inst|cnt_v [6] & ((GND) # (!\tft_ctrl_inst|Add3~7 ))) # (!\tft_ctrl_inst|cnt_v [6] & (\tft_ctrl_inst|Add3~7  $ (GND)))
// \tft_ctrl_inst|Add3~9  = CARRY((\tft_ctrl_inst|cnt_v [6]) # (!\tft_ctrl_inst|Add3~7 ))

	.dataa(\tft_ctrl_inst|cnt_v [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~7 ),
	.combout(\tft_ctrl_inst|Add3~8_combout ),
	.cout(\tft_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~8 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \tft_pic_inst|rd_en~2 (
// Equation(s):
// \tft_pic_inst|rd_en~2_combout  = ((!\tft_ctrl_inst|Add3~4_combout  & !\tft_ctrl_inst|Add3~6_combout )) # (!\tft_ctrl_inst|Add3~8_combout )

	.dataa(\tft_ctrl_inst|Add3~8_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add3~4_combout ),
	.datad(\tft_ctrl_inst|Add3~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~2 .lut_mask = 16'h555F;
defparam \tft_pic_inst|rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add3~10 (
// Equation(s):
// \tft_ctrl_inst|Add3~10_combout  = (\tft_ctrl_inst|cnt_v [7] & (\tft_ctrl_inst|Add3~9  & VCC)) # (!\tft_ctrl_inst|cnt_v [7] & (!\tft_ctrl_inst|Add3~9 ))
// \tft_ctrl_inst|Add3~11  = CARRY((!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|Add3~9 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~9 ),
	.combout(\tft_ctrl_inst|Add3~10_combout ),
	.cout(\tft_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~10 .lut_mask = 16'hC303;
defparam \tft_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \tft_ctrl_inst|Add2~0 (
// Equation(s):
// \tft_ctrl_inst|Add2~0_combout  = \tft_ctrl_inst|cnt_h [0] $ (VCC)
// \tft_ctrl_inst|Add2~1  = CARRY(\tft_ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_ctrl_inst|Add2~0_combout ),
	.cout(\tft_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \tft_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \tft_ctrl_inst|Add2~2 (
// Equation(s):
// \tft_ctrl_inst|Add2~2_combout  = (\tft_ctrl_inst|cnt_h [1] & (!\tft_ctrl_inst|Add2~1 )) # (!\tft_ctrl_inst|cnt_h [1] & ((\tft_ctrl_inst|Add2~1 ) # (GND)))
// \tft_ctrl_inst|Add2~3  = CARRY((!\tft_ctrl_inst|Add2~1 ) # (!\tft_ctrl_inst|cnt_h [1]))

	.dataa(\tft_ctrl_inst|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~1 ),
	.combout(\tft_ctrl_inst|Add2~2_combout ),
	.cout(\tft_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \tft_ctrl_inst|Add2~4 (
// Equation(s):
// \tft_ctrl_inst|Add2~4_combout  = (\tft_ctrl_inst|cnt_h [2] & ((GND) # (!\tft_ctrl_inst|Add2~3 ))) # (!\tft_ctrl_inst|cnt_h [2] & (\tft_ctrl_inst|Add2~3  $ (GND)))
// \tft_ctrl_inst|Add2~5  = CARRY((\tft_ctrl_inst|cnt_h [2]) # (!\tft_ctrl_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~3 ),
	.combout(\tft_ctrl_inst|Add2~4_combout ),
	.cout(\tft_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~4 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \tft_ctrl_inst|Add2~6 (
// Equation(s):
// \tft_ctrl_inst|Add2~6_combout  = (\tft_ctrl_inst|cnt_h [3] & (!\tft_ctrl_inst|Add2~5 )) # (!\tft_ctrl_inst|cnt_h [3] & ((\tft_ctrl_inst|Add2~5 ) # (GND)))
// \tft_ctrl_inst|Add2~7  = CARRY((!\tft_ctrl_inst|Add2~5 ) # (!\tft_ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~5 ),
	.combout(\tft_ctrl_inst|Add2~6_combout ),
	.cout(\tft_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \tft_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \tft_ctrl_inst|Add2~8 (
// Equation(s):
// \tft_ctrl_inst|Add2~8_combout  = (\tft_ctrl_inst|cnt_h [4] & ((GND) # (!\tft_ctrl_inst|Add2~7 ))) # (!\tft_ctrl_inst|cnt_h [4] & (\tft_ctrl_inst|Add2~7  $ (GND)))
// \tft_ctrl_inst|Add2~9  = CARRY((\tft_ctrl_inst|cnt_h [4]) # (!\tft_ctrl_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~7 ),
	.combout(\tft_ctrl_inst|Add2~8_combout ),
	.cout(\tft_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~8 .lut_mask = 16'h3CCF;
defparam \tft_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add2~10 (
// Equation(s):
// \tft_ctrl_inst|Add2~10_combout  = (\tft_ctrl_inst|cnt_h [5] & (!\tft_ctrl_inst|Add2~9 )) # (!\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|Add2~9 ) # (GND)))
// \tft_ctrl_inst|Add2~11  = CARRY((!\tft_ctrl_inst|Add2~9 ) # (!\tft_ctrl_inst|cnt_h [5]))

	.dataa(\tft_ctrl_inst|cnt_h [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~9 ),
	.combout(\tft_ctrl_inst|Add2~10_combout ),
	.cout(\tft_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \tft_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add2~12 (
// Equation(s):
// \tft_ctrl_inst|Add2~12_combout  = (\tft_ctrl_inst|cnt_h [6] & ((GND) # (!\tft_ctrl_inst|Add2~11 ))) # (!\tft_ctrl_inst|cnt_h [6] & (\tft_ctrl_inst|Add2~11  $ (GND)))
// \tft_ctrl_inst|Add2~13  = CARRY((\tft_ctrl_inst|cnt_h [6]) # (!\tft_ctrl_inst|Add2~11 ))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~11 ),
	.combout(\tft_ctrl_inst|Add2~12_combout ),
	.cout(\tft_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~12 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \tft_ctrl_inst|Add2~14 (
// Equation(s):
// \tft_ctrl_inst|Add2~14_combout  = (\tft_ctrl_inst|cnt_h [7] & (\tft_ctrl_inst|Add2~13  & VCC)) # (!\tft_ctrl_inst|cnt_h [7] & (!\tft_ctrl_inst|Add2~13 ))
// \tft_ctrl_inst|Add2~15  = CARRY((!\tft_ctrl_inst|cnt_h [7] & !\tft_ctrl_inst|Add2~13 ))

	.dataa(\tft_ctrl_inst|cnt_h [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~13 ),
	.combout(\tft_ctrl_inst|Add2~14_combout ),
	.cout(\tft_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~14 .lut_mask = 16'hA505;
defparam \tft_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \tft_ctrl_inst|Add3~12 (
// Equation(s):
// \tft_ctrl_inst|Add3~12_combout  = (\tft_ctrl_inst|cnt_v [8] & ((GND) # (!\tft_ctrl_inst|Add3~11 ))) # (!\tft_ctrl_inst|cnt_v [8] & (\tft_ctrl_inst|Add3~11  $ (GND)))
// \tft_ctrl_inst|Add3~13  = CARRY((\tft_ctrl_inst|cnt_v [8]) # (!\tft_ctrl_inst|Add3~11 ))

	.dataa(\tft_ctrl_inst|cnt_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add3~11 ),
	.combout(\tft_ctrl_inst|Add3~12_combout ),
	.cout(\tft_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~12 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \tft_ctrl_inst|Add2~16 (
// Equation(s):
// \tft_ctrl_inst|Add2~16_combout  = (\tft_ctrl_inst|cnt_h [8] & ((GND) # (!\tft_ctrl_inst|Add2~15 ))) # (!\tft_ctrl_inst|cnt_h [8] & (\tft_ctrl_inst|Add2~15  $ (GND)))
// \tft_ctrl_inst|Add2~17  = CARRY((\tft_ctrl_inst|cnt_h [8]) # (!\tft_ctrl_inst|Add2~15 ))

	.dataa(\tft_ctrl_inst|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_ctrl_inst|Add2~15 ),
	.combout(\tft_ctrl_inst|Add2~16_combout ),
	.cout(\tft_ctrl_inst|Add2~17 ));
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~16 .lut_mask = 16'h5AAF;
defparam \tft_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \tft_pic_inst|rd_en~0 (
// Equation(s):
// \tft_pic_inst|rd_en~0_combout  = (\tft_ctrl_inst|Add3~12_combout ) # ((\tft_ctrl_inst|Add2~14_combout  & ((\tft_ctrl_inst|Add2~16_combout ))) # (!\tft_ctrl_inst|Add2~14_combout  & ((\tft_ctrl_inst|Add2~12_combout ) # (!\tft_ctrl_inst|Add2~16_combout ))))

	.dataa(\tft_ctrl_inst|Add2~14_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_ctrl_inst|Add3~12_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~0 .lut_mask = 16'hFEF5;
defparam \tft_pic_inst|rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \tft_pic_inst|rd_en~1 (
// Equation(s):
// \tft_pic_inst|rd_en~1_combout  = (!\tft_ctrl_inst|Add3~2_combout  & (!\tft_ctrl_inst|Add3~6_combout  & ((!\tft_ctrl_inst|cnt_v [1]) # (!\tft_ctrl_inst|Add3~0_combout ))))

	.dataa(\tft_ctrl_inst|Add3~2_combout ),
	.datab(\tft_ctrl_inst|Add3~0_combout ),
	.datac(\tft_ctrl_inst|cnt_v [1]),
	.datad(\tft_ctrl_inst|Add3~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~1 .lut_mask = 16'h0015;
defparam \tft_pic_inst|rd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \tft_pic_inst|rd_en~3 (
// Equation(s):
// \tft_pic_inst|rd_en~3_combout  = (\tft_pic_inst|rd_en~0_combout ) # ((!\tft_ctrl_inst|Add3~10_combout  & ((\tft_pic_inst|rd_en~2_combout ) # (\tft_pic_inst|rd_en~1_combout ))))

	.dataa(\tft_pic_inst|rd_en~2_combout ),
	.datab(\tft_ctrl_inst|Add3~10_combout ),
	.datac(\tft_pic_inst|rd_en~0_combout ),
	.datad(\tft_pic_inst|rd_en~1_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~3 .lut_mask = 16'hF3F2;
defparam \tft_pic_inst|rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~5 (
// Equation(s):
// \tft_ctrl_inst|tft_de~5_combout  = ((!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|cnt_v [5] & !\tft_ctrl_inst|cnt_v [7]))) # (!\tft_ctrl_inst|cnt_v [8])

	.dataa(\tft_ctrl_inst|cnt_v [6]),
	.datab(\tft_ctrl_inst|cnt_v [5]),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~5 .lut_mask = 16'h01FF;
defparam \tft_ctrl_inst|tft_de~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~4 (
// Equation(s):
// \tft_ctrl_inst|tft_de~4_combout  = (!\tft_ctrl_inst|cnt_v [9] & (((!\tft_ctrl_inst|cnt_h [4] & !\tft_ctrl_inst|cnt_h [5])) # (!\tft_ctrl_inst|cnt_h [9])))

	.dataa(\tft_ctrl_inst|cnt_v [9]),
	.datab(\tft_ctrl_inst|cnt_h [4]),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|cnt_h [5]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~4 .lut_mask = 16'h0515;
defparam \tft_ctrl_inst|tft_de~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~6 (
// Equation(s):
// \tft_ctrl_inst|tft_de~6_combout  = (\tft_ctrl_inst|tft_de~5_combout  & \tft_ctrl_inst|tft_de~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~5_combout ),
	.datad(\tft_ctrl_inst|tft_de~4_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~6 .lut_mask = 16'hF000;
defparam \tft_ctrl_inst|tft_de~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \tft_ctrl_inst|LessThan2~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan2~0_combout  = ((!\tft_ctrl_inst|cnt_h [2] & ((!\tft_ctrl_inst|cnt_h [1]) # (!\tft_ctrl_inst|cnt_h [0])))) # (!\tft_ctrl_inst|cnt_h [3])

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(\tft_ctrl_inst|cnt_h [3]),
	.datad(\tft_ctrl_inst|cnt_h [2]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan2~0 .lut_mask = 16'h0F7F;
defparam \tft_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~2 (
// Equation(s):
// \tft_ctrl_inst|tft_de~2_combout  = ((!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [8] & !\tft_ctrl_inst|cnt_h [7]))) # (!\tft_ctrl_inst|cnt_h [9])

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [8]),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~2 .lut_mask = 16'h0F1F;
defparam \tft_ctrl_inst|tft_de~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~3 (
// Equation(s):
// \tft_ctrl_inst|tft_de~3_combout  = (!\tft_ctrl_inst|always1~0_combout  & (\tft_ctrl_inst|tft_de~2_combout  & ((\tft_ctrl_inst|LessThan2~0_combout ) # (!\tft_ctrl_inst|cnt_h [9]))))

	.dataa(\tft_ctrl_inst|cnt_h [9]),
	.datab(\tft_ctrl_inst|LessThan2~0_combout ),
	.datac(\tft_ctrl_inst|always1~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~2_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~3 .lut_mask = 16'h0D00;
defparam \tft_ctrl_inst|tft_de~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \tft_ctrl_inst|LessThan4~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan4~0_combout  = (!\tft_ctrl_inst|cnt_v [6] & (!\tft_ctrl_inst|cnt_v [5] & (!\tft_ctrl_inst|cnt_v [7] & !\tft_ctrl_inst|cnt_v [8])))

	.dataa(\tft_ctrl_inst|cnt_v [6]),
	.datab(\tft_ctrl_inst|cnt_v [5]),
	.datac(\tft_ctrl_inst|cnt_v [7]),
	.datad(\tft_ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan4~0 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~0 (
// Equation(s):
// \tft_ctrl_inst|tft_de~0_combout  = (\tft_ctrl_inst|cnt_v [4]) # (((\tft_ctrl_inst|cnt_v [3] & \tft_ctrl_inst|cnt_v [2])) # (!\tft_ctrl_inst|LessThan4~0_combout ))

	.dataa(\tft_ctrl_inst|cnt_v [3]),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~0 .lut_mask = 16'hECFF;
defparam \tft_ctrl_inst|tft_de~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~0_combout  = (!\tft_ctrl_inst|cnt_h [6] & (!\tft_ctrl_inst|cnt_h [8] & (!\tft_ctrl_inst|cnt_h [9] & !\tft_ctrl_inst|cnt_h [7])))

	.dataa(\tft_ctrl_inst|cnt_h [6]),
	.datab(\tft_ctrl_inst|cnt_h [8]),
	.datac(\tft_ctrl_inst|cnt_h [9]),
	.datad(\tft_ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~0 .lut_mask = 16'h0001;
defparam \tft_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~1 (
// Equation(s):
// \tft_ctrl_inst|tft_de~1_combout  = ((\tft_ctrl_inst|cnt_h [5] & ((\tft_ctrl_inst|cnt_h [4]) # (!\tft_ctrl_inst|LessThan2~0_combout )))) # (!\tft_ctrl_inst|LessThan0~0_combout )

	.dataa(\tft_ctrl_inst|LessThan2~0_combout ),
	.datab(\tft_ctrl_inst|cnt_h [5]),
	.datac(\tft_ctrl_inst|LessThan0~0_combout ),
	.datad(\tft_ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~1 .lut_mask = 16'hCF4F;
defparam \tft_ctrl_inst|tft_de~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \tft_ctrl_inst|tft_de~7 (
// Equation(s):
// \tft_ctrl_inst|tft_de~7_combout  = (\tft_ctrl_inst|tft_de~6_combout  & (\tft_ctrl_inst|tft_de~3_combout  & (\tft_ctrl_inst|tft_de~0_combout  & \tft_ctrl_inst|tft_de~1_combout )))

	.dataa(\tft_ctrl_inst|tft_de~6_combout ),
	.datab(\tft_ctrl_inst|tft_de~3_combout ),
	.datac(\tft_ctrl_inst|tft_de~0_combout ),
	.datad(\tft_ctrl_inst|tft_de~1_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|tft_de~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|tft_de~7 .lut_mask = 16'h8000;
defparam \tft_ctrl_inst|tft_de~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \tft_ctrl_inst|Add2~18 (
// Equation(s):
// \tft_ctrl_inst|Add2~18_combout  = \tft_ctrl_inst|cnt_h [9] $ (!\tft_ctrl_inst|Add2~17 )

	.dataa(\tft_ctrl_inst|cnt_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_ctrl_inst|Add2~17 ),
	.combout(\tft_ctrl_inst|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add2~18 .lut_mask = 16'hA5A5;
defparam \tft_ctrl_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[4]~8 (
// Equation(s):
// \tft_pic_inst|pix_back_data[4]~8_combout  = (\tft_ctrl_inst|tft_de~7_combout  & !\tft_ctrl_inst|Add2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_ctrl_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[4]~8 .lut_mask = 16'h00F0;
defparam \tft_pic_inst|pix_back_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \tft_pic_inst|rd_en~8 (
// Equation(s):
// \tft_pic_inst|rd_en~8_combout  = (\tft_ctrl_inst|Add2~4_combout ) # ((\tft_ctrl_inst|Add2~6_combout ) # ((\tft_ctrl_inst|Add2~2_combout ) # (\tft_ctrl_inst|Add2~0_combout )))

	.dataa(\tft_ctrl_inst|Add2~4_combout ),
	.datab(\tft_ctrl_inst|Add2~6_combout ),
	.datac(\tft_ctrl_inst|Add2~2_combout ),
	.datad(\tft_ctrl_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~8 .lut_mask = 16'hFFFE;
defparam \tft_pic_inst|rd_en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \tft_pic_inst|rd_en~9 (
// Equation(s):
// \tft_pic_inst|rd_en~9_combout  = (\tft_ctrl_inst|Add2~16_combout  & (\tft_ctrl_inst|Add2~10_combout  & ((\tft_pic_inst|rd_en~8_combout ) # (\tft_ctrl_inst|Add2~8_combout ))))

	.dataa(\tft_ctrl_inst|Add2~16_combout ),
	.datab(\tft_pic_inst|rd_en~8_combout ),
	.datac(\tft_ctrl_inst|Add2~8_combout ),
	.datad(\tft_ctrl_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~9 .lut_mask = 16'hA800;
defparam \tft_pic_inst|rd_en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \tft_pic_inst|rd_en~10 (
// Equation(s):
// \tft_pic_inst|rd_en~10_combout  = (\tft_ctrl_inst|Add3~4_combout  & (\tft_ctrl_inst|Add3~2_combout  & ((\tft_ctrl_inst|cnt_v [1]) # (\tft_ctrl_inst|Add3~0_combout ))))

	.dataa(\tft_ctrl_inst|cnt_v [1]),
	.datab(\tft_ctrl_inst|Add3~0_combout ),
	.datac(\tft_ctrl_inst|Add3~4_combout ),
	.datad(\tft_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~10 .lut_mask = 16'hE000;
defparam \tft_pic_inst|rd_en~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \tft_pic_inst|rd_en~11 (
// Equation(s):
// \tft_pic_inst|rd_en~11_combout  = (\tft_pic_inst|rd_en~9_combout ) # ((\tft_pic_inst|rd_en~10_combout  & (\tft_ctrl_inst|Add3~10_combout  & \tft_ctrl_inst|Add3~6_combout )))

	.dataa(\tft_pic_inst|rd_en~9_combout ),
	.datab(\tft_pic_inst|rd_en~10_combout ),
	.datac(\tft_ctrl_inst|Add3~10_combout ),
	.datad(\tft_ctrl_inst|Add3~6_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~11 .lut_mask = 16'hEAAA;
defparam \tft_pic_inst|rd_en~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \tft_pic_inst|rd_en~5 (
// Equation(s):
// \tft_pic_inst|rd_en~5_combout  = (((!\tft_ctrl_inst|Add2~2_combout  & !\tft_ctrl_inst|Add2~0_combout )) # (!\tft_ctrl_inst|Add2~10_combout )) # (!\tft_ctrl_inst|Add2~4_combout )

	.dataa(\tft_ctrl_inst|Add2~4_combout ),
	.datab(\tft_ctrl_inst|Add2~10_combout ),
	.datac(\tft_ctrl_inst|Add2~2_combout ),
	.datad(\tft_ctrl_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~5 .lut_mask = 16'h777F;
defparam \tft_pic_inst|rd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \tft_pic_inst|rd_en~6 (
// Equation(s):
// \tft_pic_inst|rd_en~6_combout  = ((\tft_pic_inst|rd_en~5_combout ) # (!\tft_ctrl_inst|Add2~8_combout )) # (!\tft_ctrl_inst|Add2~6_combout )

	.dataa(\tft_ctrl_inst|Add2~6_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add2~8_combout ),
	.datad(\tft_pic_inst|rd_en~5_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~6 .lut_mask = 16'hFF5F;
defparam \tft_pic_inst|rd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \tft_ctrl_inst|Add3~14 (
// Equation(s):
// \tft_ctrl_inst|Add3~14_combout  = \tft_ctrl_inst|Add3~13  $ (!\tft_ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_ctrl_inst|cnt_v [9]),
	.cin(\tft_ctrl_inst|Add3~13 ),
	.combout(\tft_ctrl_inst|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|Add3~14 .lut_mask = 16'hF00F;
defparam \tft_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \tft_pic_inst|rd_en~4 (
// Equation(s):
// \tft_pic_inst|rd_en~4_combout  = (\tft_ctrl_inst|Add3~14_combout ) # ((\tft_ctrl_inst|Add3~10_combout  & \tft_ctrl_inst|Add3~8_combout ))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add3~14_combout ),
	.datac(\tft_ctrl_inst|Add3~10_combout ),
	.datad(\tft_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~4 .lut_mask = 16'hFCCC;
defparam \tft_pic_inst|rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \tft_pic_inst|rd_en~7 (
// Equation(s):
// \tft_pic_inst|rd_en~7_combout  = (\tft_pic_inst|rd_en~4_combout ) # ((\tft_pic_inst|rd_en~6_combout  & (!\tft_ctrl_inst|Add2~12_combout  & !\tft_ctrl_inst|Add2~16_combout )))

	.dataa(\tft_pic_inst|rd_en~6_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_pic_inst|rd_en~4_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~7 .lut_mask = 16'hF0F2;
defparam \tft_pic_inst|rd_en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \tft_pic_inst|rd_en~12 (
// Equation(s):
// \tft_pic_inst|rd_en~12_combout  = (\tft_pic_inst|rd_en~3_combout ) # (((\tft_pic_inst|rd_en~11_combout ) # (\tft_pic_inst|rd_en~7_combout )) # (!\tft_pic_inst|pix_back_data[4]~8_combout ))

	.dataa(\tft_pic_inst|rd_en~3_combout ),
	.datab(\tft_pic_inst|pix_back_data[4]~8_combout ),
	.datac(\tft_pic_inst|rd_en~11_combout ),
	.datad(\tft_pic_inst|rd_en~7_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_en~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_en~12 .lut_mask = 16'hFFFB;
defparam \tft_pic_inst|rd_en~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \tft_pic_inst|image_valid~0 (
// Equation(s):
// \tft_pic_inst|image_valid~0_combout  = !\tft_pic_inst|rd_en~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|rd_en~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|image_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|image_valid~0 .lut_mask = 16'h0F0F;
defparam \tft_pic_inst|image_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \tft_pic_inst|image_valid (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|image_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|image_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|image_valid .is_wysiwyg = "true";
defparam \tft_pic_inst|image_valid .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \uart_rx_inst|rx_reg1~0 (
// Equation(s):
// \uart_rx_inst|rx_reg1~0_combout  = !\rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1~0 .lut_mask = 16'h0F0F;
defparam \uart_rx_inst|rx_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \uart_rx_inst|rx_reg1 (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg1 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \uart_rx_inst|rx_reg2~feeder (
// Equation(s):
// \uart_rx_inst|rx_reg2~feeder_combout  = \uart_rx_inst|rx_reg1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_reg1~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg2~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \uart_rx_inst|rx_reg2 (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg2 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \uart_rx_inst|rx_reg3~feeder (
// Equation(s):
// \uart_rx_inst|rx_reg3~feeder_combout  = \uart_rx_inst|rx_reg2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_reg2~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_reg3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_reg3~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rx_reg3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \uart_rx_inst|rx_reg3 (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_reg3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_reg3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_reg3 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_reg3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \uart_rx_inst|always3~0 (
// Equation(s):
// \uart_rx_inst|always3~0_combout  = (\uart_rx_inst|rx_reg2~q  & (!\uart_rx_inst|work_en~q  & !\uart_rx_inst|rx_reg3~q ))

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_reg2~q ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|rx_reg3~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always3~0 .lut_mask = 16'h000C;
defparam \uart_rx_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \uart_rx_inst|start_flag (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|start_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|start_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|start_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \uart_rx_inst|work_en~0 (
// Equation(s):
// \uart_rx_inst|work_en~0_combout  = (\uart_rx_inst|start_flag~q ) # ((\uart_rx_inst|work_en~q  & !\uart_rx_inst|always4~1_combout ))

	.dataa(gnd),
	.datab(\uart_rx_inst|start_flag~q ),
	.datac(\uart_rx_inst|work_en~q ),
	.datad(\uart_rx_inst|always4~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|work_en~0 .lut_mask = 16'hCCFC;
defparam \uart_rx_inst|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \uart_rx_inst|work_en (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|work_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|work_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|work_en .is_wysiwyg = "true";
defparam \uart_rx_inst|work_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[0]~13 (
// Equation(s):
// \uart_rx_inst|baud_cnt[0]~13_combout  = (\uart_rx_inst|work_en~q  & (\uart_rx_inst|baud_cnt [0] $ (VCC))) # (!\uart_rx_inst|work_en~q  & (\uart_rx_inst|baud_cnt [0] & VCC))
// \uart_rx_inst|baud_cnt[0]~14  = CARRY((\uart_rx_inst|work_en~q  & \uart_rx_inst|baud_cnt [0]))

	.dataa(\uart_rx_inst|work_en~q ),
	.datab(\uart_rx_inst|baud_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|baud_cnt[0]~13_combout ),
	.cout(\uart_rx_inst|baud_cnt[0]~14 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0]~13 .lut_mask = 16'h6688;
defparam \uart_rx_inst|baud_cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \uart_rx_inst|Equal1~1 (
// Equation(s):
// \uart_rx_inst|Equal1~1_combout  = (\uart_rx_inst|baud_cnt [4] & (!\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt [3] & \uart_rx_inst|baud_cnt [2])))

	.dataa(\uart_rx_inst|baud_cnt [4]),
	.datab(\uart_rx_inst|baud_cnt [5]),
	.datac(\uart_rx_inst|baud_cnt [3]),
	.datad(\uart_rx_inst|baud_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~1 .lut_mask = 16'h0200;
defparam \uart_rx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[7]~27 (
// Equation(s):
// \uart_rx_inst|baud_cnt[7]~27_combout  = (\uart_rx_inst|baud_cnt [7] & (!\uart_rx_inst|baud_cnt[6]~26 )) # (!\uart_rx_inst|baud_cnt [7] & ((\uart_rx_inst|baud_cnt[6]~26 ) # (GND)))
// \uart_rx_inst|baud_cnt[7]~28  = CARRY((!\uart_rx_inst|baud_cnt[6]~26 ) # (!\uart_rx_inst|baud_cnt [7]))

	.dataa(\uart_rx_inst|baud_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[6]~26 ),
	.combout(\uart_rx_inst|baud_cnt[7]~27_combout ),
	.cout(\uart_rx_inst|baud_cnt[7]~28 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7]~27 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[8]~29 (
// Equation(s):
// \uart_rx_inst|baud_cnt[8]~29_combout  = (\uart_rx_inst|baud_cnt [8] & (\uart_rx_inst|baud_cnt[7]~28  $ (GND))) # (!\uart_rx_inst|baud_cnt [8] & (!\uart_rx_inst|baud_cnt[7]~28  & VCC))
// \uart_rx_inst|baud_cnt[8]~30  = CARRY((\uart_rx_inst|baud_cnt [8] & !\uart_rx_inst|baud_cnt[7]~28 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[7]~28 ),
	.combout(\uart_rx_inst|baud_cnt[8]~29_combout ),
	.cout(\uart_rx_inst|baud_cnt[8]~30 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8]~29 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \uart_rx_inst|baud_cnt[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[9]~31 (
// Equation(s):
// \uart_rx_inst|baud_cnt[9]~31_combout  = (\uart_rx_inst|baud_cnt [9] & (!\uart_rx_inst|baud_cnt[8]~30 )) # (!\uart_rx_inst|baud_cnt [9] & ((\uart_rx_inst|baud_cnt[8]~30 ) # (GND)))
// \uart_rx_inst|baud_cnt[9]~32  = CARRY((!\uart_rx_inst|baud_cnt[8]~30 ) # (!\uart_rx_inst|baud_cnt [9]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[8]~30 ),
	.combout(\uart_rx_inst|baud_cnt[9]~31_combout ),
	.cout(\uart_rx_inst|baud_cnt[9]~32 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \uart_rx_inst|baud_cnt[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[10]~33 (
// Equation(s):
// \uart_rx_inst|baud_cnt[10]~33_combout  = (\uart_rx_inst|baud_cnt [10] & (\uart_rx_inst|baud_cnt[9]~32  $ (GND))) # (!\uart_rx_inst|baud_cnt [10] & (!\uart_rx_inst|baud_cnt[9]~32  & VCC))
// \uart_rx_inst|baud_cnt[10]~34  = CARRY((\uart_rx_inst|baud_cnt [10] & !\uart_rx_inst|baud_cnt[9]~32 ))

	.dataa(\uart_rx_inst|baud_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[9]~32 ),
	.combout(\uart_rx_inst|baud_cnt[10]~33_combout ),
	.cout(\uart_rx_inst|baud_cnt[10]~34 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10]~33 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|baud_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \uart_rx_inst|baud_cnt[10] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[11]~35 (
// Equation(s):
// \uart_rx_inst|baud_cnt[11]~35_combout  = (\uart_rx_inst|baud_cnt [11] & (!\uart_rx_inst|baud_cnt[10]~34 )) # (!\uart_rx_inst|baud_cnt [11] & ((\uart_rx_inst|baud_cnt[10]~34 ) # (GND)))
// \uart_rx_inst|baud_cnt[11]~36  = CARRY((!\uart_rx_inst|baud_cnt[10]~34 ) # (!\uart_rx_inst|baud_cnt [11]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[10]~34 ),
	.combout(\uart_rx_inst|baud_cnt[11]~35_combout ),
	.cout(\uart_rx_inst|baud_cnt[11]~36 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11]~35 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \uart_rx_inst|baud_cnt[11] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[12]~37 (
// Equation(s):
// \uart_rx_inst|baud_cnt[12]~37_combout  = \uart_rx_inst|baud_cnt [12] $ (!\uart_rx_inst|baud_cnt[11]~36 )

	.dataa(\uart_rx_inst|baud_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|baud_cnt[11]~36 ),
	.combout(\uart_rx_inst|baud_cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12]~37 .lut_mask = 16'hA5A5;
defparam \uart_rx_inst|baud_cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \uart_rx_inst|baud_cnt[12] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneive_lcell_comb \uart_rx_inst|Equal1~2 (
// Equation(s):
// \uart_rx_inst|Equal1~2_combout  = (!\uart_rx_inst|baud_cnt [11] & \uart_rx_inst|baud_cnt [10])

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [11]),
	.datac(gnd),
	.datad(\uart_rx_inst|baud_cnt [10]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~2 .lut_mask = 16'h3300;
defparam \uart_rx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneive_lcell_comb \uart_rx_inst|Equal1~3 (
// Equation(s):
// \uart_rx_inst|Equal1~3_combout  = (\uart_rx_inst|baud_cnt [6] & (!\uart_rx_inst|baud_cnt [9] & (\uart_rx_inst|baud_cnt [12] & \uart_rx_inst|Equal1~2_combout )))

	.dataa(\uart_rx_inst|baud_cnt [6]),
	.datab(\uart_rx_inst|baud_cnt [9]),
	.datac(\uart_rx_inst|baud_cnt [12]),
	.datad(\uart_rx_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~3 .lut_mask = 16'h2000;
defparam \uart_rx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \uart_rx_inst|always5~0 (
// Equation(s):
// \uart_rx_inst|always5~0_combout  = ((\uart_rx_inst|Equal1~0_combout  & (\uart_rx_inst|Equal1~1_combout  & \uart_rx_inst|Equal1~3_combout ))) # (!\uart_rx_inst|work_en~q )

	.dataa(\uart_rx_inst|work_en~q ),
	.datab(\uart_rx_inst|Equal1~0_combout ),
	.datac(\uart_rx_inst|Equal1~1_combout ),
	.datad(\uart_rx_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always5~0 .lut_mask = 16'hD555;
defparam \uart_rx_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \uart_rx_inst|baud_cnt[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[1]~15 (
// Equation(s):
// \uart_rx_inst|baud_cnt[1]~15_combout  = (\uart_rx_inst|baud_cnt [1] & (!\uart_rx_inst|baud_cnt[0]~14 )) # (!\uart_rx_inst|baud_cnt [1] & ((\uart_rx_inst|baud_cnt[0]~14 ) # (GND)))
// \uart_rx_inst|baud_cnt[1]~16  = CARRY((!\uart_rx_inst|baud_cnt[0]~14 ) # (!\uart_rx_inst|baud_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[0]~14 ),
	.combout(\uart_rx_inst|baud_cnt[1]~15_combout ),
	.cout(\uart_rx_inst|baud_cnt[1]~16 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \uart_rx_inst|baud_cnt[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[2]~17 (
// Equation(s):
// \uart_rx_inst|baud_cnt[2]~17_combout  = (\uart_rx_inst|baud_cnt [2] & (\uart_rx_inst|baud_cnt[1]~16  $ (GND))) # (!\uart_rx_inst|baud_cnt [2] & (!\uart_rx_inst|baud_cnt[1]~16  & VCC))
// \uart_rx_inst|baud_cnt[2]~18  = CARRY((\uart_rx_inst|baud_cnt [2] & !\uart_rx_inst|baud_cnt[1]~16 ))

	.dataa(\uart_rx_inst|baud_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[1]~16 ),
	.combout(\uart_rx_inst|baud_cnt[2]~17_combout ),
	.cout(\uart_rx_inst|baud_cnt[2]~18 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2]~17 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|baud_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \uart_rx_inst|baud_cnt[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[3]~19 (
// Equation(s):
// \uart_rx_inst|baud_cnt[3]~19_combout  = (\uart_rx_inst|baud_cnt [3] & (!\uart_rx_inst|baud_cnt[2]~18 )) # (!\uart_rx_inst|baud_cnt [3] & ((\uart_rx_inst|baud_cnt[2]~18 ) # (GND)))
// \uart_rx_inst|baud_cnt[3]~20  = CARRY((!\uart_rx_inst|baud_cnt[2]~18 ) # (!\uart_rx_inst|baud_cnt [3]))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[2]~18 ),
	.combout(\uart_rx_inst|baud_cnt[3]~19_combout ),
	.cout(\uart_rx_inst|baud_cnt[3]~20 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|baud_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \uart_rx_inst|baud_cnt[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[4]~21 (
// Equation(s):
// \uart_rx_inst|baud_cnt[4]~21_combout  = (\uart_rx_inst|baud_cnt [4] & (\uart_rx_inst|baud_cnt[3]~20  $ (GND))) # (!\uart_rx_inst|baud_cnt [4] & (!\uart_rx_inst|baud_cnt[3]~20  & VCC))
// \uart_rx_inst|baud_cnt[4]~22  = CARRY((\uart_rx_inst|baud_cnt [4] & !\uart_rx_inst|baud_cnt[3]~20 ))

	.dataa(\uart_rx_inst|baud_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[3]~20 ),
	.combout(\uart_rx_inst|baud_cnt[4]~21_combout ),
	.cout(\uart_rx_inst|baud_cnt[4]~22 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4]~21 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|baud_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \uart_rx_inst|baud_cnt[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[5]~23 (
// Equation(s):
// \uart_rx_inst|baud_cnt[5]~23_combout  = (\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt[4]~22 )) # (!\uart_rx_inst|baud_cnt [5] & ((\uart_rx_inst|baud_cnt[4]~22 ) # (GND)))
// \uart_rx_inst|baud_cnt[5]~24  = CARRY((!\uart_rx_inst|baud_cnt[4]~22 ) # (!\uart_rx_inst|baud_cnt [5]))

	.dataa(\uart_rx_inst|baud_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[4]~22 ),
	.combout(\uart_rx_inst|baud_cnt[5]~23_combout ),
	.cout(\uart_rx_inst|baud_cnt[5]~24 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|baud_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \uart_rx_inst|baud_cnt[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \uart_rx_inst|baud_cnt[6]~25 (
// Equation(s):
// \uart_rx_inst|baud_cnt[6]~25_combout  = (\uart_rx_inst|baud_cnt [6] & (\uart_rx_inst|baud_cnt[5]~24  $ (GND))) # (!\uart_rx_inst|baud_cnt [6] & (!\uart_rx_inst|baud_cnt[5]~24  & VCC))
// \uart_rx_inst|baud_cnt[6]~26  = CARRY((\uart_rx_inst|baud_cnt [6] & !\uart_rx_inst|baud_cnt[5]~24 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|baud_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|baud_cnt[5]~24 ),
	.combout(\uart_rx_inst|baud_cnt[6]~25_combout ),
	.cout(\uart_rx_inst|baud_cnt[6]~26 ));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6]~25 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|baud_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \uart_rx_inst|baud_cnt[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \uart_rx_inst|baud_cnt[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|baud_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|baud_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|baud_cnt[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|baud_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \uart_rx_inst|Equal1~0 (
// Equation(s):
// \uart_rx_inst|Equal1~0_combout  = (!\uart_rx_inst|baud_cnt [7] & (\uart_rx_inst|baud_cnt [0] & (\uart_rx_inst|baud_cnt [1] & !\uart_rx_inst|baud_cnt [8])))

	.dataa(\uart_rx_inst|baud_cnt [7]),
	.datab(\uart_rx_inst|baud_cnt [0]),
	.datac(\uart_rx_inst|baud_cnt [1]),
	.datad(\uart_rx_inst|baud_cnt [8]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal1~0 .lut_mask = 16'h0040;
defparam \uart_rx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneive_lcell_comb \uart_rx_inst|Equal2~0 (
// Equation(s):
// \uart_rx_inst|Equal2~0_combout  = (!\uart_rx_inst|baud_cnt [4] & (\uart_rx_inst|baud_cnt [5] & (!\uart_rx_inst|baud_cnt [2] & \uart_rx_inst|baud_cnt [3])))

	.dataa(\uart_rx_inst|baud_cnt [4]),
	.datab(\uart_rx_inst|baud_cnt [5]),
	.datac(\uart_rx_inst|baud_cnt [2]),
	.datad(\uart_rx_inst|baud_cnt [3]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~0 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneive_lcell_comb \uart_rx_inst|Equal2~1 (
// Equation(s):
// \uart_rx_inst|Equal2~1_combout  = (!\uart_rx_inst|baud_cnt [6] & (!\uart_rx_inst|baud_cnt [10] & (\uart_rx_inst|baud_cnt [11] & \uart_rx_inst|baud_cnt [9])))

	.dataa(\uart_rx_inst|baud_cnt [6]),
	.datab(\uart_rx_inst|baud_cnt [10]),
	.datac(\uart_rx_inst|baud_cnt [11]),
	.datad(\uart_rx_inst|baud_cnt [9]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~1 .lut_mask = 16'h1000;
defparam \uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneive_lcell_comb \uart_rx_inst|Equal2~2 (
// Equation(s):
// \uart_rx_inst|Equal2~2_combout  = (\uart_rx_inst|Equal1~0_combout  & (\uart_rx_inst|Equal2~0_combout  & (!\uart_rx_inst|baud_cnt [12] & \uart_rx_inst|Equal2~1_combout )))

	.dataa(\uart_rx_inst|Equal1~0_combout ),
	.datab(\uart_rx_inst|Equal2~0_combout ),
	.datac(\uart_rx_inst|baud_cnt [12]),
	.datad(\uart_rx_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~2 .lut_mask = 16'h0800;
defparam \uart_rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N9
dffeas \uart_rx_inst|bit_flag (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \uart_rx_inst|Add1~0 (
// Equation(s):
// \uart_rx_inst|Add1~0_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_flag~q  $ (VCC))) # (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_flag~q  & VCC))
// \uart_rx_inst|Add1~1  = CARRY((\uart_rx_inst|bit_cnt [0] & \uart_rx_inst|bit_flag~q ))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|Add1~0_combout ),
	.cout(\uart_rx_inst|Add1~1 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~0 .lut_mask = 16'h6688;
defparam \uart_rx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \uart_rx_inst|Add1~2 (
// Equation(s):
// \uart_rx_inst|Add1~2_combout  = (\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|Add1~1 )) # (!\uart_rx_inst|bit_cnt [1] & ((\uart_rx_inst|Add1~1 ) # (GND)))
// \uart_rx_inst|Add1~3  = CARRY((!\uart_rx_inst|Add1~1 ) # (!\uart_rx_inst|bit_cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~1 ),
	.combout(\uart_rx_inst|Add1~2_combout ),
	.cout(\uart_rx_inst|Add1~3 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \uart_rx_inst|bit_cnt[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \uart_rx_inst|Add1~4 (
// Equation(s):
// \uart_rx_inst|Add1~4_combout  = (\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|Add1~3  $ (GND))) # (!\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|Add1~3  & VCC))
// \uart_rx_inst|Add1~5  = CARRY((\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|Add1~3 ))

	.dataa(\uart_rx_inst|bit_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add1~3 ),
	.combout(\uart_rx_inst|Add1~4_combout ),
	.cout(\uart_rx_inst|Add1~5 ));
// synopsys translate_off
defparam \uart_rx_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \uart_rx_inst|bit_cnt[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \uart_rx_inst|Add1~6 (
// Equation(s):
// \uart_rx_inst|Add1~6_combout  = \uart_rx_inst|bit_cnt [3] $ (\uart_rx_inst|Add1~5 )

	.dataa(\uart_rx_inst|bit_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|Add1~5 ),
	.combout(\uart_rx_inst|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add1~6 .lut_mask = 16'h5A5A;
defparam \uart_rx_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~0 (
// Equation(s):
// \uart_rx_inst|bit_cnt~0_combout  = (\uart_rx_inst|Add1~6_combout  & (((!\uart_rx_inst|bit_cnt [3]) # (!\uart_rx_inst|bit_flag~q )) # (!\uart_rx_inst|always4~0_combout )))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(\uart_rx_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~0 .lut_mask = 16'h7F00;
defparam \uart_rx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \uart_rx_inst|bit_cnt[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \uart_rx_inst|bit_cnt~1 (
// Equation(s):
// \uart_rx_inst|bit_cnt~1_combout  = (\uart_rx_inst|Add1~0_combout  & (((!\uart_rx_inst|always4~0_combout ) # (!\uart_rx_inst|bit_flag~q )) # (!\uart_rx_inst|bit_cnt [3])))

	.dataa(\uart_rx_inst|bit_cnt [3]),
	.datab(\uart_rx_inst|Add1~0_combout ),
	.datac(\uart_rx_inst|bit_flag~q ),
	.datad(\uart_rx_inst|always4~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~1 .lut_mask = 16'h4CCC;
defparam \uart_rx_inst|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \uart_rx_inst|bit_cnt[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \uart_rx_inst|always4~0 (
// Equation(s):
// \uart_rx_inst|always4~0_combout  = (!\uart_rx_inst|bit_cnt [0] & (!\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [1]))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~0 .lut_mask = 16'h0005;
defparam \uart_rx_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \uart_rx_inst|always4~1 (
// Equation(s):
// \uart_rx_inst|always4~1_combout  = (\uart_rx_inst|always4~0_combout  & (\uart_rx_inst|bit_flag~q  & \uart_rx_inst|bit_cnt [3]))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always4~1 .lut_mask = 16'h8080;
defparam \uart_rx_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \uart_rx_inst|rx_flag (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|always4~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \uart_rx_inst|po_flag (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_flag~q ),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|po_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \tft_pic_inst|Add0~0 (
// Equation(s):
// \tft_pic_inst|Add0~0_combout  = (\tft_pic_inst|wr_addr [0] & (\uart_rx_inst|po_flag~q  $ (VCC))) # (!\tft_pic_inst|wr_addr [0] & (\uart_rx_inst|po_flag~q  & VCC))
// \tft_pic_inst|Add0~1  = CARRY((\tft_pic_inst|wr_addr [0] & \uart_rx_inst|po_flag~q ))

	.dataa(\tft_pic_inst|wr_addr [0]),
	.datab(\uart_rx_inst|po_flag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|Add0~0_combout ),
	.cout(\tft_pic_inst|Add0~1 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~0 .lut_mask = 16'h6688;
defparam \tft_pic_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \tft_pic_inst|wr_addr[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \tft_pic_inst|Add0~2 (
// Equation(s):
// \tft_pic_inst|Add0~2_combout  = (\tft_pic_inst|wr_addr [1] & (!\tft_pic_inst|Add0~1 )) # (!\tft_pic_inst|wr_addr [1] & ((\tft_pic_inst|Add0~1 ) # (GND)))
// \tft_pic_inst|Add0~3  = CARRY((!\tft_pic_inst|Add0~1 ) # (!\tft_pic_inst|wr_addr [1]))

	.dataa(\tft_pic_inst|wr_addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~1 ),
	.combout(\tft_pic_inst|Add0~2_combout ),
	.cout(\tft_pic_inst|Add0~3 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \tft_pic_inst|wr_addr[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \tft_pic_inst|Add0~4 (
// Equation(s):
// \tft_pic_inst|Add0~4_combout  = (\tft_pic_inst|wr_addr [2] & (\tft_pic_inst|Add0~3  $ (GND))) # (!\tft_pic_inst|wr_addr [2] & (!\tft_pic_inst|Add0~3  & VCC))
// \tft_pic_inst|Add0~5  = CARRY((\tft_pic_inst|wr_addr [2] & !\tft_pic_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~3 ),
	.combout(\tft_pic_inst|Add0~4_combout ),
	.cout(\tft_pic_inst|Add0~5 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \tft_pic_inst|wr_addr[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \tft_pic_inst|Add0~6 (
// Equation(s):
// \tft_pic_inst|Add0~6_combout  = (\tft_pic_inst|wr_addr [3] & (!\tft_pic_inst|Add0~5 )) # (!\tft_pic_inst|wr_addr [3] & ((\tft_pic_inst|Add0~5 ) # (GND)))
// \tft_pic_inst|Add0~7  = CARRY((!\tft_pic_inst|Add0~5 ) # (!\tft_pic_inst|wr_addr [3]))

	.dataa(\tft_pic_inst|wr_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~5 ),
	.combout(\tft_pic_inst|Add0~6_combout ),
	.cout(\tft_pic_inst|Add0~7 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \tft_pic_inst|wr_addr[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[3] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \tft_pic_inst|Add0~8 (
// Equation(s):
// \tft_pic_inst|Add0~8_combout  = (\tft_pic_inst|wr_addr [4] & (\tft_pic_inst|Add0~7  $ (GND))) # (!\tft_pic_inst|wr_addr [4] & (!\tft_pic_inst|Add0~7  & VCC))
// \tft_pic_inst|Add0~9  = CARRY((\tft_pic_inst|wr_addr [4] & !\tft_pic_inst|Add0~7 ))

	.dataa(\tft_pic_inst|wr_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~7 ),
	.combout(\tft_pic_inst|Add0~8_combout ),
	.cout(\tft_pic_inst|Add0~9 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \tft_pic_inst|Add0~10 (
// Equation(s):
// \tft_pic_inst|Add0~10_combout  = (\tft_pic_inst|wr_addr [5] & (!\tft_pic_inst|Add0~9 )) # (!\tft_pic_inst|wr_addr [5] & ((\tft_pic_inst|Add0~9 ) # (GND)))
// \tft_pic_inst|Add0~11  = CARRY((!\tft_pic_inst|Add0~9 ) # (!\tft_pic_inst|wr_addr [5]))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~9 ),
	.combout(\tft_pic_inst|Add0~10_combout ),
	.cout(\tft_pic_inst|Add0~11 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \tft_pic_inst|Add0~12 (
// Equation(s):
// \tft_pic_inst|Add0~12_combout  = (\tft_pic_inst|wr_addr [6] & (\tft_pic_inst|Add0~11  $ (GND))) # (!\tft_pic_inst|wr_addr [6] & (!\tft_pic_inst|Add0~11  & VCC))
// \tft_pic_inst|Add0~13  = CARRY((\tft_pic_inst|wr_addr [6] & !\tft_pic_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~11 ),
	.combout(\tft_pic_inst|Add0~12_combout ),
	.cout(\tft_pic_inst|Add0~13 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \tft_pic_inst|wr_addr[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[6] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \tft_pic_inst|Add0~14 (
// Equation(s):
// \tft_pic_inst|Add0~14_combout  = (\tft_pic_inst|wr_addr [7] & (!\tft_pic_inst|Add0~13 )) # (!\tft_pic_inst|wr_addr [7] & ((\tft_pic_inst|Add0~13 ) # (GND)))
// \tft_pic_inst|Add0~15  = CARRY((!\tft_pic_inst|Add0~13 ) # (!\tft_pic_inst|wr_addr [7]))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~13 ),
	.combout(\tft_pic_inst|Add0~14_combout ),
	.cout(\tft_pic_inst|Add0~15 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \tft_pic_inst|wr_addr[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \tft_pic_inst|Add0~16 (
// Equation(s):
// \tft_pic_inst|Add0~16_combout  = (\tft_pic_inst|wr_addr [8] & (\tft_pic_inst|Add0~15  $ (GND))) # (!\tft_pic_inst|wr_addr [8] & (!\tft_pic_inst|Add0~15  & VCC))
// \tft_pic_inst|Add0~17  = CARRY((\tft_pic_inst|wr_addr [8] & !\tft_pic_inst|Add0~15 ))

	.dataa(\tft_pic_inst|wr_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~15 ),
	.combout(\tft_pic_inst|Add0~16_combout ),
	.cout(\tft_pic_inst|Add0~17 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \tft_pic_inst|wr_addr~2 (
// Equation(s):
// \tft_pic_inst|wr_addr~2_combout  = (\tft_pic_inst|Add0~16_combout  & ((!\tft_pic_inst|always0~2_combout ) # (!\tft_pic_inst|always0~4_combout )))

	.dataa(gnd),
	.datab(\tft_pic_inst|always0~4_combout ),
	.datac(\tft_pic_inst|Add0~16_combout ),
	.datad(\tft_pic_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~2 .lut_mask = 16'h30F0;
defparam \tft_pic_inst|wr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \tft_pic_inst|wr_addr[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \tft_pic_inst|Add0~18 (
// Equation(s):
// \tft_pic_inst|Add0~18_combout  = (\tft_pic_inst|wr_addr [9] & (!\tft_pic_inst|Add0~17 )) # (!\tft_pic_inst|wr_addr [9] & ((\tft_pic_inst|Add0~17 ) # (GND)))
// \tft_pic_inst|Add0~19  = CARRY((!\tft_pic_inst|Add0~17 ) # (!\tft_pic_inst|wr_addr [9]))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~17 ),
	.combout(\tft_pic_inst|Add0~18_combout ),
	.cout(\tft_pic_inst|Add0~19 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \tft_pic_inst|wr_addr~3 (
// Equation(s):
// \tft_pic_inst|wr_addr~3_combout  = (\tft_pic_inst|Add0~18_combout  & ((!\tft_pic_inst|always0~4_combout ) # (!\tft_pic_inst|always0~2_combout )))

	.dataa(gnd),
	.datab(\tft_pic_inst|always0~2_combout ),
	.datac(\tft_pic_inst|always0~4_combout ),
	.datad(\tft_pic_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~3 .lut_mask = 16'h3F00;
defparam \tft_pic_inst|wr_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \tft_pic_inst|wr_addr[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \tft_pic_inst|Add0~20 (
// Equation(s):
// \tft_pic_inst|Add0~20_combout  = (\tft_pic_inst|wr_addr [10] & (\tft_pic_inst|Add0~19  $ (GND))) # (!\tft_pic_inst|wr_addr [10] & (!\tft_pic_inst|Add0~19  & VCC))
// \tft_pic_inst|Add0~21  = CARRY((\tft_pic_inst|wr_addr [10] & !\tft_pic_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~19 ),
	.combout(\tft_pic_inst|Add0~20_combout ),
	.cout(\tft_pic_inst|Add0~21 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \tft_pic_inst|wr_addr~4 (
// Equation(s):
// \tft_pic_inst|wr_addr~4_combout  = (\tft_pic_inst|Add0~20_combout  & ((!\tft_pic_inst|always0~2_combout ) # (!\tft_pic_inst|always0~4_combout )))

	.dataa(gnd),
	.datab(\tft_pic_inst|always0~4_combout ),
	.datac(\tft_pic_inst|Add0~20_combout ),
	.datad(\tft_pic_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~4 .lut_mask = 16'h30F0;
defparam \tft_pic_inst|wr_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \tft_pic_inst|wr_addr[10] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[10] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \tft_pic_inst|always0~1 (
// Equation(s):
// \tft_pic_inst|always0~1_combout  = (\tft_pic_inst|wr_addr [8] & (\tft_pic_inst|wr_addr [10] & (\tft_pic_inst|wr_addr [9] & !\tft_pic_inst|wr_addr [7])))

	.dataa(\tft_pic_inst|wr_addr [8]),
	.datab(\tft_pic_inst|wr_addr [10]),
	.datac(\tft_pic_inst|wr_addr [9]),
	.datad(\tft_pic_inst|wr_addr [7]),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~1 .lut_mask = 16'h0080;
defparam \tft_pic_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \tft_pic_inst|Add0~22 (
// Equation(s):
// \tft_pic_inst|Add0~22_combout  = (\tft_pic_inst|wr_addr [11] & (!\tft_pic_inst|Add0~21 )) # (!\tft_pic_inst|wr_addr [11] & ((\tft_pic_inst|Add0~21 ) # (GND)))
// \tft_pic_inst|Add0~23  = CARRY((!\tft_pic_inst|Add0~21 ) # (!\tft_pic_inst|wr_addr [11]))

	.dataa(\tft_pic_inst|wr_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~21 ),
	.combout(\tft_pic_inst|Add0~22_combout ),
	.cout(\tft_pic_inst|Add0~23 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \tft_pic_inst|wr_addr[11] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[11] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \tft_pic_inst|Add0~24 (
// Equation(s):
// \tft_pic_inst|Add0~24_combout  = (\tft_pic_inst|wr_addr [12] & (\tft_pic_inst|Add0~23  $ (GND))) # (!\tft_pic_inst|wr_addr [12] & (!\tft_pic_inst|Add0~23  & VCC))
// \tft_pic_inst|Add0~25  = CARRY((\tft_pic_inst|wr_addr [12] & !\tft_pic_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|wr_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add0~23 ),
	.combout(\tft_pic_inst|Add0~24_combout ),
	.cout(\tft_pic_inst|Add0~25 ));
// synopsys translate_off
defparam \tft_pic_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \tft_pic_inst|wr_addr[12] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[12] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \tft_pic_inst|always0~2 (
// Equation(s):
// \tft_pic_inst|always0~2_combout  = (\tft_pic_inst|always0~1_combout  & (!\tft_pic_inst|wr_addr [11] & (\tft_pic_inst|always0~0_combout  & !\tft_pic_inst|wr_addr [12])))

	.dataa(\tft_pic_inst|always0~1_combout ),
	.datab(\tft_pic_inst|wr_addr [11]),
	.datac(\tft_pic_inst|always0~0_combout ),
	.datad(\tft_pic_inst|wr_addr [12]),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~2 .lut_mask = 16'h0020;
defparam \tft_pic_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \tft_pic_inst|wr_addr~1 (
// Equation(s):
// \tft_pic_inst|wr_addr~1_combout  = (\tft_pic_inst|Add0~8_combout  & ((!\tft_pic_inst|always0~2_combout ) # (!\tft_pic_inst|always0~4_combout )))

	.dataa(gnd),
	.datab(\tft_pic_inst|always0~4_combout ),
	.datac(\tft_pic_inst|Add0~8_combout ),
	.datad(\tft_pic_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~1 .lut_mask = 16'h30F0;
defparam \tft_pic_inst|wr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \tft_pic_inst|wr_addr[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \tft_pic_inst|wr_addr[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[5] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \tft_pic_inst|always0~3 (
// Equation(s):
// \tft_pic_inst|always0~3_combout  = (!\tft_pic_inst|wr_addr [5] & (!\tft_pic_inst|wr_addr [4] & (\tft_pic_inst|wr_addr [3] & !\tft_pic_inst|wr_addr [6])))

	.dataa(\tft_pic_inst|wr_addr [5]),
	.datab(\tft_pic_inst|wr_addr [4]),
	.datac(\tft_pic_inst|wr_addr [3]),
	.datad(\tft_pic_inst|wr_addr [6]),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~3 .lut_mask = 16'h0010;
defparam \tft_pic_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \tft_pic_inst|always0~4 (
// Equation(s):
// \tft_pic_inst|always0~4_combout  = (\tft_pic_inst|always0~3_combout  & (\tft_pic_inst|wr_addr [0] & (\tft_pic_inst|wr_addr [2] & \tft_pic_inst|wr_addr [1])))

	.dataa(\tft_pic_inst|always0~3_combout ),
	.datab(\tft_pic_inst|wr_addr [0]),
	.datac(\tft_pic_inst|wr_addr [2]),
	.datad(\tft_pic_inst|wr_addr [1]),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~4 .lut_mask = 16'h8000;
defparam \tft_pic_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \tft_pic_inst|Add0~26 (
// Equation(s):
// \tft_pic_inst|Add0~26_combout  = \tft_pic_inst|wr_addr [13] $ (\tft_pic_inst|Add0~25 )

	.dataa(\tft_pic_inst|wr_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_pic_inst|Add0~25 ),
	.combout(\tft_pic_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Add0~26 .lut_mask = 16'h5A5A;
defparam \tft_pic_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \tft_pic_inst|wr_addr~0 (
// Equation(s):
// \tft_pic_inst|wr_addr~0_combout  = (\tft_pic_inst|Add0~26_combout  & ((!\tft_pic_inst|always0~2_combout ) # (!\tft_pic_inst|always0~4_combout )))

	.dataa(gnd),
	.datab(\tft_pic_inst|always0~4_combout ),
	.datac(\tft_pic_inst|Add0~26_combout ),
	.datad(\tft_pic_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|wr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|wr_addr~0 .lut_mask = 16'h30F0;
defparam \tft_pic_inst|wr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \tft_pic_inst|wr_addr[13] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tft_pic_inst|wr_addr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|wr_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|wr_addr[13] .is_wysiwyg = "true";
defparam \tft_pic_inst|wr_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \tft_pic_inst|always0~0 (
// Equation(s):
// \tft_pic_inst|always0~0_combout  = (\tft_pic_inst|wr_addr [13] & \uart_rx_inst|po_flag~q )

	.dataa(\tft_pic_inst|wr_addr [13]),
	.datab(gnd),
	.datac(\uart_rx_inst|po_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|always0~0 .lut_mask = 16'hA0A0;
defparam \tft_pic_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~0 (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~0_combout  = !\tft_pic_inst|rd_en~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|rd_en~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~0 .lut_mask = 16'h0F0F;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneive_lcell_comb \tft_pic_inst|Add1~0 (
// Equation(s):
// \tft_pic_inst|Add1~0_combout  = \tft_pic_inst|rd_addr [0] $ (VCC)
// \tft_pic_inst|Add1~1  = CARRY(\tft_pic_inst|rd_addr [0])

	.dataa(\tft_pic_inst|rd_addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tft_pic_inst|Add1~0_combout ),
	.cout(\tft_pic_inst|Add1~1 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \tft_pic_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneive_lcell_comb \tft_pic_inst|rd_addr[0]~1 (
// Equation(s):
// \tft_pic_inst|rd_addr[0]~1_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [0]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~0_combout ))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Add1~0_combout ),
	.datac(\tft_pic_inst|rd_addr [0]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[0]~1 .lut_mask = 16'h00E4;
defparam \tft_pic_inst|rd_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \tft_pic_inst|rd_addr[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneive_lcell_comb \tft_pic_inst|Add1~2 (
// Equation(s):
// \tft_pic_inst|Add1~2_combout  = (\tft_pic_inst|rd_addr [1] & (!\tft_pic_inst|Add1~1 )) # (!\tft_pic_inst|rd_addr [1] & ((\tft_pic_inst|Add1~1 ) # (GND)))
// \tft_pic_inst|Add1~3  = CARRY((!\tft_pic_inst|Add1~1 ) # (!\tft_pic_inst|rd_addr [1]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~1 ),
	.combout(\tft_pic_inst|Add1~2_combout ),
	.cout(\tft_pic_inst|Add1~3 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \tft_pic_inst|rd_addr[1]~2 (
// Equation(s):
// \tft_pic_inst|rd_addr[1]~2_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [1]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~2_combout ))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Add1~2_combout ),
	.datac(\tft_pic_inst|rd_addr [1]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[1]~2 .lut_mask = 16'h00E4;
defparam \tft_pic_inst|rd_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \tft_pic_inst|rd_addr[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneive_lcell_comb \tft_pic_inst|Add1~4 (
// Equation(s):
// \tft_pic_inst|Add1~4_combout  = (\tft_pic_inst|rd_addr [2] & (\tft_pic_inst|Add1~3  $ (GND))) # (!\tft_pic_inst|rd_addr [2] & (!\tft_pic_inst|Add1~3  & VCC))
// \tft_pic_inst|Add1~5  = CARRY((\tft_pic_inst|rd_addr [2] & !\tft_pic_inst|Add1~3 ))

	.dataa(\tft_pic_inst|rd_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~3 ),
	.combout(\tft_pic_inst|Add1~4_combout ),
	.cout(\tft_pic_inst|Add1~5 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \tft_pic_inst|rd_addr[2]~3 (
// Equation(s):
// \tft_pic_inst|rd_addr[2]~3_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [2]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~4_combout ))))

	.dataa(\tft_pic_inst|Add1~4_combout ),
	.datab(\tft_pic_inst|rd_en~12_combout ),
	.datac(\tft_pic_inst|rd_addr [2]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[2]~3 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \tft_pic_inst|rd_addr[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[2] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneive_lcell_comb \tft_pic_inst|Add1~6 (
// Equation(s):
// \tft_pic_inst|Add1~6_combout  = (\tft_pic_inst|rd_addr [3] & (!\tft_pic_inst|Add1~5 )) # (!\tft_pic_inst|rd_addr [3] & ((\tft_pic_inst|Add1~5 ) # (GND)))
// \tft_pic_inst|Add1~7  = CARRY((!\tft_pic_inst|Add1~5 ) # (!\tft_pic_inst|rd_addr [3]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~5 ),
	.combout(\tft_pic_inst|Add1~6_combout ),
	.cout(\tft_pic_inst|Add1~7 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \tft_pic_inst|rd_addr[3]~4 (
// Equation(s):
// \tft_pic_inst|rd_addr[3]~4_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [3]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~6_combout ))))

	.dataa(\tft_pic_inst|Add1~6_combout ),
	.datab(\tft_pic_inst|rd_en~12_combout ),
	.datac(\tft_pic_inst|rd_addr [3]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[3]~4 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \tft_pic_inst|rd_addr[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[3] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneive_lcell_comb \tft_pic_inst|Add1~8 (
// Equation(s):
// \tft_pic_inst|Add1~8_combout  = (\tft_pic_inst|rd_addr [4] & (\tft_pic_inst|Add1~7  $ (GND))) # (!\tft_pic_inst|rd_addr [4] & (!\tft_pic_inst|Add1~7  & VCC))
// \tft_pic_inst|Add1~9  = CARRY((\tft_pic_inst|rd_addr [4] & !\tft_pic_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~7 ),
	.combout(\tft_pic_inst|Add1~8_combout ),
	.cout(\tft_pic_inst|Add1~9 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \tft_pic_inst|rd_addr[4]~5 (
// Equation(s):
// \tft_pic_inst|rd_addr[4]~5_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [4]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~8_combout ))))

	.dataa(\tft_pic_inst|Add1~8_combout ),
	.datab(\tft_pic_inst|rd_en~12_combout ),
	.datac(\tft_pic_inst|rd_addr [4]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[4]~5 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \tft_pic_inst|rd_addr[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneive_lcell_comb \tft_pic_inst|Add1~10 (
// Equation(s):
// \tft_pic_inst|Add1~10_combout  = (\tft_pic_inst|rd_addr [5] & (!\tft_pic_inst|Add1~9 )) # (!\tft_pic_inst|rd_addr [5] & ((\tft_pic_inst|Add1~9 ) # (GND)))
// \tft_pic_inst|Add1~11  = CARRY((!\tft_pic_inst|Add1~9 ) # (!\tft_pic_inst|rd_addr [5]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~9 ),
	.combout(\tft_pic_inst|Add1~10_combout ),
	.cout(\tft_pic_inst|Add1~11 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneive_lcell_comb \tft_pic_inst|rd_addr[5]~6 (
// Equation(s):
// \tft_pic_inst|rd_addr[5]~6_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [5]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~10_combout ))))

	.dataa(\tft_pic_inst|Add1~10_combout ),
	.datab(\tft_pic_inst|rd_en~12_combout ),
	.datac(\tft_pic_inst|rd_addr [5]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[5]~6 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \tft_pic_inst|rd_addr[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[5] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \tft_pic_inst|Equal1~2 (
// Equation(s):
// \tft_pic_inst|Equal1~2_combout  = (\tft_pic_inst|rd_addr [3] & (!\tft_pic_inst|rd_addr [5] & (\tft_pic_inst|rd_addr [2] & !\tft_pic_inst|rd_addr [4])))

	.dataa(\tft_pic_inst|rd_addr [3]),
	.datab(\tft_pic_inst|rd_addr [5]),
	.datac(\tft_pic_inst|rd_addr [2]),
	.datad(\tft_pic_inst|rd_addr [4]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~2 .lut_mask = 16'h0020;
defparam \tft_pic_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneive_lcell_comb \tft_pic_inst|Add1~12 (
// Equation(s):
// \tft_pic_inst|Add1~12_combout  = (\tft_pic_inst|rd_addr [6] & (\tft_pic_inst|Add1~11  $ (GND))) # (!\tft_pic_inst|rd_addr [6] & (!\tft_pic_inst|Add1~11  & VCC))
// \tft_pic_inst|Add1~13  = CARRY((\tft_pic_inst|rd_addr [6] & !\tft_pic_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~11 ),
	.combout(\tft_pic_inst|Add1~12_combout ),
	.cout(\tft_pic_inst|Add1~13 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneive_lcell_comb \tft_pic_inst|rd_addr[6]~7 (
// Equation(s):
// \tft_pic_inst|rd_addr[6]~7_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [6]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~12_combout ))))

	.dataa(\tft_pic_inst|Add1~12_combout ),
	.datab(\tft_pic_inst|rd_en~12_combout ),
	.datac(\tft_pic_inst|rd_addr [6]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[6]~7 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \tft_pic_inst|rd_addr[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[6]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[6] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneive_lcell_comb \tft_pic_inst|Add1~14 (
// Equation(s):
// \tft_pic_inst|Add1~14_combout  = (\tft_pic_inst|rd_addr [7] & (!\tft_pic_inst|Add1~13 )) # (!\tft_pic_inst|rd_addr [7] & ((\tft_pic_inst|Add1~13 ) # (GND)))
// \tft_pic_inst|Add1~15  = CARRY((!\tft_pic_inst|Add1~13 ) # (!\tft_pic_inst|rd_addr [7]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~13 ),
	.combout(\tft_pic_inst|Add1~14_combout ),
	.cout(\tft_pic_inst|Add1~15 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneive_lcell_comb \tft_pic_inst|rd_addr[7]~8 (
// Equation(s):
// \tft_pic_inst|rd_addr[7]~8_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|rd_addr [7])) # (!\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|Add1~14_combout )))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Equal1~4_combout ),
	.datac(\tft_pic_inst|rd_addr [7]),
	.datad(\tft_pic_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[7]~8 .lut_mask = 16'h3120;
defparam \tft_pic_inst|rd_addr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \tft_pic_inst|rd_addr[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneive_lcell_comb \tft_pic_inst|Add1~16 (
// Equation(s):
// \tft_pic_inst|Add1~16_combout  = (\tft_pic_inst|rd_addr [8] & (\tft_pic_inst|Add1~15  $ (GND))) # (!\tft_pic_inst|rd_addr [8] & (!\tft_pic_inst|Add1~15  & VCC))
// \tft_pic_inst|Add1~17  = CARRY((\tft_pic_inst|rd_addr [8] & !\tft_pic_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~15 ),
	.combout(\tft_pic_inst|Add1~16_combout ),
	.cout(\tft_pic_inst|Add1~17 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \tft_pic_inst|rd_addr[8]~9 (
// Equation(s):
// \tft_pic_inst|rd_addr[8]~9_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [8]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~16_combout ))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Add1~16_combout ),
	.datac(\tft_pic_inst|rd_addr [8]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[8]~9 .lut_mask = 16'h00E4;
defparam \tft_pic_inst|rd_addr[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \tft_pic_inst|rd_addr[8] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[8] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneive_lcell_comb \tft_pic_inst|Add1~18 (
// Equation(s):
// \tft_pic_inst|Add1~18_combout  = (\tft_pic_inst|rd_addr [9] & (!\tft_pic_inst|Add1~17 )) # (!\tft_pic_inst|rd_addr [9] & ((\tft_pic_inst|Add1~17 ) # (GND)))
// \tft_pic_inst|Add1~19  = CARRY((!\tft_pic_inst|Add1~17 ) # (!\tft_pic_inst|rd_addr [9]))

	.dataa(\tft_pic_inst|rd_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~17 ),
	.combout(\tft_pic_inst|Add1~18_combout ),
	.cout(\tft_pic_inst|Add1~19 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~18 .lut_mask = 16'h5A5F;
defparam \tft_pic_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \tft_pic_inst|rd_addr[9]~10 (
// Equation(s):
// \tft_pic_inst|rd_addr[9]~10_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [9]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~18_combout ))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Add1~18_combout ),
	.datac(\tft_pic_inst|rd_addr [9]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[9]~10 .lut_mask = 16'h00E4;
defparam \tft_pic_inst|rd_addr[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \tft_pic_inst|rd_addr[9] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[9]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[9] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneive_lcell_comb \tft_pic_inst|Add1~20 (
// Equation(s):
// \tft_pic_inst|Add1~20_combout  = (\tft_pic_inst|rd_addr [10] & (\tft_pic_inst|Add1~19  $ (GND))) # (!\tft_pic_inst|rd_addr [10] & (!\tft_pic_inst|Add1~19  & VCC))
// \tft_pic_inst|Add1~21  = CARRY((\tft_pic_inst|rd_addr [10] & !\tft_pic_inst|Add1~19 ))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~19 ),
	.combout(\tft_pic_inst|Add1~20_combout ),
	.cout(\tft_pic_inst|Add1~21 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~20 .lut_mask = 16'hC30C;
defparam \tft_pic_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \tft_pic_inst|rd_addr[10]~11 (
// Equation(s):
// \tft_pic_inst|rd_addr[10]~11_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [10]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~20_combout ))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Add1~20_combout ),
	.datac(\tft_pic_inst|rd_addr [10]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[10]~11 .lut_mask = 16'h00E4;
defparam \tft_pic_inst|rd_addr[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \tft_pic_inst|rd_addr[10] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[10]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[10] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \tft_pic_inst|Equal1~0 (
// Equation(s):
// \tft_pic_inst|Equal1~0_combout  = (\tft_pic_inst|rd_addr [13] & (!\tft_pic_inst|rd_addr [12] & (!\tft_pic_inst|rd_addr [11] & \tft_pic_inst|rd_addr [10])))

	.dataa(\tft_pic_inst|rd_addr [13]),
	.datab(\tft_pic_inst|rd_addr [12]),
	.datac(\tft_pic_inst|rd_addr [11]),
	.datad(\tft_pic_inst|rd_addr [10]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \tft_pic_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \tft_pic_inst|Equal1~3 (
// Equation(s):
// \tft_pic_inst|Equal1~3_combout  = (\tft_pic_inst|rd_addr [0] & \tft_pic_inst|rd_addr [1])

	.dataa(\tft_pic_inst|rd_addr [0]),
	.datab(gnd),
	.datac(\tft_pic_inst|rd_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~3 .lut_mask = 16'hA0A0;
defparam \tft_pic_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \tft_pic_inst|Equal1~1 (
// Equation(s):
// \tft_pic_inst|Equal1~1_combout  = (!\tft_pic_inst|rd_addr [7] & (\tft_pic_inst|rd_addr [9] & (\tft_pic_inst|rd_addr [8] & !\tft_pic_inst|rd_addr [6])))

	.dataa(\tft_pic_inst|rd_addr [7]),
	.datab(\tft_pic_inst|rd_addr [9]),
	.datac(\tft_pic_inst|rd_addr [8]),
	.datad(\tft_pic_inst|rd_addr [6]),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~1 .lut_mask = 16'h0040;
defparam \tft_pic_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \tft_pic_inst|Equal1~4 (
// Equation(s):
// \tft_pic_inst|Equal1~4_combout  = (\tft_pic_inst|Equal1~2_combout  & (\tft_pic_inst|Equal1~0_combout  & (\tft_pic_inst|Equal1~3_combout  & \tft_pic_inst|Equal1~1_combout )))

	.dataa(\tft_pic_inst|Equal1~2_combout ),
	.datab(\tft_pic_inst|Equal1~0_combout ),
	.datac(\tft_pic_inst|Equal1~3_combout ),
	.datad(\tft_pic_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \tft_pic_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneive_lcell_comb \tft_pic_inst|Add1~22 (
// Equation(s):
// \tft_pic_inst|Add1~22_combout  = (\tft_pic_inst|rd_addr [11] & (!\tft_pic_inst|Add1~21 )) # (!\tft_pic_inst|rd_addr [11] & ((\tft_pic_inst|Add1~21 ) # (GND)))
// \tft_pic_inst|Add1~23  = CARRY((!\tft_pic_inst|Add1~21 ) # (!\tft_pic_inst|rd_addr [11]))

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~21 ),
	.combout(\tft_pic_inst|Add1~22_combout ),
	.cout(\tft_pic_inst|Add1~23 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~22 .lut_mask = 16'h3C3F;
defparam \tft_pic_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneive_lcell_comb \tft_pic_inst|rd_addr[11]~12 (
// Equation(s):
// \tft_pic_inst|rd_addr[11]~12_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|rd_addr [11])) # (!\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|Add1~22_combout )))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Equal1~4_combout ),
	.datac(\tft_pic_inst|rd_addr [11]),
	.datad(\tft_pic_inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[11]~12 .lut_mask = 16'h3120;
defparam \tft_pic_inst|rd_addr[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N3
dffeas \tft_pic_inst|rd_addr[11] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[11]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[11] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneive_lcell_comb \tft_pic_inst|Add1~24 (
// Equation(s):
// \tft_pic_inst|Add1~24_combout  = (\tft_pic_inst|rd_addr [12] & (\tft_pic_inst|Add1~23  $ (GND))) # (!\tft_pic_inst|rd_addr [12] & (!\tft_pic_inst|Add1~23  & VCC))
// \tft_pic_inst|Add1~25  = CARRY((\tft_pic_inst|rd_addr [12] & !\tft_pic_inst|Add1~23 ))

	.dataa(\tft_pic_inst|rd_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tft_pic_inst|Add1~23 ),
	.combout(\tft_pic_inst|Add1~24_combout ),
	.cout(\tft_pic_inst|Add1~25 ));
// synopsys translate_off
defparam \tft_pic_inst|Add1~24 .lut_mask = 16'hA50A;
defparam \tft_pic_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \tft_pic_inst|rd_addr[12]~13 (
// Equation(s):
// \tft_pic_inst|rd_addr[12]~13_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [12]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~24_combout ))))

	.dataa(\tft_pic_inst|rd_en~12_combout ),
	.datab(\tft_pic_inst|Add1~24_combout ),
	.datac(\tft_pic_inst|rd_addr [12]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[12]~13 .lut_mask = 16'h00E4;
defparam \tft_pic_inst|rd_addr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \tft_pic_inst|rd_addr[12] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[12]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[12] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneive_lcell_comb \tft_pic_inst|Add1~26 (
// Equation(s):
// \tft_pic_inst|Add1~26_combout  = \tft_pic_inst|rd_addr [13] $ (\tft_pic_inst|Add1~25 )

	.dataa(gnd),
	.datab(\tft_pic_inst|rd_addr [13]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tft_pic_inst|Add1~25 ),
	.combout(\tft_pic_inst|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|Add1~26 .lut_mask = 16'h3C3C;
defparam \tft_pic_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \tft_pic_inst|rd_addr[13]~0 (
// Equation(s):
// \tft_pic_inst|rd_addr[13]~0_combout  = (!\tft_pic_inst|Equal1~4_combout  & ((\tft_pic_inst|rd_en~12_combout  & ((\tft_pic_inst|rd_addr [13]))) # (!\tft_pic_inst|rd_en~12_combout  & (\tft_pic_inst|Add1~26_combout ))))

	.dataa(\tft_pic_inst|Add1~26_combout ),
	.datab(\tft_pic_inst|rd_en~12_combout ),
	.datac(\tft_pic_inst|rd_addr [13]),
	.datad(\tft_pic_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|rd_addr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[13]~0 .lut_mask = 16'h00E2;
defparam \tft_pic_inst|rd_addr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \tft_pic_inst|rd_addr[13] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|rd_addr[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|rd_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|rd_addr[13] .is_wysiwyg = "true";
defparam \tft_pic_inst|rd_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0 (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout  = (\tft_pic_inst|rd_addr [13] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~q ) # (!\tft_pic_inst|rd_en~12_combout )))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~q ),
	.datab(gnd),
	.datac(\tft_pic_inst|rd_en~12_combout ),
	.datad(\tft_pic_inst|rd_addr [13]),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0 .lut_mask = 16'hAF00;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \uart_rx_inst|Decoder0~0 (
// Equation(s):
// \uart_rx_inst|Decoder0~0_combout  = (!\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~0 .lut_mask = 16'h000F;
defparam \uart_rx_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \uart_rx_inst|Decoder0~1 (
// Equation(s):
// \uart_rx_inst|Decoder0~1_combout  = (!\uart_rx_inst|always4~0_combout  & (\uart_rx_inst|bit_flag~q  & (!\uart_rx_inst|bit_cnt [3] & \uart_rx_inst|bit_cnt [0])))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(\uart_rx_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~1 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \uart_rx_inst|rx_data[0]~0 (
// Equation(s):
// \uart_rx_inst|rx_data[0]~0_combout  = (\uart_rx_inst|Decoder0~0_combout  & ((\uart_rx_inst|Decoder0~1_combout  & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|Decoder0~1_combout  & ((\uart_rx_inst|rx_data [0]))))) # (!\uart_rx_inst|Decoder0~0_combout  & 
// (((\uart_rx_inst|rx_data [0]))))

	.dataa(\uart_rx_inst|rx_reg3~q ),
	.datab(\uart_rx_inst|Decoder0~0_combout ),
	.datac(\uart_rx_inst|rx_data [0]),
	.datad(\uart_rx_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0]~0 .lut_mask = 16'h74F0;
defparam \uart_rx_inst|rx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \uart_rx_inst|rx_data[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \uart_rx_inst|po_data[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [0]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [0]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \tft_pic_inst|rd_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tft_pic_inst|rd_addr [13]),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N15
dffeas \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tft_pic_inst|rd_en~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0] = (!\tft_pic_inst|wr_addr [13] & \uart_rx_inst|po_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tft_pic_inst|wr_addr [13]),
	.datad(\uart_rx_inst|po_flag~q ),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] .lut_mask = 16'h0F00;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1 (
// Equation(s):
// \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout  = (!\tft_pic_inst|rd_addr [13] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~q ) # (!\tft_pic_inst|rd_en~12_combout )))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_b_store~q ),
	.datab(gnd),
	.datac(\tft_pic_inst|rd_en~12_combout ),
	.datad(\tft_pic_inst|rd_addr [13]),
	.cin(gnd),
	.combout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1 .lut_mask = 16'h00AF;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [0]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \tft_ctrl_inst|rgb[0]~0 (
// Equation(s):
// \tft_ctrl_inst|rgb[0]~0_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[0]~0 .lut_mask = 16'hB080;
defparam \tft_ctrl_inst|rgb[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~9 (
// Equation(s):
// \tft_pic_inst|pix_back_data~9_combout  = (\tft_ctrl_inst|Add2~14_combout  & (\tft_ctrl_inst|Add2~12_combout  & ((!\tft_ctrl_inst|Add2~16_combout )))) # (!\tft_ctrl_inst|Add2~14_combout  & (!\tft_ctrl_inst|Add2~12_combout  & 
// (!\tft_ctrl_inst|Add2~10_combout  & \tft_ctrl_inst|Add2~16_combout )))

	.dataa(\tft_ctrl_inst|Add2~14_combout ),
	.datab(\tft_ctrl_inst|Add2~12_combout ),
	.datac(\tft_ctrl_inst|Add2~10_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~9 .lut_mask = 16'h0188;
defparam \tft_pic_inst|pix_back_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \tft_pic_inst|LessThan0~0 (
// Equation(s):
// \tft_pic_inst|LessThan0~0_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((!\tft_ctrl_inst|Add2~12_combout ) # (!\tft_ctrl_inst|Add2~10_combout )))

	.dataa(\tft_ctrl_inst|tft_de~7_combout ),
	.datab(gnd),
	.datac(\tft_ctrl_inst|Add2~10_combout ),
	.datad(\tft_ctrl_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan0~0 .lut_mask = 16'h0AAA;
defparam \tft_pic_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~10 (
// Equation(s):
// \tft_pic_inst|pix_back_data~10_combout  = (\tft_pic_inst|pix_back_data~9_combout ) # ((\tft_ctrl_inst|Add2~16_combout  & (\tft_pic_inst|LessThan0~0_combout  & \tft_ctrl_inst|Add2~14_combout )))

	.dataa(\tft_pic_inst|pix_back_data~9_combout ),
	.datab(\tft_ctrl_inst|Add2~16_combout ),
	.datac(\tft_pic_inst|LessThan0~0_combout ),
	.datad(\tft_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~10 .lut_mask = 16'hEAAA;
defparam \tft_pic_inst|pix_back_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \tft_pic_inst|LessThan0~1 (
// Equation(s):
// \tft_pic_inst|LessThan0~1_combout  = ((\tft_ctrl_inst|Add2~16_combout ) # ((\tft_ctrl_inst|Add2~14_combout ) # (!\tft_pic_inst|LessThan0~0_combout ))) # (!\tft_pic_inst|pix_back_data[4]~8_combout )

	.dataa(\tft_pic_inst|pix_back_data[4]~8_combout ),
	.datab(\tft_ctrl_inst|Add2~16_combout ),
	.datac(\tft_pic_inst|LessThan0~0_combout ),
	.datad(\tft_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|LessThan0~1 .lut_mask = 16'hFFDF;
defparam \tft_pic_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~14 (
// Equation(s):
// \tft_pic_inst|pix_back_data~14_combout  = (\tft_pic_inst|pix_back_data~10_combout  & (!\tft_ctrl_inst|Add2~18_combout  & (\tft_ctrl_inst|tft_de~7_combout  & \tft_pic_inst|LessThan0~1_combout )))

	.dataa(\tft_pic_inst|pix_back_data~10_combout ),
	.datab(\tft_ctrl_inst|Add2~18_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(\tft_pic_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~14 .lut_mask = 16'h2000;
defparam \tft_pic_inst|pix_back_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \tft_pic_inst|pix_back_data[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[1] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \tft_ctrl_inst|rgb[0]~1 (
// Equation(s):
// \tft_ctrl_inst|rgb[0]~1_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[0]~0_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [1]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|tft_de~7_combout ),
	.datac(\tft_ctrl_inst|rgb[0]~0_combout ),
	.datad(\tft_pic_inst|pix_back_data [1]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[0]~1 .lut_mask = 16'hC4C0;
defparam \tft_ctrl_inst|rgb[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \uart_rx_inst|Decoder0~2 (
// Equation(s):
// \uart_rx_inst|Decoder0~2_combout  = (!\uart_rx_inst|always4~0_combout  & (\uart_rx_inst|bit_flag~q  & (!\uart_rx_inst|bit_cnt [3] & !\uart_rx_inst|bit_cnt [0])))

	.dataa(\uart_rx_inst|always4~0_combout ),
	.datab(\uart_rx_inst|bit_flag~q ),
	.datac(\uart_rx_inst|bit_cnt [3]),
	.datad(\uart_rx_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~2 .lut_mask = 16'h0004;
defparam \uart_rx_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \uart_rx_inst|Decoder0~3 (
// Equation(s):
// \uart_rx_inst|Decoder0~3_combout  = (\uart_rx_inst|Decoder0~2_combout  & \uart_rx_inst|bit_cnt [1])

	.dataa(gnd),
	.datab(\uart_rx_inst|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~3 .lut_mask = 16'hCC00;
defparam \uart_rx_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \uart_rx_inst|rx_data[1]~1 (
// Equation(s):
// \uart_rx_inst|rx_data[1]~1_combout  = (\uart_rx_inst|Decoder0~3_combout  & ((\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|rx_data [1])) # (!\uart_rx_inst|bit_cnt [2] & ((!\uart_rx_inst|rx_reg3~q ))))) # (!\uart_rx_inst|Decoder0~3_combout  & 
// (((\uart_rx_inst|rx_data [1]))))

	.dataa(\uart_rx_inst|Decoder0~3_combout ),
	.datab(\uart_rx_inst|bit_cnt [2]),
	.datac(\uart_rx_inst|rx_data [1]),
	.datad(\uart_rx_inst|rx_reg3~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1]~1 .lut_mask = 16'hD0F2;
defparam \uart_rx_inst|rx_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \uart_rx_inst|rx_data[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \uart_rx_inst|po_data[1] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [1]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [1]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [1]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \tft_ctrl_inst|rgb[1]~2 (
// Equation(s):
// \tft_ctrl_inst|rgb[1]~2_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[1]~2 .lut_mask = 16'hB080;
defparam \tft_ctrl_inst|rgb[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \tft_ctrl_inst|rgb[1]~3 (
// Equation(s):
// \tft_ctrl_inst|rgb[1]~3_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[1]~2_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [1]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|pix_back_data [1]),
	.datac(\tft_ctrl_inst|rgb[1]~2_combout ),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[1]~3 .lut_mask = 16'hF400;
defparam \tft_ctrl_inst|rgb[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \uart_rx_inst|Decoder0~4 (
// Equation(s):
// \uart_rx_inst|Decoder0~4_combout  = (\uart_rx_inst|Decoder0~1_combout  & \uart_rx_inst|bit_cnt [1])

	.dataa(\uart_rx_inst|Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~4 .lut_mask = 16'hAA00;
defparam \uart_rx_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \uart_rx_inst|rx_data[2]~2 (
// Equation(s):
// \uart_rx_inst|rx_data[2]~2_combout  = (\uart_rx_inst|Decoder0~4_combout  & ((\uart_rx_inst|bit_cnt [2] & ((\uart_rx_inst|rx_data [2]))) # (!\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|rx_reg3~q )))) # (!\uart_rx_inst|Decoder0~4_combout  & 
// (((\uart_rx_inst|rx_data [2]))))

	.dataa(\uart_rx_inst|Decoder0~4_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [2]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2]~2 .lut_mask = 16'hF072;
defparam \uart_rx_inst|rx_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \uart_rx_inst|rx_data[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \uart_rx_inst|po_data[2]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[2]~feeder_combout  = \uart_rx_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \uart_rx_inst|po_data[2] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [2]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [2]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \tft_ctrl_inst|rgb[2]~4 (
// Equation(s):
// \tft_ctrl_inst|rgb[2]~4_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[2]~4 .lut_mask = 16'hB080;
defparam \tft_ctrl_inst|rgb[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~16 (
// Equation(s):
// \tft_pic_inst|pix_back_data~16_combout  = (((!\tft_ctrl_inst|Add2~14_combout ) # (!\tft_pic_inst|LessThan0~0_combout )) # (!\tft_ctrl_inst|Add2~16_combout )) # (!\tft_pic_inst|pix_back_data[4]~8_combout )

	.dataa(\tft_pic_inst|pix_back_data[4]~8_combout ),
	.datab(\tft_ctrl_inst|Add2~16_combout ),
	.datac(\tft_pic_inst|LessThan0~0_combout ),
	.datad(\tft_ctrl_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~16 .lut_mask = 16'h7FFF;
defparam \tft_pic_inst|pix_back_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[4]~11 (
// Equation(s):
// \tft_pic_inst|pix_back_data[4]~11_combout  = (!\tft_ctrl_inst|Add2~16_combout  & ((!\tft_ctrl_inst|Add2~12_combout ) # (!\tft_ctrl_inst|Add2~14_combout )))

	.dataa(gnd),
	.datab(\tft_ctrl_inst|Add2~14_combout ),
	.datac(\tft_ctrl_inst|Add2~12_combout ),
	.datad(\tft_ctrl_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[4]~11 .lut_mask = 16'h003F;
defparam \tft_pic_inst|pix_back_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \tft_pic_inst|pix_back_data[4]~15 (
// Equation(s):
// \tft_pic_inst|pix_back_data[4]~15_combout  = (\tft_pic_inst|pix_back_data[4]~11_combout  & (!\tft_ctrl_inst|Add2~18_combout  & \tft_ctrl_inst|tft_de~7_combout ))

	.dataa(\tft_pic_inst|pix_back_data[4]~11_combout ),
	.datab(\tft_ctrl_inst|Add2~18_combout ),
	.datac(\tft_ctrl_inst|tft_de~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[4]~15 .lut_mask = 16'h2020;
defparam \tft_pic_inst|pix_back_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~12 (
// Equation(s):
// \tft_pic_inst|pix_back_data~12_combout  = (\tft_pic_inst|pix_back_data[4]~15_combout  & ((\tft_pic_inst|LessThan0~1_combout ))) # (!\tft_pic_inst|pix_back_data[4]~15_combout  & (!\tft_pic_inst|pix_back_data~16_combout ))

	.dataa(gnd),
	.datab(\tft_pic_inst|pix_back_data~16_combout ),
	.datac(\tft_pic_inst|pix_back_data[4]~15_combout ),
	.datad(\tft_pic_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~12 .lut_mask = 16'hF303;
defparam \tft_pic_inst|pix_back_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \tft_pic_inst|pix_back_data[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[4] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \tft_ctrl_inst|rgb[2]~5 (
// Equation(s):
// \tft_ctrl_inst|rgb[2]~5_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[2]~4_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [4]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_ctrl_inst|rgb[2]~4_combout ),
	.datac(\tft_pic_inst|pix_back_data [4]),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[2]~5 .lut_mask = 16'hDC00;
defparam \tft_ctrl_inst|rgb[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \uart_rx_inst|Decoder0~5 (
// Equation(s):
// \uart_rx_inst|Decoder0~5_combout  = (\uart_rx_inst|bit_cnt [2] & !\uart_rx_inst|bit_cnt [1])

	.dataa(gnd),
	.datab(\uart_rx_inst|bit_cnt [2]),
	.datac(gnd),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~5 .lut_mask = 16'h00CC;
defparam \uart_rx_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \uart_rx_inst|rx_data[3]~3 (
// Equation(s):
// \uart_rx_inst|rx_data[3]~3_combout  = (\uart_rx_inst|Decoder0~5_combout  & ((\uart_rx_inst|Decoder0~2_combout  & ((!\uart_rx_inst|rx_reg3~q ))) # (!\uart_rx_inst|Decoder0~2_combout  & (\uart_rx_inst|rx_data [3])))) # (!\uart_rx_inst|Decoder0~5_combout  & 
// (((\uart_rx_inst|rx_data [3]))))

	.dataa(\uart_rx_inst|Decoder0~5_combout ),
	.datab(\uart_rx_inst|Decoder0~2_combout ),
	.datac(\uart_rx_inst|rx_data [3]),
	.datad(\uart_rx_inst|rx_reg3~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3]~3 .lut_mask = 16'h70F8;
defparam \uart_rx_inst|rx_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \uart_rx_inst|rx_data[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \uart_rx_inst|po_data[3] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [3]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [3]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [3]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \tft_ctrl_inst|rgb[3]~6 (
// Equation(s):
// \tft_ctrl_inst|rgb[3]~6_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[3]~6 .lut_mask = 16'hE020;
defparam \tft_ctrl_inst|rgb[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \tft_ctrl_inst|rgb[3]~7 (
// Equation(s):
// \tft_ctrl_inst|rgb[3]~7_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[3]~6_combout ) # ((\tft_pic_inst|pix_back_data [4] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_pic_inst|pix_back_data [4]),
	.datab(\tft_ctrl_inst|rgb[3]~6_combout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[3]~7 .lut_mask = 16'hCE00;
defparam \tft_ctrl_inst|rgb[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \uart_rx_inst|rx_data[4]~4 (
// Equation(s):
// \uart_rx_inst|rx_data[4]~4_combout  = (\uart_rx_inst|Decoder0~1_combout  & ((\uart_rx_inst|Decoder0~5_combout  & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|Decoder0~5_combout  & ((\uart_rx_inst|rx_data [4]))))) # (!\uart_rx_inst|Decoder0~1_combout  & 
// (((\uart_rx_inst|rx_data [4]))))

	.dataa(\uart_rx_inst|Decoder0~1_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [4]),
	.datad(\uart_rx_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4]~4 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \uart_rx_inst|rx_data[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \uart_rx_inst|po_data[4]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[4]~feeder_combout  = \uart_rx_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [4]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \uart_rx_inst|po_data[4] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [4]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [4]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \tft_ctrl_inst|rgb[4]~8 (
// Equation(s):
// \tft_ctrl_inst|rgb[4]~8_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[4]~8 .lut_mask = 16'hB080;
defparam \tft_ctrl_inst|rgb[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \tft_ctrl_inst|rgb[4]~9 (
// Equation(s):
// \tft_ctrl_inst|rgb[4]~9_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[4]~8_combout ) # ((\tft_pic_inst|pix_back_data [4] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_pic_inst|pix_back_data [4]),
	.datab(\tft_ctrl_inst|rgb[4]~8_combout ),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[4]~9 .lut_mask = 16'hCE00;
defparam \tft_ctrl_inst|rgb[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \uart_rx_inst|rx_data[5]~5 (
// Equation(s):
// \uart_rx_inst|rx_data[5]~5_combout  = (\uart_rx_inst|Decoder0~3_combout  & ((\uart_rx_inst|bit_cnt [2] & ((!\uart_rx_inst|rx_reg3~q ))) # (!\uart_rx_inst|bit_cnt [2] & (\uart_rx_inst|rx_data [5])))) # (!\uart_rx_inst|Decoder0~3_combout  & 
// (((\uart_rx_inst|rx_data [5]))))

	.dataa(\uart_rx_inst|Decoder0~3_combout ),
	.datab(\uart_rx_inst|bit_cnt [2]),
	.datac(\uart_rx_inst|rx_data [5]),
	.datad(\uart_rx_inst|rx_reg3~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[5]~5 .lut_mask = 16'h70F8;
defparam \uart_rx_inst|rx_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \uart_rx_inst|rx_data[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \uart_rx_inst|po_data[5]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[5]~feeder_combout  = \uart_rx_inst|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \uart_rx_inst|po_data[5] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [5]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [5]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \tft_ctrl_inst|rgb[5]~10 (
// Equation(s):
// \tft_ctrl_inst|rgb[5]~10_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[5]~10 .lut_mask = 16'hB080;
defparam \tft_ctrl_inst|rgb[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \tft_pic_inst|pix_back_data~13 (
// Equation(s):
// \tft_pic_inst|pix_back_data~13_combout  = (\tft_pic_inst|pix_back_data[4]~15_combout  & ((!\tft_pic_inst|LessThan0~1_combout ))) # (!\tft_pic_inst|pix_back_data[4]~15_combout  & (!\tft_pic_inst|pix_back_data~16_combout ))

	.dataa(gnd),
	.datab(\tft_pic_inst|pix_back_data~16_combout ),
	.datac(\tft_pic_inst|pix_back_data[4]~15_combout ),
	.datad(\tft_pic_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\tft_pic_inst|pix_back_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data~13 .lut_mask = 16'h03F3;
defparam \tft_pic_inst|pix_back_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \tft_pic_inst|pix_back_data[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tft_pic_inst|pix_back_data~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tft_pic_inst|pix_back_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tft_pic_inst|pix_back_data[7] .is_wysiwyg = "true";
defparam \tft_pic_inst|pix_back_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \tft_ctrl_inst|rgb[5]~11 (
// Equation(s):
// \tft_ctrl_inst|rgb[5]~11_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[5]~10_combout ) # ((\tft_pic_inst|pix_back_data [7] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|rgb[5]~10_combout ),
	.datab(\tft_pic_inst|pix_back_data [7]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[5]~11 .lut_mask = 16'hAE00;
defparam \tft_ctrl_inst|rgb[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \uart_rx_inst|rx_data[6]~6 (
// Equation(s):
// \uart_rx_inst|rx_data[6]~6_combout  = (\uart_rx_inst|Decoder0~4_combout  & ((\uart_rx_inst|bit_cnt [2] & (!\uart_rx_inst|rx_reg3~q )) # (!\uart_rx_inst|bit_cnt [2] & ((\uart_rx_inst|rx_data [6]))))) # (!\uart_rx_inst|Decoder0~4_combout  & 
// (((\uart_rx_inst|rx_data [6]))))

	.dataa(\uart_rx_inst|Decoder0~4_combout ),
	.datab(\uart_rx_inst|rx_reg3~q ),
	.datac(\uart_rx_inst|rx_data [6]),
	.datad(\uart_rx_inst|bit_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6]~6 .lut_mask = 16'h72F0;
defparam \uart_rx_inst|rx_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \uart_rx_inst|rx_data[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \uart_rx_inst|po_data[6] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rx_data [6]),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [6]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [6]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \tft_ctrl_inst|rgb[6]~12 (
// Equation(s):
// \tft_ctrl_inst|rgb[6]~12_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[6]~12 .lut_mask = 16'hA088;
defparam \tft_ctrl_inst|rgb[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \tft_ctrl_inst|rgb[6]~13 (
// Equation(s):
// \tft_ctrl_inst|rgb[6]~13_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[6]~12_combout ) # ((\tft_pic_inst|pix_back_data [7] & !\tft_pic_inst|image_valid~q ))))

	.dataa(\tft_ctrl_inst|rgb[6]~12_combout ),
	.datab(\tft_pic_inst|pix_back_data [7]),
	.datac(\tft_pic_inst|image_valid~q ),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[6]~13 .lut_mask = 16'hAE00;
defparam \tft_ctrl_inst|rgb[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \uart_rx_inst|rx_data[7]~7 (
// Equation(s):
// \uart_rx_inst|rx_data[7]~7_combout  = (\uart_rx_inst|always4~1_combout  & ((!\uart_rx_inst|rx_reg3~q ))) # (!\uart_rx_inst|always4~1_combout  & (\uart_rx_inst|rx_data [7]))

	.dataa(gnd),
	.datab(\uart_rx_inst|always4~1_combout ),
	.datac(\uart_rx_inst|rx_data [7]),
	.datad(\uart_rx_inst|rx_reg3~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7]~7 .lut_mask = 16'h30FC;
defparam \uart_rx_inst|rx_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \uart_rx_inst|rx_data[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|rx_data[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \uart_rx_inst|po_data[7]~feeder (
// Equation(s):
// \uart_rx_inst|po_data[7]~feeder_combout  = \uart_rx_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_data [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|po_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|po_data[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|po_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \uart_rx_inst|po_data[7] (
	.clk(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_rx_inst|po_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|po_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|po_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|po_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|decode2|eq_node [0]),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[0]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [7]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\tft_pic_inst|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\tft_pic_inst|rd_en~12_combout ),
	.portbaddrstall(gnd),
	.clk0(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\vga_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\tft_pic_inst|always0~0_combout ),
	.ena1(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|rden_decode_b|eq_node[1]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|po_data [7]}),
	.portaaddr({\tft_pic_inst|wr_addr [12],\tft_pic_inst|wr_addr [11],\tft_pic_inst|wr_addr [10],\tft_pic_inst|wr_addr [9],\tft_pic_inst|wr_addr [8],\tft_pic_inst|wr_addr [7],\tft_pic_inst|wr_addr [6],\tft_pic_inst|wr_addr [5],\tft_pic_inst|wr_addr [4],\tft_pic_inst|wr_addr [3],\tft_pic_inst|wr_addr [2],
\tft_pic_inst|wr_addr [1],\tft_pic_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\tft_pic_inst|rd_addr [12],\tft_pic_inst|rd_addr [11],\tft_pic_inst|rd_addr [10],\tft_pic_inst|rd_addr [9],\tft_pic_inst|rd_addr [8],\tft_pic_inst|rd_addr [7],\tft_pic_inst|rd_addr [6],\tft_pic_inst|rd_addr [5],\tft_pic_inst|rd_addr [4],\tft_pic_inst|rd_addr [3],\tft_pic_inst|rd_addr [2],
\tft_pic_inst|rd_addr [1],\tft_pic_inst|rd_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_nlm1:auto_generated|ALTSYNCRAM";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \tft_ctrl_inst|rgb[7]~14 (
// Equation(s):
// \tft_ctrl_inst|rgb[7]~14_combout  = (\tft_pic_inst|image_valid~q  & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))) # 
// (!\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\tft_pic_inst|ram_pic_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[7]~14 .lut_mask = 16'hA808;
defparam \tft_ctrl_inst|rgb[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \tft_ctrl_inst|rgb[7]~15 (
// Equation(s):
// \tft_ctrl_inst|rgb[7]~15_combout  = (\tft_ctrl_inst|tft_de~7_combout  & ((\tft_ctrl_inst|rgb[7]~14_combout ) # ((!\tft_pic_inst|image_valid~q  & \tft_pic_inst|pix_back_data [7]))))

	.dataa(\tft_pic_inst|image_valid~q ),
	.datab(\tft_pic_inst|pix_back_data [7]),
	.datac(\tft_ctrl_inst|rgb[7]~14_combout ),
	.datad(\tft_ctrl_inst|tft_de~7_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|rgb[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|rgb[7]~15 .lut_mask = 16'hF400;
defparam \tft_ctrl_inst|rgb[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~1 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~1_combout  = ((!\tft_ctrl_inst|cnt_h [0] & (!\tft_ctrl_inst|cnt_h [1] & !\tft_ctrl_inst|cnt_h [2]))) # (!\tft_ctrl_inst|cnt_h [3])

	.dataa(\tft_ctrl_inst|cnt_h [0]),
	.datab(\tft_ctrl_inst|cnt_h [1]),
	.datac(\tft_ctrl_inst|cnt_h [3]),
	.datad(\tft_ctrl_inst|cnt_h [2]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~1 .lut_mask = 16'h0F1F;
defparam \tft_ctrl_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \tft_ctrl_inst|LessThan0~2 (
// Equation(s):
// \tft_ctrl_inst|LessThan0~2_combout  = (\tft_ctrl_inst|LessThan0~0_combout  & (((\tft_ctrl_inst|LessThan0~1_combout  & !\tft_ctrl_inst|cnt_h [4])) # (!\tft_ctrl_inst|cnt_h [5])))

	.dataa(\tft_ctrl_inst|LessThan0~0_combout ),
	.datab(\tft_ctrl_inst|cnt_h [5]),
	.datac(\tft_ctrl_inst|LessThan0~1_combout ),
	.datad(\tft_ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan0~2 .lut_mask = 16'h22A2;
defparam \tft_ctrl_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \tft_ctrl_inst|LessThan1~0 (
// Equation(s):
// \tft_ctrl_inst|LessThan1~0_combout  = (!\tft_ctrl_inst|cnt_v [9] & (((!\tft_ctrl_inst|cnt_v [2] & !\tft_ctrl_inst|cnt_v [1])) # (!\tft_ctrl_inst|cnt_v [3])))

	.dataa(\tft_ctrl_inst|cnt_v [9]),
	.datab(\tft_ctrl_inst|cnt_v [3]),
	.datac(\tft_ctrl_inst|cnt_v [2]),
	.datad(\tft_ctrl_inst|cnt_v [1]),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan1~0 .lut_mask = 16'h1115;
defparam \tft_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \tft_ctrl_inst|LessThan1~1 (
// Equation(s):
// \tft_ctrl_inst|LessThan1~1_combout  = (!\tft_ctrl_inst|cnt_v [8] & (!\tft_ctrl_inst|cnt_v [4] & (\tft_ctrl_inst|LessThan4~1_combout  & \tft_ctrl_inst|LessThan1~0_combout )))

	.dataa(\tft_ctrl_inst|cnt_v [8]),
	.datab(\tft_ctrl_inst|cnt_v [4]),
	.datac(\tft_ctrl_inst|LessThan4~1_combout ),
	.datad(\tft_ctrl_inst|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\tft_ctrl_inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tft_ctrl_inst|LessThan1~1 .lut_mask = 16'h1000;
defparam \tft_ctrl_inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
