// Seed: 1541702082
module module_0 #(
    parameter id_2 = 32'd46
);
  reg id_1, _id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  logic [7:0] id_9;
  parameter id_10 = 1;
  generate
    for (
        id_11 = -1 - -1 | id_7#(
            .id_9(id_10),
            .id_3(id_10),
            .id_3(-1),
            .id_9((-1))
        );
        -1;
        id_1 = (-1)
    ) begin : LABEL_0
      assign id_9[id_2] = -1;
    end
  endgenerate
  assign module_1.id_2 = 0;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wand id_3
);
  assign id_3 = 1 == -1;
  module_0 modCall_1 ();
endmodule
