# Saad Ali Hafiz
## 18B-025-SE

I am a student of Software Engineering in Usman Institute of technology (UIT).
I have built the architecture of a single-cycle RISC-V single core processer and implemented its simulation on logisim.

![alt text](https://github.com/SaadAliHafiz/Single-cycle-riscv-cpu/blob/main/circuits.jpg)

## Supported Instructions:

**supported instruction set is RV32I except privilege instructions**

## ![alt text](https://github.com/SaadAliHafiz/Single-cycle-riscv-cpu/blob/main/instructionRV32I.png)
