// Seed: 2743292969
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input tri1 id_7,
    output wand id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7,
    output supply0 id_8
);
  tri1 id_10;
  module_0(
      id_10, id_10, id_4, id_1, id_4, id_0, id_6, id_1, id_10
  );
  assign id_10 = id_4 ? 1 : id_3;
  assign id_8  = 1;
  initial assume (id_4);
endmodule
