{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709911960314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709911960315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 09:32:40 2024 " "Processing started: Fri Mar  8 09:32:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709911960315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911960315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema2 -c problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911960315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709911960709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709911960709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n AlteraTimer.sv(2) " "Verilog HDL Declaration information at AlteraTimer.sv(2): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709911969508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alteratimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file alteratimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlteraTimer " "Found entity 1: AlteraTimer" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisemultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwisemultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseMultiplier " "Found entity 1: BitwiseMultiplier" {  } { { "BitwiseMultiplier.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/BitwiseMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divid.sv 1 1 " "Found 1 design units, including 1 entities, in source file divid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divid " "Found entity 1: divid" {  } { { "divid.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/divid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_bits " "Found entity 1: and_N_bits" {  } { { "and_N_bits.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/and_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop1.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop1 " "Found entity 1: FlipFlop1" {  } { { "FlipFlop1.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/FlipFlop1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop2.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop2 " "Found entity 1: FlipFlop2" {  } { { "FlipFlop2.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/FlipFlop2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modu " "Found entity 1: modu" {  } { { "modu.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/modu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_bits " "Found entity 1: or_N_bits" {  } { { "or_N_bits.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/or_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/shift_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subt.sv 1 1 " "Found 1 design units, including 1 entities, in source file subt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subt " "Found entity 1: subt" {  } { { "subt.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/subt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_1 " "Found entity 1: sum_1" {  } { { "sum_1.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/sum_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_bits " "Found entity 1: xor_N_bits" {  } { { "xor_N_bits.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/xor_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911969544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911969544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_menor_b comparator.sv(7) " "Verilog HDL Implicit Net warning at comparator.sv(7): created implicit net for \"a_menor_b\"" {  } { { "comparator.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/comparator.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlteraTimer " "Elaborating entity \"AlteraTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709911969594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop1 FlipFlop1:ff1_inst " "Elaborating entity \"FlipFlop1\" for hierarchy \"FlipFlop1:ff1_inst\"" {  } { { "AlteraTimer.sv" "ff1_inst" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "AlteraTimer.sv" "alu_inst" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum alu:alu_inst\|sum:adder " "Elaborating entity \"sum\" for hierarchy \"alu:alu_inst\|sum:adder\"" {  } { { "alu.sv" "adder" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_1 alu:alu_inst\|sum:adder\|sum_1:adder_instances\[0\].adder_instance " "Elaborating entity \"sum_1\" for hierarchy \"alu:alu_inst\|sum:adder\|sum_1:adder_instances\[0\].adder_instance\"" {  } { { "sum.sv" "adder_instances\[0\].adder_instance" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/sum.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subt alu:alu_inst\|subt:subtract " "Elaborating entity \"subt\" for hierarchy \"alu:alu_inst\|subt:subtract\"" {  } { { "alu.sv" "subtract" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mayor_b subt.sv(20) " "Verilog HDL or VHDL warning at subt.sv(20): object \"a_mayor_b\" assigned a value but never read" {  } { { "subt.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/subt.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709911969672 "|AlteraTimer|alu:alu_inst|subt:subtract"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divid alu:alu_inst\|divid:divi " "Elaborating entity \"divid\" for hierarchy \"alu:alu_inst\|divid:divi\"" {  } { { "alu.sv" "divi" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mayor_b divid.sv(6) " "Verilog HDL or VHDL warning at divid.sv(6): object \"a_mayor_b\" assigned a value but never read" {  } { { "divid.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/divid.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709911969681 "|AlteraTimer|alu:alu_inst|divid:divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modu alu:alu_inst\|modu:mod " "Elaborating entity \"modu\" for hierarchy \"alu:alu_inst\|modu:mod\"" {  } { { "alu.sv" "mod" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseMultiplier alu:alu_inst\|BitwiseMultiplier:multiplier1 " "Elaborating entity \"BitwiseMultiplier\" for hierarchy \"alu:alu_inst\|BitwiseMultiplier:multiplier1\"" {  } { { "alu.sv" "multiplier1" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_N_bits alu:alu_inst\|and_N_bits:and_N " "Elaborating entity \"and_N_bits\" for hierarchy \"alu:alu_inst\|and_N_bits:and_N\"" {  } { { "alu.sv" "and_N" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_N_bits alu:alu_inst\|or_N_bits:or_N " "Elaborating entity \"or_N_bits\" for hierarchy \"alu:alu_inst\|or_N_bits:or_N\"" {  } { { "alu.sv" "or_N" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_N_bits alu:alu_inst\|xor_N_bits:xor_N " "Elaborating entity \"xor_N_bits\" for hierarchy \"alu:alu_inst\|xor_N_bits:xor_N\"" {  } { { "alu.sv" "xor_N" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left alu:alu_inst\|shift_left:left_shift " "Elaborating entity \"shift_left\" for hierarchy \"alu:alu_inst\|shift_left:left_shift\"" {  } { { "alu.sv" "left_shift" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right alu:alu_inst\|shift_right:right_shift " "Elaborating entity \"shift_right\" for hierarchy \"alu:alu_inst\|shift_right:right_shift\"" {  } { { "alu.sv" "right_shift" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder alu:alu_inst\|decoder:decodUnits " "Elaborating entity \"decoder\" for hierarchy \"alu:alu_inst\|decoder:decodUnits\"" {  } { { "alu.sv" "decodUnits" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/alu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop2 FlipFlop2:ff2_inst " "Elaborating entity \"FlipFlop2\" for hierarchy \"FlipFlop2:ff2_inst\"" {  } { { "AlteraTimer.sv" "ff2_inst" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911969732 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|divid:divi\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|divid:divi\|Div0\"" {  } { { "divid.sv" "Div0" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/divid.sv" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911970348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_inst\|modu:mod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_inst\|modu:mod\|Mod0\"" {  } { { "modu.sv" "Mod0" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/modu.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911970348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709911970348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|divid:divi\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu_inst\|divid:divi\|lpm_divide:Div0\"" {  } { { "divid.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/divid.sv" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911970445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|divid:divi\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu_inst\|divid:divi\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970446 ""}  } { { "divid.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/divid.sv" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709911970446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911970509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911970509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911970524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911970524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911970540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911970540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|modu:mod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:alu_inst\|modu:mod\|lpm_divide:Mod0\"" {  } { { "modu.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/modu.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911970572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|modu:mod\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:alu_inst\|modu:mod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709911970572 ""}  } { { "modu.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/modu.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709911970572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709911970619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911970619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709911970761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "k\[0\] GND " "Pin \"k\[0\]\" is stuck at GND" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709911971049 "|AlteraTimer|k[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[1\] GND " "Pin \"k\[1\]\" is stuck at GND" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709911971049 "|AlteraTimer|k[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[2\] GND " "Pin \"k\[2\]\" is stuck at GND" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709911971049 "|AlteraTimer|k[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[3\] GND " "Pin \"k\[3\]\" is stuck at GND" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709911971049 "|AlteraTimer|k[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l\[1\] GND " "Pin \"l\[1\]\" is stuck at GND" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709911971049 "|AlteraTimer|l[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l\[2\] GND " "Pin \"l\[2\]\" is stuck at GND" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709911971049 "|AlteraTimer|l[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l\[3\] GND " "Pin \"l\[3\]\" is stuck at GND" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709911971049 "|AlteraTimer|l[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709911971049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709911971162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/output_files/problema2.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/output_files/problema2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911971557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709911971785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709911971785 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_n\[3\] " "No output dependent on input pin \"op_n\[3\]\"" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911971921 "|AlteraTimer|op_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_sum_n\[1\] " "No output dependent on input pin \"op_sum_n\[1\]\"" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911971921 "|AlteraTimer|op_sum_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_sum_n\[2\] " "No output dependent on input pin \"op_sum_n\[2\]\"" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911971921 "|AlteraTimer|op_sum_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_sum_n\[3\] " "No output dependent on input pin \"op_sum_n\[3\]\"" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911971921 "|AlteraTimer|op_sum_n[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_rest_n\[1\] " "No output dependent on input pin \"op_rest_n\[1\]\"" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911971921 "|AlteraTimer|op_rest_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_rest_n\[2\] " "No output dependent on input pin \"op_rest_n\[2\]\"" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911971921 "|AlteraTimer|op_rest_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_rest_n\[3\] " "No output dependent on input pin \"op_rest_n\[3\]\"" {  } { { "AlteraTimer.sv" "" { Text "C:/Users/Usuario/Documents/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 2 - Combined Logic and Arithmetic/problema2/AlteraTimer.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709911971921 "|AlteraTimer|op_rest_n[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709911971921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709911971923 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709911971923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709911971923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709911971923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709911971937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  8 09:32:51 2024 " "Processing ended: Fri Mar  8 09:32:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709911971937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709911971937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709911971937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709911971937 ""}
