
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009eb0  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800a180  0800a180  0000b180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a240  0800a240  0000b240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a248  0800a248  0000b248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a24c  0800a24c  0000b24c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800a250  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000480  24000060  0800a2b0  0000c060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240004e0  0800a2b0  0000c4e0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 10 .debug_info   000152f7  00000000  00000000  0000c08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000028a3  00000000  00000000  00021385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001060  00000000  00000000  00023c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c68  00000000  00000000  00024c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00035095  00000000  00000000  000258f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001559c  00000000  00000000  0005a985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015b27d  00000000  00000000  0006ff21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cb19e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a4c  00000000  00000000  001cb1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  001cfc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000060 	.word	0x24000060
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a168 	.word	0x0800a168

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000064 	.word	0x24000064
 800030c:	0800a168 	.word	0x0800a168

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b08a      	sub	sp, #40	@ 0x28
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	2224      	movs	r2, #36	@ 0x24
 80003ba:	2100      	movs	r1, #0
 80003bc:	4618      	mov	r0, r3
 80003be:	f009 fa55 	bl	800986c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80003c2:	4b3e      	ldr	r3, [pc, #248]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003c4:	4a3e      	ldr	r2, [pc, #248]	@ (80004c0 <MX_ADC3_Init+0x110>)
 80003c6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003c8:	4b3c      	ldr	r3, [pc, #240]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80003ce:	4b3b      	ldr	r3, [pc, #236]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d0:	2208      	movs	r2, #8
 80003d2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80003d4:	4b39      	ldr	r3, [pc, #228]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003da:	4b38      	ldr	r3, [pc, #224]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003dc:	2201      	movs	r2, #1
 80003de:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003e0:	4b36      	ldr	r3, [pc, #216]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e2:	2208      	movs	r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80003e6:	4b35      	ldr	r3, [pc, #212]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80003ec:	4b33      	ldr	r3, [pc, #204]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ee:	2201      	movs	r2, #1
 80003f0:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 80003f2:	4b32      	ldr	r3, [pc, #200]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003f4:	2203      	movs	r2, #3
 80003f6:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80003f8:	4b30      	ldr	r3, [pc, #192]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000400:	4b2e      	ldr	r3, [pc, #184]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000402:	2200      	movs	r2, #0
 8000404:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000406:	4b2d      	ldr	r3, [pc, #180]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000408:	2200      	movs	r2, #0
 800040a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800040c:	4b2b      	ldr	r3, [pc, #172]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800040e:	2201      	movs	r2, #1
 8000410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000414:	4b29      	ldr	r3, [pc, #164]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000416:	2200      	movs	r2, #0
 8000418:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800041a:	4b28      	ldr	r3, [pc, #160]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800041c:	2203      	movs	r2, #3
 800041e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000420:	4b26      	ldr	r3, [pc, #152]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000422:	2200      	movs	r2, #0
 8000424:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000428:	2200      	movs	r2, #0
 800042a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800042c:	4b23      	ldr	r3, [pc, #140]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800042e:	2200      	movs	r2, #0
 8000430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000434:	4b21      	ldr	r3, [pc, #132]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000436:	2200      	movs	r2, #0
 8000438:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800043a:	4820      	ldr	r0, [pc, #128]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800043c:	f001 fa8a 	bl	8001954 <HAL_ADC_Init>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8000446:	f000 fd75 	bl	8000f34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800044a:	2301      	movs	r3, #1
 800044c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044e:	2306      	movs	r3, #6
 8000450:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 8000452:	2305      	movs	r3, #5
 8000454:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000456:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800045a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800045c:	2304      	movs	r3, #4
 800045e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8000464:	2300      	movs	r3, #0
 8000466:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	4619      	mov	r1, r3
 800046c:	4813      	ldr	r0, [pc, #76]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800046e:	f001 fec7 	bl	8002200 <HAL_ADC_ConfigChannel>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000478:	f000 fd5c 	bl	8000f34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800047c:	4b11      	ldr	r3, [pc, #68]	@ (80004c4 <MX_ADC3_Init+0x114>)
 800047e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000480:	230c      	movs	r3, #12
 8000482:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	4619      	mov	r1, r3
 8000488:	480c      	ldr	r0, [pc, #48]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800048a:	f001 feb9 	bl	8002200 <HAL_ADC_ConfigChannel>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8000494:	f000 fd4e 	bl	8000f34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000498:	4b0b      	ldr	r3, [pc, #44]	@ (80004c8 <MX_ADC3_Init+0x118>)
 800049a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800049c:	2312      	movs	r3, #18
 800049e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	4619      	mov	r1, r3
 80004a4:	4805      	ldr	r0, [pc, #20]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80004a6:	f001 feab 	bl	8002200 <HAL_ADC_ConfigChannel>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 80004b0:	f000 fd40 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80004b4:	bf00      	nop
 80004b6:	3728      	adds	r7, #40	@ 0x28
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	2400007c 	.word	0x2400007c
 80004c0:	58026000 	.word	0x58026000
 80004c4:	19200040 	.word	0x19200040
 80004c8:	1d500080 	.word	0x1d500080

080004cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b0ba      	sub	sp, #232	@ 0xe8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	22b8      	movs	r2, #184	@ 0xb8
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f009 f9bd 	bl	800986c <memset>
  if(adcHandle->Instance==ADC3)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a53      	ldr	r2, [pc, #332]	@ (8000644 <HAL_ADC_MspInit+0x178>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	f040 809e 	bne.w	800063a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004fe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800050a:	2304      	movs	r3, #4
 800050c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800050e:	230c      	movs	r3, #12
 8000510:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 4;
 8000512:	2304      	movs	r3, #4
 8000514:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800051e:	23c0      	movs	r3, #192	@ 0xc0
 8000520:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000522:	2300      	movs	r3, #0
 8000524:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 8000526:	2300      	movs	r3, #0
 8000528:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800052a:	2300      	movs	r3, #0
 800052c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000530:	f107 0318 	add.w	r3, r7, #24
 8000534:	4618      	mov	r0, r3
 8000536:	f006 fd91 	bl	800705c <HAL_RCCEx_PeriphCLKConfig>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000540:	f000 fcf8 	bl	8000f34 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000544:	4b40      	ldr	r3, [pc, #256]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800054a:	4a3f      	ldr	r2, [pc, #252]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800054c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000550:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000554:	4b3c      	ldr	r3, [pc, #240]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800055a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800055e:	617b      	str	r3, [r7, #20]
 8000560:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000562:	4b39      	ldr	r3, [pc, #228]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000568:	4a37      	ldr	r2, [pc, #220]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000572:	4b35      	ldr	r3, [pc, #212]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000578:	f003 0320 	and.w	r3, r3, #32
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000580:	4b31      	ldr	r3, [pc, #196]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000586:	4a30      	ldr	r2, [pc, #192]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000590:	4b2d      	ldr	r3, [pc, #180]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800059e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a6:	2303      	movs	r3, #3
 80005a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80005b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80005b6:	4619      	mov	r1, r3
 80005b8:	4824      	ldr	r0, [pc, #144]	@ (800064c <HAL_ADC_MspInit+0x180>)
 80005ba:	f005 fc1d 	bl	8005df8 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80005be:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 80005c2:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80005c6:	f000 feed 	bl	80013a4 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 80005ca:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005cc:	4a21      	ldr	r2, [pc, #132]	@ (8000654 <HAL_ADC_MspInit+0x188>)
 80005ce:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80005d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d2:	2273      	movs	r2, #115	@ 0x73
 80005d4:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80005dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80005e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005e8:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005ea:	4b19      	ldr	r3, [pc, #100]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005f0:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005f2:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005f8:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80005fa:	4b15      	ldr	r3, [pc, #84]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000600:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000602:	4b13      	ldr	r3, [pc, #76]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000604:	2200      	movs	r2, #0
 8000606:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 800060a:	2200      	movs	r2, #0
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800060e:	4810      	ldr	r0, [pc, #64]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000610:	f002 fd72 	bl	80030f8 <HAL_DMA_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800061a:	f000 fc8b 	bl	8000f34 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000622:	659a      	str	r2, [r3, #88]	@ 0x58
 8000624:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 800062a:	2200      	movs	r2, #0
 800062c:	2100      	movs	r1, #0
 800062e:	207f      	movs	r0, #127	@ 0x7f
 8000630:	f002 fcb5 	bl	8002f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000634:	207f      	movs	r0, #127	@ 0x7f
 8000636:	f002 fccc 	bl	8002fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800063a:	bf00      	nop
 800063c:	37e8      	adds	r7, #232	@ 0xe8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	58026000 	.word	0x58026000
 8000648:	58024400 	.word	0x58024400
 800064c:	58021400 	.word	0x58021400
 8000650:	240000ec 	.word	0x240000ec
 8000654:	40020010 	.word	0x40020010

08000658 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000660:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000664:	4a0b      	ldr	r2, [pc, #44]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000666:	f043 0301 	orr.w	r3, r3, #1
 800066a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000674:	f003 0301 	and.w	r3, r3, #1
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	200b      	movs	r0, #11
 8000682:	f002 fc8c 	bl	8002f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000686:	200b      	movs	r0, #11
 8000688:	f002 fca3 	bl	8002fd2 <HAL_NVIC_EnableIRQ>

}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	58024400 	.word	0x58024400

08000698 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800069c:	4b2e      	ldr	r3, [pc, #184]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800069e:	4a2f      	ldr	r2, [pc, #188]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006a0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80006a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006b4:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006ba:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 80006c0:	4b25      	ldr	r3, [pc, #148]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c2:	220c      	movs	r2, #12
 80006c4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 24;
 80006c6:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c8:	2218      	movs	r2, #24
 80006ca:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ce:	220d      	movs	r2, #13
 80006d0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80006d2:	4b21      	ldr	r3, [pc, #132]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006d4:	2202      	movs	r2, #2
 80006d6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006da:	2201      	movs	r2, #1
 80006dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80006de:	4b1e      	ldr	r3, [pc, #120]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80006e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e6:	2201      	movs	r2, #1
 80006e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80006f0:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80006f6:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006fc:	4b16      	ldr	r3, [pc, #88]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000704:	2201      	movs	r2, #1
 8000706:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_12;
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800070a:	2205      	movs	r2, #5
 800070c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800070e:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000714:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000716:	2204      	movs	r2, #4
 8000718:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800071c:	2200      	movs	r2, #0
 800071e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000722:	2204      	movs	r2, #4
 8000724:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000728:	2200      	movs	r2, #0
 800072a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800072e:	2200      	movs	r2, #0
 8000730:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000734:	2201      	movs	r2, #1
 8000736:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800073a:	2200      	movs	r2, #0
 800073c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000740:	2205      	movs	r2, #5
 8000742:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000746:	f004 f995 	bl	8004a74 <HAL_FDCAN_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000750:	f000 fbf0 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	24000164 	.word	0x24000164
 800075c:	4000a000 	.word	0x4000a000

08000760 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000764:	4b2e      	ldr	r3, [pc, #184]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000766:	4a2f      	ldr	r2, [pc, #188]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000768:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800076a:	4b2d      	ldr	r3, [pc, #180]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000770:	4b2b      	ldr	r3, [pc, #172]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000776:	4b2a      	ldr	r3, [pc, #168]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000778:	2200      	movs	r2, #0
 800077a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800077c:	4b28      	ldr	r3, [pc, #160]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 800077e:	2200      	movs	r2, #0
 8000780:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000782:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000784:	2200      	movs	r2, #0
 8000786:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 8000788:	4b25      	ldr	r3, [pc, #148]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 24;
 800078e:	4b24      	ldr	r3, [pc, #144]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000790:	2218      	movs	r2, #24
 8000792:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000794:	4b22      	ldr	r3, [pc, #136]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000796:	220d      	movs	r2, #13
 8000798:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800079a:	4b21      	ldr	r3, [pc, #132]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 800079c:	2202      	movs	r2, #2
 800079e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80007a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80007a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80007ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80007b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 11;
 80007b8:	4b19      	ldr	r3, [pc, #100]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007ba:	220b      	movs	r2, #11
 80007bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80007be:	4b18      	ldr	r3, [pc, #96]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80007c4:	4b16      	ldr	r3, [pc, #88]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80007ca:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007d0:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007d2:	2204      	movs	r2, #4
 80007d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 1;
 80007d6:	4b12      	ldr	r3, [pc, #72]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007d8:	2201      	movs	r2, #1
 80007da:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_12;
 80007dc:	4b10      	ldr	r3, [pc, #64]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007de:	2205      	movs	r2, #5
 80007e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80007e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007ea:	2204      	movs	r2, #4
 80007ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80007ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80007f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 1;
 80007fa:	4b09      	ldr	r3, [pc, #36]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000800:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000802:	2200      	movs	r2, #0
 8000804:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 8000808:	2205      	movs	r2, #5
 800080a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <MX_FDCAN2_Init+0xc0>)
 800080e:	f004 f931 	bl	8004a74 <HAL_FDCAN_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000818:	f000 fb8c 	bl	8000f34 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}
 8000820:	24000204 	.word	0x24000204
 8000824:	4000a400 	.word	0x4000a400

08000828 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b0ba      	sub	sp, #232	@ 0xe8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000830:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000840:	f107 0318 	add.w	r3, r7, #24
 8000844:	22b8      	movs	r2, #184	@ 0xb8
 8000846:	2100      	movs	r1, #0
 8000848:	4618      	mov	r0, r3
 800084a:	f009 f80f 	bl	800986c <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a73      	ldr	r2, [pc, #460]	@ (8000a20 <HAL_FDCAN_MspInit+0x1f8>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d16d      	bne.n	8000934 <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000858:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800085c:	f04f 0300 	mov.w	r3, #0
 8000860:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000864:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000868:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800086c:	f107 0318 	add.w	r3, r7, #24
 8000870:	4618      	mov	r0, r3
 8000872:	f006 fbf3 	bl	800705c <HAL_RCCEx_PeriphCLKConfig>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800087c:	f000 fb5a 	bl	8000f34 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000880:	4b68      	ldr	r3, [pc, #416]	@ (8000a24 <HAL_FDCAN_MspInit+0x1fc>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	3301      	adds	r3, #1
 8000886:	4a67      	ldr	r2, [pc, #412]	@ (8000a24 <HAL_FDCAN_MspInit+0x1fc>)
 8000888:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800088a:	4b66      	ldr	r3, [pc, #408]	@ (8000a24 <HAL_FDCAN_MspInit+0x1fc>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d10e      	bne.n	80008b0 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000892:	4b65      	ldr	r3, [pc, #404]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 8000894:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000898:	4a63      	ldr	r2, [pc, #396]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 800089a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800089e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008a2:	4b61      	ldr	r3, [pc, #388]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 80008a4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008ac:	617b      	str	r3, [r7, #20]
 80008ae:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b0:	4b5d      	ldr	r3, [pc, #372]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 80008b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b6:	4a5c      	ldr	r2, [pc, #368]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 80008b8:	f043 0308 	orr.w	r3, r3, #8
 80008bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c0:	4b59      	ldr	r3, [pc, #356]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 80008c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008ce:	2301      	movs	r3, #1
 80008d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d4:	2302      	movs	r3, #2
 80008d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008da:	2301      	movs	r3, #1
 80008dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e0:	2300      	movs	r3, #0
 80008e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008e6:	2309      	movs	r3, #9
 80008e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008f0:	4619      	mov	r1, r3
 80008f2:	484e      	ldr	r0, [pc, #312]	@ (8000a2c <HAL_FDCAN_MspInit+0x204>)
 80008f4:	f005 fa80 	bl	8005df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008f8:	2302      	movs	r3, #2
 80008fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fe:	2302      	movs	r3, #2
 8000900:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	2300      	movs	r3, #0
 800090c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000910:	2309      	movs	r3, #9
 8000912:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000916:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800091a:	4619      	mov	r1, r3
 800091c:	4843      	ldr	r0, [pc, #268]	@ (8000a2c <HAL_FDCAN_MspInit+0x204>)
 800091e:	f005 fa6b 	bl	8005df8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000922:	2200      	movs	r2, #0
 8000924:	2100      	movs	r1, #0
 8000926:	2013      	movs	r0, #19
 8000928:	f002 fb39 	bl	8002f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800092c:	2013      	movs	r0, #19
 800092e:	f002 fb50 	bl	8002fd2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000932:	e071      	b.n	8000a18 <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a3d      	ldr	r2, [pc, #244]	@ (8000a30 <HAL_FDCAN_MspInit+0x208>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d16c      	bne.n	8000a18 <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800093e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000942:	f04f 0300 	mov.w	r3, #0
 8000946:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800094a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800094e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000952:	f107 0318 	add.w	r3, r7, #24
 8000956:	4618      	mov	r0, r3
 8000958:	f006 fb80 	bl	800705c <HAL_RCCEx_PeriphCLKConfig>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 8000962:	f000 fae7 	bl	8000f34 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000966:	4b2f      	ldr	r3, [pc, #188]	@ (8000a24 <HAL_FDCAN_MspInit+0x1fc>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	3301      	adds	r3, #1
 800096c:	4a2d      	ldr	r2, [pc, #180]	@ (8000a24 <HAL_FDCAN_MspInit+0x1fc>)
 800096e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000970:	4b2c      	ldr	r3, [pc, #176]	@ (8000a24 <HAL_FDCAN_MspInit+0x1fc>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b01      	cmp	r3, #1
 8000976:	d10e      	bne.n	8000996 <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000978:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 800097a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800097e:	4a2a      	ldr	r2, [pc, #168]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 8000980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000984:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000988:	4b27      	ldr	r3, [pc, #156]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 800098a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800098e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000996:	4b24      	ldr	r3, [pc, #144]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 8000998:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800099c:	4a22      	ldr	r2, [pc, #136]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 800099e:	f043 0302 	orr.w	r3, r3, #2
 80009a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009a6:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <HAL_FDCAN_MspInit+0x200>)
 80009a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ac:	f003 0302 	and.w	r3, r3, #2
 80009b0:	60bb      	str	r3, [r7, #8]
 80009b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009b4:	2320      	movs	r3, #32
 80009b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2302      	movs	r3, #2
 80009bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c0:	2301      	movs	r3, #1
 80009c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009cc:	2309      	movs	r3, #9
 80009ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009d6:	4619      	mov	r1, r3
 80009d8:	4816      	ldr	r0, [pc, #88]	@ (8000a34 <HAL_FDCAN_MspInit+0x20c>)
 80009da:	f005 fa0d 	bl	8005df8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009de:	2340      	movs	r3, #64	@ 0x40
 80009e0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e4:	2302      	movs	r3, #2
 80009e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009f6:	2309      	movs	r3, #9
 80009f8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a00:	4619      	mov	r1, r3
 8000a02:	480c      	ldr	r0, [pc, #48]	@ (8000a34 <HAL_FDCAN_MspInit+0x20c>)
 8000a04:	f005 f9f8 	bl	8005df8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	2014      	movs	r0, #20
 8000a0e:	f002 fac6 	bl	8002f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000a12:	2014      	movs	r0, #20
 8000a14:	f002 fadd 	bl	8002fd2 <HAL_NVIC_EnableIRQ>
}
 8000a18:	bf00      	nop
 8000a1a:	37e8      	adds	r7, #232	@ 0xe8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	4000a000 	.word	0x4000a000
 8000a24:	240002a4 	.word	0x240002a4
 8000a28:	58024400 	.word	0x58024400
 8000a2c:	58020c00 	.word	0x58020c00
 8000a30:	4000a400 	.word	0x4000a400
 8000a34:	58020400 	.word	0x58020400

08000a38 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b087      	sub	sp, #28
 8000a3c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a3e:	4b28      	ldr	r3, [pc, #160]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a44:	4a26      	ldr	r2, [pc, #152]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a46:	f043 0320 	orr.w	r3, r3, #32
 8000a4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a4e:	4b24      	ldr	r3, [pc, #144]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a54:	f003 0320 	and.w	r3, r3, #32
 8000a58:	617b      	str	r3, [r7, #20]
 8000a5a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a5c:	4b20      	ldr	r3, [pc, #128]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a62:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a80:	4a17      	ldr	r2, [pc, #92]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a82:	f043 0304 	orr.w	r3, r3, #4
 8000a86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a90:	f003 0304 	and.w	r3, r3, #4
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a98:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9e:	4a10      	ldr	r2, [pc, #64]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000aa0:	f043 0308 	orr.w	r3, r3, #8
 8000aa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aae:	f003 0308 	and.w	r3, r3, #8
 8000ab2:	60bb      	str	r3, [r7, #8]
 8000ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000abc:	4a08      	ldr	r2, [pc, #32]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000abe:	f043 0302 	orr.w	r3, r3, #2
 8000ac2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ac6:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <MX_GPIO_Init+0xa8>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000acc:	f003 0302 	and.w	r3, r3, #2
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	687b      	ldr	r3, [r7, #4]

}
 8000ad4:	bf00      	nop
 8000ad6:	371c      	adds	r7, #28
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	58024400 	.word	0x58024400
 8000ae4:	00000000 	.word	0x00000000

08000ae8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000af0:	4b23      	ldr	r3, [pc, #140]	@ (8000b80 <HAL_ADC_ConvCpltCallback+0x98>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	ee07 3a90 	vmov	s15, r3
 8000af8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000afc:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000b70 <HAL_ADC_ConvCpltCallback+0x88>
 8000b00:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b04:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x90>
 8000b08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b0c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b10:	4b1c      	ldr	r3, [pc, #112]	@ (8000b84 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b12:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000b16:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b18:	885b      	ldrh	r3, [r3, #2]
 8000b1a:	ee07 3a90 	vmov	s15, r3
 8000b1e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b22:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000b70 <HAL_ADC_ConvCpltCallback+0x88>
 8000b26:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b2a:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x90>
 8000b2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b32:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b36:	4b13      	ldr	r3, [pc, #76]	@ (8000b84 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b38:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000b3c:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b3e:	889b      	ldrh	r3, [r3, #4]
 8000b40:	ee07 3a90 	vmov	s15, r3
 8000b44:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b48:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000b70 <HAL_ADC_ConvCpltCallback+0x88>
 8000b4c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b50:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000b78 <HAL_ADC_ConvCpltCallback+0x90>
 8000b54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b58:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b5c:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b5e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	00000000 	.word	0x00000000
 8000b74:	40affe00 	.word	0x40affe00
 8000b78:	66666666 	.word	0x66666666
 8000b7c:	400a6666 	.word	0x400a6666
 8000b80:	240002a8 	.word	0x240002a8
 8000b84:	240002b0 	.word	0x240002b0

08000b88 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	6039      	str	r1, [r7, #0]
	debug1_cb++;
 8000b92:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc4 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	3301      	adds	r3, #1
 8000b98:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc4 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8000b9a:	6013      	str	r3, [r2, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d00a      	beq.n	8000bbc <HAL_FDCAN_RxFifo0Callback+0x34>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK) {
 8000ba6:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <HAL_FDCAN_RxFifo0Callback+0x40>)
 8000ba8:	4a08      	ldr	r2, [pc, #32]	@ (8000bcc <HAL_FDCAN_RxFifo0Callback+0x44>)
 8000baa:	2140      	movs	r1, #64	@ 0x40
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f004 fa3b 	bl	8005028 <HAL_FDCAN_GetRxMessage>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <HAL_FDCAN_RxFifo0Callback+0x34>
    /* Reception Error */
    	Error_Handler();
 8000bb8:	f000 f9bc 	bl	8000f34 <Error_Handler>
    }
  }
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	240002c0 	.word	0x240002c0
 8000bc8:	24000320 	.word	0x24000320
 8000bcc:	240002ec 	.word	0x240002ec

08000bd0 <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	6039      	str	r1, [r7, #0]
	debug2_cb++;
 8000bda:	4b16      	ldr	r3, [pc, #88]	@ (8000c34 <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	3301      	adds	r3, #1
 8000be0:	4a14      	ldr	r2, [pc, #80]	@ (8000c34 <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000be2:	6013      	str	r3, [r2, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	f003 0310 	and.w	r3, r3, #16
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d01e      	beq.n	8000c2c <HAL_FDCAN_RxFifo1Callback+0x5c>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK) {
 8000bee:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <HAL_FDCAN_RxFifo1Callback+0x68>)
 8000bf0:	4a12      	ldr	r2, [pc, #72]	@ (8000c3c <HAL_FDCAN_RxFifo1Callback+0x6c>)
 8000bf2:	2141      	movs	r1, #65	@ 0x41
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f004 fa17 	bl	8005028 <HAL_FDCAN_GetRxMessage>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <HAL_FDCAN_RxFifo1Callback+0x34>
    /* Reception Error */
    	Error_Handler();
 8000c00:	f000 f998 	bl	8000f34 <Error_Handler>
    }

	sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 8000c04:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	1c5a      	adds	r2, r3, #1
 8000c0a:	490d      	ldr	r1, [pc, #52]	@ (8000c40 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c0c:	600a      	str	r2, [r1, #0]
 8000c0e:	461a      	mov	r2, r3
 8000c10:	490c      	ldr	r1, [pc, #48]	@ (8000c44 <HAL_FDCAN_RxFifo1Callback+0x74>)
 8000c12:	480d      	ldr	r0, [pc, #52]	@ (8000c48 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c14:	f008 fe08 	bl	8009828 <siprintf>
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2)!= HAL_OK) {
 8000c18:	4a0b      	ldr	r2, [pc, #44]	@ (8000c48 <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c1a:	490c      	ldr	r1, [pc, #48]	@ (8000c4c <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8000c1c:	480c      	ldr	r0, [pc, #48]	@ (8000c50 <HAL_FDCAN_RxFifo1Callback+0x80>)
 8000c1e:	f004 f9a8 	bl	8004f72 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_FDCAN_RxFifo1Callback+0x5c>
		Error_Handler();
 8000c28:	f000 f984 	bl	8000f34 <Error_Handler>
	}
  }
}
 8000c2c:	bf00      	nop
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	240002c4 	.word	0x240002c4
 8000c38:	24000384 	.word	0x24000384
 8000c3c:	24000350 	.word	0x24000350
 8000c40:	240002bc 	.word	0x240002bc
 8000c44:	0800a180 	.word	0x0800a180
 8000c48:	24000378 	.word	0x24000378
 8000c4c:	2400032c 	.word	0x2400032c
 8000c50:	24000204 	.word	0x24000204

08000c54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b090      	sub	sp, #64	@ 0x40
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c5a:	f000 f93f 	bl	8000edc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c5e:	f000 faeb 	bl	8001238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c62:	f000 f8cd 	bl	8000e00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c66:	f7ff fee7 	bl	8000a38 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c6a:	f7ff fcf5 	bl	8000658 <MX_DMA_Init>
  MX_ADC3_Init();
 8000c6e:	f7ff fb9f 	bl	80003b0 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8000c72:	f7ff fd11 	bl	8000698 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000c76:	f7ff fd73 	bl	8000760 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8000c7a:	f107 0320 	add.w	r3, r7, #32
 8000c7e:	2220      	movs	r2, #32
 8000c80:	2100      	movs	r1, #0
 8000c82:	4618      	mov	r0, r3
 8000c84:	f008 fdf2 	bl	800986c <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000c94:	2301      	movs	r3, #1
 8000c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8000c9c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ca0:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 8000ca6:	f107 0320 	add.w	r3, r7, #32
 8000caa:	4619      	mov	r1, r3
 8000cac:	484d      	ldr	r0, [pc, #308]	@ (8000de4 <main+0x190>)
 8000cae:	f004 f8bf 	bl	8004e30 <HAL_FDCAN_ConfigFilter>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <main+0x68>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000cb8:	f000 f93c 	bl	8000f34 <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 8000cbc:	463b      	mov	r3, r7
 8000cbe:	2220      	movs	r2, #32
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f008 fdd2 	bl	800986c <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 8000cdc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ce0:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 8000ce6:	463b      	mov	r3, r7
 8000ce8:	4619      	mov	r1, r3
 8000cea:	483f      	ldr	r0, [pc, #252]	@ (8000de8 <main+0x194>)
 8000cec:	f004 f8a0 	bl	8004e30 <HAL_FDCAN_ConfigFilter>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <main+0xa6>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000cf6:	f000 f91d 	bl	8000f34 <Error_Handler>
  }


  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 8000cfa:	483a      	ldr	r0, [pc, #232]	@ (8000de4 <main+0x190>)
 8000cfc:	f004 f90e 	bl	8004f1c <HAL_FDCAN_Start>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <main+0xb6>
	  Error_Handler();
 8000d06:	f000 f915 	bl	8000f34 <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 8000d0a:	4837      	ldr	r0, [pc, #220]	@ (8000de8 <main+0x194>)
 8000d0c:	f004 f906 	bl	8004f1c <HAL_FDCAN_Start>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <main+0xc6>
	  Error_Handler();
 8000d16:	f000 f90d 	bl	8000f34 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	4831      	ldr	r0, [pc, #196]	@ (8000de4 <main+0x190>)
 8000d20:	f004 faee 	bl	8005300 <HAL_FDCAN_ActivateNotification>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <main+0xda>
	  /* Notification Error */
	  Error_Handler();
 8000d2a:	f000 f903 	bl	8000f34 <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2110      	movs	r1, #16
 8000d32:	482d      	ldr	r0, [pc, #180]	@ (8000de8 <main+0x194>)
 8000d34:	f004 fae4 	bl	8005300 <HAL_FDCAN_ActivateNotification>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <main+0xee>
  {
	  /* Notification Error */
	  Error_Handler();
 8000d3e:	f000 f8f9 	bl	8000f34 <Error_Handler>
  }

  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x11;
 8000d42:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <main+0x198>)
 8000d44:	2211      	movs	r2, #17
 8000d46:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 8000d48:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <main+0x198>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000d4e:	4b27      	ldr	r3, [pc, #156]	@ (8000dec <main+0x198>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_12;
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <main+0x198>)
 8000d56:	2209      	movs	r2, #9
 8000d58:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d5a:	4b24      	ldr	r3, [pc, #144]	@ (8000dec <main+0x198>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000d60:	4b22      	ldr	r3, [pc, #136]	@ (8000dec <main+0x198>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_FD_CAN;
 8000d66:	4b21      	ldr	r3, [pc, #132]	@ (8000dec <main+0x198>)
 8000d68:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000d6c:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dec <main+0x198>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 8000d74:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <main+0x198>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	621a      	str	r2, [r3, #32]

  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x22;
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <main+0x19c>)
 8000d7c:	2222      	movs	r2, #34	@ 0x22
 8000d7e:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <main+0x19c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <main+0x19c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_12;
 8000d8c:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <main+0x19c>)
 8000d8e:	2209      	movs	r2, #9
 8000d90:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <main+0x19c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 8000d98:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <main+0x19c>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_FD_CAN;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <main+0x19c>)
 8000da0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000da4:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000da6:	4b12      	ldr	r3, [pc, #72]	@ (8000df0 <main+0x19c>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 8000dac:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <main+0x19c>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	621a      	str	r2, [r3, #32]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
 8000db2:	4b10      	ldr	r3, [pc, #64]	@ (8000df4 <main+0x1a0>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	1c5a      	adds	r2, r3, #1
 8000db8:	490e      	ldr	r1, [pc, #56]	@ (8000df4 <main+0x1a0>)
 8000dba:	600a      	str	r2, [r1, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	490e      	ldr	r1, [pc, #56]	@ (8000df8 <main+0x1a4>)
 8000dc0:	480e      	ldr	r0, [pc, #56]	@ (8000dfc <main+0x1a8>)
 8000dc2:	f008 fd31 	bl	8009828 <siprintf>
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK) {
 8000dc6:	4a0d      	ldr	r2, [pc, #52]	@ (8000dfc <main+0x1a8>)
 8000dc8:	4908      	ldr	r1, [pc, #32]	@ (8000dec <main+0x198>)
 8000dca:	4806      	ldr	r0, [pc, #24]	@ (8000de4 <main+0x190>)
 8000dcc:	f004 f8d1 	bl	8004f72 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <main+0x186>
		  Error_Handler();
 8000dd6:	f000 f8ad 	bl	8000f34 <Error_Handler>
	  }
	  HAL_Delay (1000);
 8000dda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000dde:	f000 fabd 	bl	800135c <HAL_Delay>
	  sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
 8000de2:	e7e6      	b.n	8000db2 <main+0x15e>
 8000de4:	24000164 	.word	0x24000164
 8000de8:	24000204 	.word	0x24000204
 8000dec:	240002c8 	.word	0x240002c8
 8000df0:	2400032c 	.word	0x2400032c
 8000df4:	240002bc 	.word	0x240002bc
 8000df8:	0800a18c 	.word	0x0800a18c
 8000dfc:	24000314 	.word	0x24000314

08000e00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b09c      	sub	sp, #112	@ 0x70
 8000e04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e0a:	224c      	movs	r2, #76	@ 0x4c
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f008 fd2c 	bl	800986c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e14:	1d3b      	adds	r3, r7, #4
 8000e16:	2220      	movs	r2, #32
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f008 fd26 	bl	800986c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e20:	2002      	movs	r0, #2
 8000e22:	f005 f991 	bl	8006148 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e26:	2300      	movs	r3, #0
 8000e28:	603b      	str	r3, [r7, #0]
 8000e2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ed8 <SystemClock_Config+0xd8>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	4a2a      	ldr	r2, [pc, #168]	@ (8000ed8 <SystemClock_Config+0xd8>)
 8000e30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e34:	6193      	str	r3, [r2, #24]
 8000e36:	4b28      	ldr	r3, [pc, #160]	@ (8000ed8 <SystemClock_Config+0xd8>)
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e42:	bf00      	nop
 8000e44:	4b24      	ldr	r3, [pc, #144]	@ (8000ed8 <SystemClock_Config+0xd8>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e50:	d1f8      	bne.n	8000e44 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e52:	2302      	movs	r3, #2
 8000e54:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000e5a:	2340      	movs	r3, #64	@ 0x40
 8000e5c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e62:	2300      	movs	r3, #0
 8000e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e66:	2304      	movs	r3, #4
 8000e68:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000e6a:	230c      	movs	r3, #12
 8000e6c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e72:	2302      	movs	r3, #2
 8000e74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e76:	2302      	movs	r3, #2
 8000e78:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000e7a:	230c      	movs	r3, #12
 8000e7c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f005 f996 	bl	80061bc <HAL_RCC_OscConfig>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e96:	f000 f84d 	bl	8000f34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9a:	233f      	movs	r3, #63	@ 0x3f
 8000e9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000eaa:	2340      	movs	r3, #64	@ 0x40
 8000eac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000eae:	2340      	movs	r3, #64	@ 0x40
 8000eb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eb6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000eb8:	2340      	movs	r3, #64	@ 0x40
 8000eba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	2102      	movs	r1, #2
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f005 fd55 	bl	8006970 <HAL_RCC_ClockConfig>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000ecc:	f000 f832 	bl	8000f34 <Error_Handler>
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	3770      	adds	r7, #112	@ 0x70
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	58024800 	.word	0x58024800

08000edc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ee2:	463b      	mov	r3, r7
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000eee:	f002 f88b 	bl	8003008 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000efe:	231f      	movs	r3, #31
 8000f00:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f02:	2387      	movs	r3, #135	@ 0x87
 8000f04:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f12:	2301      	movs	r3, #1
 8000f14:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f1e:	463b      	mov	r3, r7
 8000f20:	4618      	mov	r0, r3
 8000f22:	f002 f8a9 	bl	8003078 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f26:	2004      	movs	r0, #4
 8000f28:	f002 f886 	bl	8003038 <HAL_MPU_Enable>

}
 8000f2c:	bf00      	nop
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f38:	b672      	cpsid	i
}
 8000f3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <Error_Handler+0x8>

08000f40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f46:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <HAL_MspInit+0x30>)
 8000f48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f4c:	4a08      	ldr	r2, [pc, #32]	@ (8000f70 <HAL_MspInit+0x30>)
 8000f4e:	f043 0302 	orr.w	r3, r3, #2
 8000f52:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f56:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <HAL_MspInit+0x30>)
 8000f58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f5c:	f003 0302 	and.w	r3, r3, #2
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	58024400 	.word	0x58024400

08000f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <NMI_Handler+0x4>

08000f7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <HardFault_Handler+0x4>

08000f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <MemManage_Handler+0x4>

08000f8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <BusFault_Handler+0x4>

08000f94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <UsageFault_Handler+0x4>

08000f9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fca:	f000 f9a7 	bl	800131c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8000fd8:	4802      	ldr	r0, [pc, #8]	@ (8000fe4 <DMA1_Stream0_IRQHandler+0x10>)
 8000fda:	f002 fbe5 	bl	80037a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	240000ec 	.word	0x240000ec

08000fe8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000fec:	4802      	ldr	r0, [pc, #8]	@ (8000ff8 <FDCAN1_IT0_IRQHandler+0x10>)
 8000fee:	f004 fa01 	bl	80053f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	24000164 	.word	0x24000164

08000ffc <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001000:	4802      	ldr	r0, [pc, #8]	@ (800100c <FDCAN2_IT0_IRQHandler+0x10>)
 8001002:	f004 f9f7 	bl	80053f4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	24000204 	.word	0x24000204

08001010 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8001014:	4802      	ldr	r0, [pc, #8]	@ (8001020 <ADC3_IRQHandler+0x10>)
 8001016:	f000 fea5 	bl	8001d64 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	2400007c 	.word	0x2400007c

08001024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800102c:	4a14      	ldr	r2, [pc, #80]	@ (8001080 <_sbrk+0x5c>)
 800102e:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <_sbrk+0x60>)
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001038:	4b13      	ldr	r3, [pc, #76]	@ (8001088 <_sbrk+0x64>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d102      	bne.n	8001046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001040:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <_sbrk+0x64>)
 8001042:	4a12      	ldr	r2, [pc, #72]	@ (800108c <_sbrk+0x68>)
 8001044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001046:	4b10      	ldr	r3, [pc, #64]	@ (8001088 <_sbrk+0x64>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	429a      	cmp	r2, r3
 8001052:	d207      	bcs.n	8001064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001054:	f008 fc12 	bl	800987c <__errno>
 8001058:	4603      	mov	r3, r0
 800105a:	220c      	movs	r2, #12
 800105c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800105e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001062:	e009      	b.n	8001078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001064:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <_sbrk+0x64>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800106a:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <_sbrk+0x64>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	4a05      	ldr	r2, [pc, #20]	@ (8001088 <_sbrk+0x64>)
 8001074:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001076:	68fb      	ldr	r3, [r7, #12]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3718      	adds	r7, #24
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	24050000 	.word	0x24050000
 8001084:	00000400 	.word	0x00000400
 8001088:	24000390 	.word	0x24000390
 800108c:	240004e0 	.word	0x240004e0

08001090 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001094:	4b3e      	ldr	r3, [pc, #248]	@ (8001190 <SystemInit+0x100>)
 8001096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800109a:	4a3d      	ldr	r2, [pc, #244]	@ (8001190 <SystemInit+0x100>)
 800109c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010a4:	4b3b      	ldr	r3, [pc, #236]	@ (8001194 <SystemInit+0x104>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 030f 	and.w	r3, r3, #15
 80010ac:	2b06      	cmp	r3, #6
 80010ae:	d807      	bhi.n	80010c0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010b0:	4b38      	ldr	r3, [pc, #224]	@ (8001194 <SystemInit+0x104>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f023 030f 	bic.w	r3, r3, #15
 80010b8:	4a36      	ldr	r2, [pc, #216]	@ (8001194 <SystemInit+0x104>)
 80010ba:	f043 0307 	orr.w	r3, r3, #7
 80010be:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010c0:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <SystemInit+0x108>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a34      	ldr	r2, [pc, #208]	@ (8001198 <SystemInit+0x108>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010cc:	4b32      	ldr	r3, [pc, #200]	@ (8001198 <SystemInit+0x108>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010d2:	4b31      	ldr	r3, [pc, #196]	@ (8001198 <SystemInit+0x108>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	4930      	ldr	r1, [pc, #192]	@ (8001198 <SystemInit+0x108>)
 80010d8:	4b30      	ldr	r3, [pc, #192]	@ (800119c <SystemInit+0x10c>)
 80010da:	4013      	ands	r3, r2
 80010dc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010de:	4b2d      	ldr	r3, [pc, #180]	@ (8001194 <SystemInit+0x104>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 0308 	and.w	r3, r3, #8
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d007      	beq.n	80010fa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001194 <SystemInit+0x104>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f023 030f 	bic.w	r3, r3, #15
 80010f2:	4a28      	ldr	r2, [pc, #160]	@ (8001194 <SystemInit+0x104>)
 80010f4:	f043 0307 	orr.w	r3, r3, #7
 80010f8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010fa:	4b27      	ldr	r3, [pc, #156]	@ (8001198 <SystemInit+0x108>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001100:	4b25      	ldr	r3, [pc, #148]	@ (8001198 <SystemInit+0x108>)
 8001102:	2200      	movs	r2, #0
 8001104:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001106:	4b24      	ldr	r3, [pc, #144]	@ (8001198 <SystemInit+0x108>)
 8001108:	2200      	movs	r2, #0
 800110a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800110c:	4b22      	ldr	r3, [pc, #136]	@ (8001198 <SystemInit+0x108>)
 800110e:	4a24      	ldr	r2, [pc, #144]	@ (80011a0 <SystemInit+0x110>)
 8001110:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001112:	4b21      	ldr	r3, [pc, #132]	@ (8001198 <SystemInit+0x108>)
 8001114:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <SystemInit+0x114>)
 8001116:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001118:	4b1f      	ldr	r3, [pc, #124]	@ (8001198 <SystemInit+0x108>)
 800111a:	4a23      	ldr	r2, [pc, #140]	@ (80011a8 <SystemInit+0x118>)
 800111c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800111e:	4b1e      	ldr	r3, [pc, #120]	@ (8001198 <SystemInit+0x108>)
 8001120:	2200      	movs	r2, #0
 8001122:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001124:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <SystemInit+0x108>)
 8001126:	4a20      	ldr	r2, [pc, #128]	@ (80011a8 <SystemInit+0x118>)
 8001128:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800112a:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <SystemInit+0x108>)
 800112c:	2200      	movs	r2, #0
 800112e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001130:	4b19      	ldr	r3, [pc, #100]	@ (8001198 <SystemInit+0x108>)
 8001132:	4a1d      	ldr	r2, [pc, #116]	@ (80011a8 <SystemInit+0x118>)
 8001134:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001136:	4b18      	ldr	r3, [pc, #96]	@ (8001198 <SystemInit+0x108>)
 8001138:	2200      	movs	r2, #0
 800113a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800113c:	4b16      	ldr	r3, [pc, #88]	@ (8001198 <SystemInit+0x108>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a15      	ldr	r2, [pc, #84]	@ (8001198 <SystemInit+0x108>)
 8001142:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001146:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001148:	4b13      	ldr	r3, [pc, #76]	@ (8001198 <SystemInit+0x108>)
 800114a:	2200      	movs	r2, #0
 800114c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800114e:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <SystemInit+0x108>)
 8001150:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001154:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d113      	bne.n	8001184 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800115c:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <SystemInit+0x108>)
 800115e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001162:	4a0d      	ldr	r2, [pc, #52]	@ (8001198 <SystemInit+0x108>)
 8001164:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001168:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800116c:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <SystemInit+0x11c>)
 800116e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001172:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001174:	4b08      	ldr	r3, [pc, #32]	@ (8001198 <SystemInit+0x108>)
 8001176:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800117a:	4a07      	ldr	r2, [pc, #28]	@ (8001198 <SystemInit+0x108>)
 800117c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001180:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00
 8001194:	52002000 	.word	0x52002000
 8001198:	58024400 	.word	0x58024400
 800119c:	eaf6ed7f 	.word	0xeaf6ed7f
 80011a0:	02020200 	.word	0x02020200
 80011a4:	01ff0000 	.word	0x01ff0000
 80011a8:	01010280 	.word	0x01010280
 80011ac:	52004000 	.word	0x52004000

080011b0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80011b4:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <ExitRun0Mode+0x2c>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	4a08      	ldr	r2, [pc, #32]	@ (80011dc <ExitRun0Mode+0x2c>)
 80011ba:	f043 0302 	orr.w	r3, r3, #2
 80011be:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80011c0:	bf00      	nop
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <ExitRun0Mode+0x2c>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d0f9      	beq.n	80011c2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80011ce:	bf00      	nop
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	58024800 	.word	0x58024800

080011e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011e0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800121c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011e4:	f7ff ffe4 	bl	80011b0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011e8:	f7ff ff52 	bl	8001090 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011ec:	480c      	ldr	r0, [pc, #48]	@ (8001220 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ee:	490d      	ldr	r1, [pc, #52]	@ (8001224 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001228 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f4:	e002      	b.n	80011fc <LoopCopyDataInit>

080011f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011fa:	3304      	adds	r3, #4

080011fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001200:	d3f9      	bcc.n	80011f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001202:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001204:	4c0a      	ldr	r4, [pc, #40]	@ (8001230 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001208:	e001      	b.n	800120e <LoopFillZerobss>

0800120a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800120a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800120c:	3204      	adds	r2, #4

0800120e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800120e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001210:	d3fb      	bcc.n	800120a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001212:	f008 fb39 	bl	8009888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001216:	f7ff fd1d 	bl	8000c54 <main>
  bx  lr
 800121a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800121c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001220:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001224:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001228:	0800a250 	.word	0x0800a250
  ldr r2, =_sbss
 800122c:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001230:	240004e0 	.word	0x240004e0

08001234 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001234:	e7fe      	b.n	8001234 <ADC_IRQHandler>
	...

08001238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800123e:	2003      	movs	r0, #3
 8001240:	f001 fea2 	bl	8002f88 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001244:	f005 fd4a 	bl	8006cdc <HAL_RCC_GetSysClockFreq>
 8001248:	4602      	mov	r2, r0
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <HAL_Init+0x68>)
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	0a1b      	lsrs	r3, r3, #8
 8001250:	f003 030f 	and.w	r3, r3, #15
 8001254:	4913      	ldr	r1, [pc, #76]	@ (80012a4 <HAL_Init+0x6c>)
 8001256:	5ccb      	ldrb	r3, [r1, r3]
 8001258:	f003 031f 	and.w	r3, r3, #31
 800125c:	fa22 f303 	lsr.w	r3, r2, r3
 8001260:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001262:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <HAL_Init+0x68>)
 8001264:	699b      	ldr	r3, [r3, #24]
 8001266:	f003 030f 	and.w	r3, r3, #15
 800126a:	4a0e      	ldr	r2, [pc, #56]	@ (80012a4 <HAL_Init+0x6c>)
 800126c:	5cd3      	ldrb	r3, [r2, r3]
 800126e:	f003 031f 	and.w	r3, r3, #31
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	fa22 f303 	lsr.w	r3, r2, r3
 8001278:	4a0b      	ldr	r2, [pc, #44]	@ (80012a8 <HAL_Init+0x70>)
 800127a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800127c:	4a0b      	ldr	r2, [pc, #44]	@ (80012ac <HAL_Init+0x74>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001282:	200f      	movs	r0, #15
 8001284:	f000 f814 	bl	80012b0 <HAL_InitTick>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e002      	b.n	8001298 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001292:	f7ff fe55 	bl	8000f40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	58024400 	.word	0x58024400
 80012a4:	0800a1e4 	.word	0x0800a1e4
 80012a8:	24000004 	.word	0x24000004
 80012ac:	24000000 	.word	0x24000000

080012b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80012b8:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <HAL_InitTick+0x60>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e021      	b.n	8001308 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80012c4:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <HAL_InitTick+0x64>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <HAL_InitTick+0x60>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	4619      	mov	r1, r3
 80012ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 fe87 	bl	8002fee <HAL_SYSTICK_Config>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e00e      	b.n	8001308 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b0f      	cmp	r3, #15
 80012ee:	d80a      	bhi.n	8001306 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f0:	2200      	movs	r2, #0
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012f8:	f001 fe51 	bl	8002f9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012fc:	4a06      	ldr	r2, [pc, #24]	@ (8001318 <HAL_InitTick+0x68>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	e000      	b.n	8001308 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	2400000c 	.word	0x2400000c
 8001314:	24000000 	.word	0x24000000
 8001318:	24000008 	.word	0x24000008

0800131c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001320:	4b06      	ldr	r3, [pc, #24]	@ (800133c <HAL_IncTick+0x20>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <HAL_IncTick+0x24>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4413      	add	r3, r2
 800132c:	4a04      	ldr	r2, [pc, #16]	@ (8001340 <HAL_IncTick+0x24>)
 800132e:	6013      	str	r3, [r2, #0]
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	2400000c 	.word	0x2400000c
 8001340:	24000394 	.word	0x24000394

08001344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return uwTick;
 8001348:	4b03      	ldr	r3, [pc, #12]	@ (8001358 <HAL_GetTick+0x14>)
 800134a:	681b      	ldr	r3, [r3, #0]
}
 800134c:	4618      	mov	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	24000394 	.word	0x24000394

0800135c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001364:	f7ff ffee 	bl	8001344 <HAL_GetTick>
 8001368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001374:	d005      	beq.n	8001382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001376:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <HAL_Delay+0x44>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	461a      	mov	r2, r3
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4413      	add	r3, r2
 8001380:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001382:	bf00      	nop
 8001384:	f7ff ffde 	bl	8001344 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	68fa      	ldr	r2, [r7, #12]
 8001390:	429a      	cmp	r2, r3
 8001392:	d8f7      	bhi.n	8001384 <HAL_Delay+0x28>
  {
  }
}
 8001394:	bf00      	nop
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	2400000c 	.word	0x2400000c

080013a4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80013ae:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	43db      	mvns	r3, r3
 80013b6:	401a      	ands	r2, r3
 80013b8:	4904      	ldr	r1, [pc, #16]	@ (80013cc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	4313      	orrs	r3, r2
 80013be:	604b      	str	r3, [r1, #4]
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	58000400 	.word	0x58000400

080013d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	431a      	orrs	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	609a      	str	r2, [r3, #8]
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	431a      	orrs	r2, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	609a      	str	r2, [r3, #8]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001438:	b480      	push	{r7}
 800143a:	b087      	sub	sp, #28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a18      	ldr	r2, [pc, #96]	@ (80014a8 <LL_ADC_SetChannelPreselection+0x70>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d027      	beq.n	800149a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001450:	2b00      	cmp	r3, #0
 8001452:	d107      	bne.n	8001464 <LL_ADC_SetChannelPreselection+0x2c>
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	0e9b      	lsrs	r3, r3, #26
 8001458:	f003 031f 	and.w	r3, r3, #31
 800145c:	2201      	movs	r2, #1
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	e015      	b.n	8001490 <LL_ADC_SetChannelPreselection+0x58>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 800147a:	2320      	movs	r3, #32
 800147c:	e003      	b.n	8001486 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	fab3 f383 	clz	r3, r3
 8001484:	b2db      	uxtb	r3, r3
 8001486:	f003 031f 	and.w	r3, r3, #31
 800148a:	2201      	movs	r2, #1
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	69d2      	ldr	r2, [r2, #28]
 8001494:	431a      	orrs	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 800149a:	bf00      	nop
 800149c:	371c      	adds	r7, #28
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	58026000 	.word	0x58026000

080014ac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b087      	sub	sp, #28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
 80014b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	3360      	adds	r3, #96	@ 0x60
 80014be:	461a      	mov	r2, r3
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4a10      	ldr	r2, [pc, #64]	@ (800150c <LL_ADC_SetOffset+0x60>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d10b      	bne.n	80014e8 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	4313      	orrs	r3, r2
 80014de:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80014e6:	e00b      	b.n	8001500 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	430b      	orrs	r3, r1
 80014fa:	431a      	orrs	r2, r3
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	601a      	str	r2, [r3, #0]
}
 8001500:	bf00      	nop
 8001502:	371c      	adds	r7, #28
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	58026000 	.word	0x58026000

08001510 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3360      	adds	r3, #96	@ 0x60
 800151e:	461a      	mov	r2, r3
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	4413      	add	r3, r2
 8001526:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001530:	4618      	mov	r0, r3
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	f003 031f 	and.w	r3, r3, #31
 8001556:	6879      	ldr	r1, [r7, #4]
 8001558:	fa01 f303 	lsl.w	r3, r1, r3
 800155c:	431a      	orrs	r2, r3
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	611a      	str	r2, [r3, #16]
}
 8001562:	bf00      	nop
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
	...

08001570 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001570:	b480      	push	{r7}
 8001572:	b087      	sub	sp, #28
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4a0c      	ldr	r2, [pc, #48]	@ (80015b0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d00e      	beq.n	80015a2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	3360      	adds	r3, #96	@ 0x60
 8001588:	461a      	mov	r2, r3
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	431a      	orrs	r2, r3
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	601a      	str	r2, [r3, #0]
  }
}
 80015a2:	bf00      	nop
 80015a4:	371c      	adds	r7, #28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	58026000 	.word	0x58026000

080015b4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b087      	sub	sp, #28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4a0c      	ldr	r2, [pc, #48]	@ (80015f4 <LL_ADC_SetOffsetSaturation+0x40>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d10e      	bne.n	80015e6 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	3360      	adds	r3, #96	@ 0x60
 80015cc:	461a      	mov	r2, r3
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4413      	add	r3, r2
 80015d4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	431a      	orrs	r2, r3
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80015e6:	bf00      	nop
 80015e8:	371c      	adds	r7, #28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	58026000 	.word	0x58026000

080015f8 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b087      	sub	sp, #28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4a0c      	ldr	r2, [pc, #48]	@ (8001638 <LL_ADC_SetOffsetSign+0x40>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d10e      	bne.n	800162a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	3360      	adds	r3, #96	@ 0x60
 8001610:	461a      	mov	r2, r3
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	431a      	orrs	r2, r3
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800162a:	bf00      	nop
 800162c:	371c      	adds	r7, #28
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	58026000 	.word	0x58026000

0800163c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800163c:	b480      	push	{r7}
 800163e:	b087      	sub	sp, #28
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3360      	adds	r3, #96	@ 0x60
 800164c:	461a      	mov	r2, r3
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4413      	add	r3, r2
 8001654:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	4a0c      	ldr	r2, [pc, #48]	@ (800168c <LL_ADC_SetOffsetState+0x50>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d108      	bne.n	8001670 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	431a      	orrs	r2, r3
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800166e:	e007      	b.n	8001680 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	431a      	orrs	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	601a      	str	r2, [r3, #0]
}
 8001680:	bf00      	nop
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	58026000 	.word	0x58026000

08001690 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80016a4:	2301      	movs	r3, #1
 80016a6:	e000      	b.n	80016aa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr

080016b6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80016b6:	b480      	push	{r7}
 80016b8:	b087      	sub	sp, #28
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	60f8      	str	r0, [r7, #12]
 80016be:	60b9      	str	r1, [r7, #8]
 80016c0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	3330      	adds	r3, #48	@ 0x30
 80016c6:	461a      	mov	r2, r3
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	0a1b      	lsrs	r3, r3, #8
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	f003 030c 	and.w	r3, r3, #12
 80016d2:	4413      	add	r3, r2
 80016d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	f003 031f 	and.w	r3, r3, #31
 80016e0:	211f      	movs	r1, #31
 80016e2:	fa01 f303 	lsl.w	r3, r1, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	401a      	ands	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	0e9b      	lsrs	r3, r3, #26
 80016ee:	f003 011f 	and.w	r1, r3, #31
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	f003 031f 	and.w	r3, r3, #31
 80016f8:	fa01 f303 	lsl.w	r3, r1, r3
 80016fc:	431a      	orrs	r2, r3
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001702:	bf00      	nop
 8001704:	371c      	adds	r7, #28
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800170e:	b480      	push	{r7}
 8001710:	b083      	sub	sp, #12
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800171e:	2b00      	cmp	r3, #0
 8001720:	d101      	bne.n	8001726 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001734:	b480      	push	{r7}
 8001736:	b087      	sub	sp, #28
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	3314      	adds	r3, #20
 8001744:	461a      	mov	r2, r3
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	0e5b      	lsrs	r3, r3, #25
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	4413      	add	r3, r2
 8001752:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	0d1b      	lsrs	r3, r3, #20
 800175c:	f003 031f 	and.w	r3, r3, #31
 8001760:	2107      	movs	r1, #7
 8001762:	fa01 f303 	lsl.w	r3, r1, r3
 8001766:	43db      	mvns	r3, r3
 8001768:	401a      	ands	r2, r3
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	0d1b      	lsrs	r3, r3, #20
 800176e:	f003 031f 	and.w	r3, r3, #31
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	fa01 f303 	lsl.w	r3, r1, r3
 8001778:	431a      	orrs	r2, r3
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800177e:	bf00      	nop
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
	...

0800178c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	60f8      	str	r0, [r7, #12]
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4a1a      	ldr	r2, [pc, #104]	@ (8001804 <LL_ADC_SetChannelSingleDiff+0x78>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d115      	bne.n	80017cc <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017ac:	43db      	mvns	r3, r3
 80017ae:	401a      	ands	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f003 0318 	and.w	r3, r3, #24
 80017b6:	4914      	ldr	r1, [pc, #80]	@ (8001808 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80017b8:	40d9      	lsrs	r1, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	400b      	ands	r3, r1
 80017be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017c2:	431a      	orrs	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80017ca:	e014      	b.n	80017f6 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017d8:	43db      	mvns	r3, r3
 80017da:	401a      	ands	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f003 0318 	and.w	r3, r3, #24
 80017e2:	4909      	ldr	r1, [pc, #36]	@ (8001808 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80017e4:	40d9      	lsrs	r1, r3
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	400b      	ands	r3, r1
 80017ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017ee:	431a      	orrs	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80017f6:	bf00      	nop
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	58026000 	.word	0x58026000
 8001808:	000fffff 	.word	0x000fffff

0800180c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f003 031f 	and.w	r3, r3, #31
}
 800181c:	4618      	mov	r0, r3
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001852:	4013      	ands	r3, r2
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	6093      	str	r3, [r2, #8]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	5fffffc0 	.word	0x5fffffc0

08001868 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800187c:	d101      	bne.n	8001882 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	4b05      	ldr	r3, [pc, #20]	@ (80018b4 <LL_ADC_EnableInternalRegulator+0x24>)
 800189e:	4013      	ands	r3, r2
 80018a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	6fffffc0 	.word	0x6fffffc0

080018b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80018cc:	d101      	bne.n	80018d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80018ce:	2301      	movs	r3, #1
 80018d0:	e000      	b.n	80018d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d101      	bne.n	80018f8 <LL_ADC_IsEnabled+0x18>
 80018f4:	2301      	movs	r3, #1
 80018f6:	e000      	b.n	80018fa <LL_ADC_IsEnabled+0x1a>
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 0304 	and.w	r3, r3, #4
 8001916:	2b04      	cmp	r3, #4
 8001918:	d101      	bne.n	800191e <LL_ADC_REG_IsConversionOngoing+0x18>
 800191a:	2301      	movs	r3, #1
 800191c:	e000      	b.n	8001920 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b08      	cmp	r3, #8
 800193e:	d101      	bne.n	8001944 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001940:	2301      	movs	r3, #1
 8001942:	e000      	b.n	8001946 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
	...

08001954 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001954:	b590      	push	{r4, r7, lr}
 8001956:	b089      	sub	sp, #36	@ 0x24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001960:	2300      	movs	r3, #0
 8001962:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1ee      	b.n	8001d4c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001978:	2b00      	cmp	r3, #0
 800197a:	d109      	bne.n	8001990 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f7fe fda5 	bl	80004cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff67 	bl	8001868 <LL_ADC_IsDeepPowerDownEnabled>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d004      	beq.n	80019aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff4d 	bl	8001844 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ff82 	bl	80018b8 <LL_ADC_IsInternalRegulatorEnabled>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d114      	bne.n	80019e4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff ff66 	bl	8001890 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019c4:	4b8e      	ldr	r3, [pc, #568]	@ (8001c00 <HAL_ADC_Init+0x2ac>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	099b      	lsrs	r3, r3, #6
 80019ca:	4a8e      	ldr	r2, [pc, #568]	@ (8001c04 <HAL_ADC_Init+0x2b0>)
 80019cc:	fba2 2303 	umull	r2, r3, r2, r3
 80019d0:	099b      	lsrs	r3, r3, #6
 80019d2:	3301      	adds	r3, #1
 80019d4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019d6:	e002      	b.n	80019de <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	3b01      	subs	r3, #1
 80019dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d1f9      	bne.n	80019d8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff ff65 	bl	80018b8 <LL_ADC_IsInternalRegulatorEnabled>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d10d      	bne.n	8001a10 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f8:	f043 0210 	orr.w	r2, r3, #16
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a04:	f043 0201 	orr.w	r2, r3, #1
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff ff76 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8001a1a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a20:	f003 0310 	and.w	r3, r3, #16
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f040 8188 	bne.w	8001d3a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f040 8184 	bne.w	8001d3a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a36:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a3a:	f043 0202 	orr.w	r2, r3, #2
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff4a 	bl	80018e0 <LL_ADC_IsEnabled>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d136      	bne.n	8001ac0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a6c      	ldr	r2, [pc, #432]	@ (8001c08 <HAL_ADC_Init+0x2b4>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d004      	beq.n	8001a66 <HAL_ADC_Init+0x112>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a6a      	ldr	r2, [pc, #424]	@ (8001c0c <HAL_ADC_Init+0x2b8>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d10e      	bne.n	8001a84 <HAL_ADC_Init+0x130>
 8001a66:	4868      	ldr	r0, [pc, #416]	@ (8001c08 <HAL_ADC_Init+0x2b4>)
 8001a68:	f7ff ff3a 	bl	80018e0 <LL_ADC_IsEnabled>
 8001a6c:	4604      	mov	r4, r0
 8001a6e:	4867      	ldr	r0, [pc, #412]	@ (8001c0c <HAL_ADC_Init+0x2b8>)
 8001a70:	f7ff ff36 	bl	80018e0 <LL_ADC_IsEnabled>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4323      	orrs	r3, r4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	bf0c      	ite	eq
 8001a7c:	2301      	moveq	r3, #1
 8001a7e:	2300      	movne	r3, #0
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	e008      	b.n	8001a96 <HAL_ADC_Init+0x142>
 8001a84:	4862      	ldr	r0, [pc, #392]	@ (8001c10 <HAL_ADC_Init+0x2bc>)
 8001a86:	f7ff ff2b 	bl	80018e0 <LL_ADC_IsEnabled>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bf0c      	ite	eq
 8001a90:	2301      	moveq	r3, #1
 8001a92:	2300      	movne	r3, #0
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d012      	beq.n	8001ac0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a5a      	ldr	r2, [pc, #360]	@ (8001c08 <HAL_ADC_Init+0x2b4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d004      	beq.n	8001aae <HAL_ADC_Init+0x15a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a58      	ldr	r2, [pc, #352]	@ (8001c0c <HAL_ADC_Init+0x2b8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d101      	bne.n	8001ab2 <HAL_ADC_Init+0x15e>
 8001aae:	4a59      	ldr	r2, [pc, #356]	@ (8001c14 <HAL_ADC_Init+0x2c0>)
 8001ab0:	e000      	b.n	8001ab4 <HAL_ADC_Init+0x160>
 8001ab2:	4a59      	ldr	r2, [pc, #356]	@ (8001c18 <HAL_ADC_Init+0x2c4>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4610      	mov	r0, r2
 8001abc:	f7ff fc88 	bl	80013d0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a52      	ldr	r2, [pc, #328]	@ (8001c10 <HAL_ADC_Init+0x2bc>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d129      	bne.n	8001b1e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	7e5b      	ldrb	r3, [r3, #25]
 8001ace:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001ad4:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001ada:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	2b08      	cmp	r3, #8
 8001ae2:	d013      	beq.n	8001b0c <HAL_ADC_Init+0x1b8>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	2b0c      	cmp	r3, #12
 8001aea:	d00d      	beq.n	8001b08 <HAL_ADC_Init+0x1b4>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	2b1c      	cmp	r3, #28
 8001af2:	d007      	beq.n	8001b04 <HAL_ADC_Init+0x1b0>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	2b18      	cmp	r3, #24
 8001afa:	d101      	bne.n	8001b00 <HAL_ADC_Init+0x1ac>
 8001afc:	2318      	movs	r3, #24
 8001afe:	e006      	b.n	8001b0e <HAL_ADC_Init+0x1ba>
 8001b00:	2300      	movs	r3, #0
 8001b02:	e004      	b.n	8001b0e <HAL_ADC_Init+0x1ba>
 8001b04:	2310      	movs	r3, #16
 8001b06:	e002      	b.n	8001b0e <HAL_ADC_Init+0x1ba>
 8001b08:	2308      	movs	r3, #8
 8001b0a:	e000      	b.n	8001b0e <HAL_ADC_Init+0x1ba>
 8001b0c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001b0e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b16:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	e00e      	b.n	8001b3c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	7e5b      	ldrb	r3, [r3, #25]
 8001b22:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b28:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001b2e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b36:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d106      	bne.n	8001b54 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	045b      	lsls	r3, r3, #17
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d009      	beq.n	8001b70 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b60:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b68:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a26      	ldr	r2, [pc, #152]	@ (8001c10 <HAL_ADC_Init+0x2bc>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d115      	bne.n	8001ba6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	4b26      	ldr	r3, [pc, #152]	@ (8001c1c <HAL_ADC_Init+0x2c8>)
 8001b82:	4013      	ands	r3, r2
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6812      	ldr	r2, [r2, #0]
 8001b88:	69b9      	ldr	r1, [r7, #24]
 8001b8a:	430b      	orrs	r3, r1
 8001b8c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	611a      	str	r2, [r3, #16]
 8001ba4:	e009      	b.n	8001bba <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68da      	ldr	r2, [r3, #12]
 8001bac:	4b1c      	ldr	r3, [pc, #112]	@ (8001c20 <HAL_ADC_Init+0x2cc>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	69b9      	ldr	r1, [r7, #24]
 8001bb6:	430b      	orrs	r3, r1
 8001bb8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fea1 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8001bc4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff feae 	bl	800192c <LL_ADC_INJ_IsConversionOngoing>
 8001bd0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f040 808e 	bne.w	8001cf6 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f040 808a 	bne.w	8001cf6 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <HAL_ADC_Init+0x2bc>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d11b      	bne.n	8001c24 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	7e1b      	ldrb	r3, [r3, #24]
 8001bf0:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001bf8:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
 8001bfe:	e018      	b.n	8001c32 <HAL_ADC_Init+0x2de>
 8001c00:	24000000 	.word	0x24000000
 8001c04:	053e2d63 	.word	0x053e2d63
 8001c08:	40022000 	.word	0x40022000
 8001c0c:	40022100 	.word	0x40022100
 8001c10:	58026000 	.word	0x58026000
 8001c14:	40022300 	.word	0x40022300
 8001c18:	58026300 	.word	0x58026300
 8001c1c:	fff04007 	.word	0xfff04007
 8001c20:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	7e1b      	ldrb	r3, [r3, #24]
 8001c28:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68da      	ldr	r2, [r3, #12]
 8001c38:	4b46      	ldr	r3, [pc, #280]	@ (8001d54 <HAL_ADC_Init+0x400>)
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6812      	ldr	r2, [r2, #0]
 8001c40:	69b9      	ldr	r1, [r7, #24]
 8001c42:	430b      	orrs	r3, r1
 8001c44:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d137      	bne.n	8001cc0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c54:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a3f      	ldr	r2, [pc, #252]	@ (8001d58 <HAL_ADC_Init+0x404>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d116      	bne.n	8001c8e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	691a      	ldr	r2, [r3, #16]
 8001c66:	4b3d      	ldr	r3, [pc, #244]	@ (8001d5c <HAL_ADC_Init+0x408>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c72:	4311      	orrs	r1, r2
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c78:	4311      	orrs	r1, r2
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	431a      	orrs	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f042 0201 	orr.w	r2, r2, #1
 8001c8a:	611a      	str	r2, [r3, #16]
 8001c8c:	e020      	b.n	8001cd0 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	4b32      	ldr	r3, [pc, #200]	@ (8001d60 <HAL_ADC_Init+0x40c>)
 8001c96:	4013      	ands	r3, r2
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001c9c:	3a01      	subs	r2, #1
 8001c9e:	0411      	lsls	r1, r2, #16
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001ca4:	4311      	orrs	r1, r2
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001caa:	4311      	orrs	r1, r2
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f042 0201 	orr.w	r2, r2, #1
 8001cbc:	611a      	str	r2, [r3, #16]
 8001cbe:	e007      	b.n	8001cd0 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	691a      	ldr	r2, [r3, #16]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f022 0201 	bic.w	r2, r2, #1
 8001cce:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a1b      	ldr	r2, [pc, #108]	@ (8001d58 <HAL_ADC_Init+0x404>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d002      	beq.n	8001cf6 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f000 ff59 	bl	8002ba8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d10c      	bne.n	8001d18 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d04:	f023 010f 	bic.w	r1, r3, #15
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	69db      	ldr	r3, [r3, #28]
 8001d0c:	1e5a      	subs	r2, r3, #1
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	430a      	orrs	r2, r1
 8001d14:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d16:	e007      	b.n	8001d28 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 020f 	bic.w	r2, r2, #15
 8001d26:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2c:	f023 0303 	bic.w	r3, r3, #3
 8001d30:	f043 0201 	orr.w	r2, r3, #1
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	661a      	str	r2, [r3, #96]	@ 0x60
 8001d38:	e007      	b.n	8001d4a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d3e:	f043 0210 	orr.w	r2, r3, #16
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3724      	adds	r7, #36	@ 0x24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd90      	pop	{r4, r7, pc}
 8001d54:	ffffbffc 	.word	0xffffbffc
 8001d58:	58026000 	.word	0x58026000
 8001d5c:	fc00f81f 	.word	0xfc00f81f
 8001d60:	fc00f81e 	.word	0xfc00f81e

08001d64 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	@ 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a87      	ldr	r2, [pc, #540]	@ (8001fa4 <HAL_ADC_IRQHandler+0x240>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d004      	beq.n	8001d94 <HAL_ADC_IRQHandler+0x30>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a86      	ldr	r2, [pc, #536]	@ (8001fa8 <HAL_ADC_IRQHandler+0x244>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d101      	bne.n	8001d98 <HAL_ADC_IRQHandler+0x34>
 8001d94:	4b85      	ldr	r3, [pc, #532]	@ (8001fac <HAL_ADC_IRQHandler+0x248>)
 8001d96:	e000      	b.n	8001d9a <HAL_ADC_IRQHandler+0x36>
 8001d98:	4b85      	ldr	r3, [pc, #532]	@ (8001fb0 <HAL_ADC_IRQHandler+0x24c>)
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fd36 	bl	800180c <LL_ADC_GetMultimode>
 8001da0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d017      	beq.n	8001ddc <HAL_ADC_IRQHandler+0x78>
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d012      	beq.n	8001ddc <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dba:	f003 0310 	and.w	r3, r3, #16
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d105      	bne.n	8001dce <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dc6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f001 f800 	bl	8002dd4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d004      	beq.n	8001df0 <HAL_ADC_IRQHandler+0x8c>
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10a      	bne.n	8001e06 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	f000 8083 	beq.w	8001f02 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d07d      	beq.n	8001f02 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d105      	bne.n	8001e1e <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e16:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fc34 	bl	8001690 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d062      	beq.n	8001ef4 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a5d      	ldr	r2, [pc, #372]	@ (8001fa8 <HAL_ADC_IRQHandler+0x244>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d002      	beq.n	8001e3e <HAL_ADC_IRQHandler+0xda>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	e000      	b.n	8001e40 <HAL_ADC_IRQHandler+0xdc>
 8001e3e:	4b59      	ldr	r3, [pc, #356]	@ (8001fa4 <HAL_ADC_IRQHandler+0x240>)
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d008      	beq.n	8001e5a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d005      	beq.n	8001e5a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	2b05      	cmp	r3, #5
 8001e52:	d002      	beq.n	8001e5a <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2b09      	cmp	r3, #9
 8001e58:	d104      	bne.n	8001e64 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	623b      	str	r3, [r7, #32]
 8001e62:	e00c      	b.n	8001e7e <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a4f      	ldr	r2, [pc, #316]	@ (8001fa8 <HAL_ADC_IRQHandler+0x244>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d002      	beq.n	8001e74 <HAL_ADC_IRQHandler+0x110>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	e000      	b.n	8001e76 <HAL_ADC_IRQHandler+0x112>
 8001e74:	4b4b      	ldr	r3, [pc, #300]	@ (8001fa4 <HAL_ADC_IRQHandler+0x240>)
 8001e76:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001e7e:	6a3b      	ldr	r3, [r7, #32]
 8001e80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d135      	bne.n	8001ef4 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0308 	and.w	r3, r3, #8
 8001e92:	2b08      	cmp	r3, #8
 8001e94:	d12e      	bne.n	8001ef4 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff fd33 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d11a      	bne.n	8001edc <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 020c 	bic.w	r2, r2, #12
 8001eb4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d112      	bne.n	8001ef4 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ed2:	f043 0201 	orr.w	r2, r3, #1
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	661a      	str	r2, [r3, #96]	@ 0x60
 8001eda:	e00b      	b.n	8001ef4 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee0:	f043 0210 	orr.w	r2, r3, #16
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001eec:	f043 0201 	orr.w	r2, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7fe fdf7 	bl	8000ae8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	220c      	movs	r2, #12
 8001f00:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	f003 0320 	and.w	r3, r3, #32
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d004      	beq.n	8001f16 <HAL_ADC_IRQHandler+0x1b2>
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	f003 0320 	and.w	r3, r3, #32
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d10b      	bne.n	8001f2e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 80a0 	beq.w	8002062 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f000 809a 	beq.w	8002062 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f32:	f003 0310 	and.w	r3, r3, #16
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d105      	bne.n	8001f46 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f3e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7ff fbdf 	bl	800170e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001f50:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fb9a 	bl	8001690 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f5c:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a11      	ldr	r2, [pc, #68]	@ (8001fa8 <HAL_ADC_IRQHandler+0x244>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d002      	beq.n	8001f6e <HAL_ADC_IRQHandler+0x20a>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	e000      	b.n	8001f70 <HAL_ADC_IRQHandler+0x20c>
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa4 <HAL_ADC_IRQHandler+0x240>)
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6812      	ldr	r2, [r2, #0]
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d008      	beq.n	8001f8a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d005      	beq.n	8001f8a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	2b06      	cmp	r3, #6
 8001f82:	d002      	beq.n	8001f8a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	2b07      	cmp	r3, #7
 8001f88:	d104      	bne.n	8001f94 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	623b      	str	r3, [r7, #32]
 8001f92:	e014      	b.n	8001fbe <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a03      	ldr	r2, [pc, #12]	@ (8001fa8 <HAL_ADC_IRQHandler+0x244>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00a      	beq.n	8001fb4 <HAL_ADC_IRQHandler+0x250>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	e008      	b.n	8001fb6 <HAL_ADC_IRQHandler+0x252>
 8001fa4:	40022000 	.word	0x40022000
 8001fa8:	40022100 	.word	0x40022100
 8001fac:	40022300 	.word	0x40022300
 8001fb0:	58026300 	.word	0x58026300
 8001fb4:	4b84      	ldr	r3, [pc, #528]	@ (80021c8 <HAL_ADC_IRQHandler+0x464>)
 8001fb6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d047      	beq.n	8002054 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001fc4:	6a3b      	ldr	r3, [r7, #32]
 8001fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d007      	beq.n	8001fde <HAL_ADC_IRQHandler+0x27a>
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d03f      	beq.n	8002054 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001fd4:	6a3b      	ldr	r3, [r7, #32]
 8001fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d13a      	bne.n	8002054 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fe8:	2b40      	cmp	r3, #64	@ 0x40
 8001fea:	d133      	bne.n	8002054 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001fec:	6a3b      	ldr	r3, [r7, #32]
 8001fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d12e      	bne.n	8002054 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff fc96 	bl	800192c <LL_ADC_INJ_IsConversionOngoing>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d11a      	bne.n	800203c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002014:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800201a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202a:	2b00      	cmp	r3, #0
 800202c:	d112      	bne.n	8002054 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002032:	f043 0201 	orr.w	r2, r3, #1
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	661a      	str	r2, [r3, #96]	@ 0x60
 800203a:	e00b      	b.n	8002054 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002040:	f043 0210 	orr.w	r2, r3, #16
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800204c:	f043 0201 	orr.w	r2, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f000 fe95 	bl	8002d84 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2260      	movs	r2, #96	@ 0x60
 8002060:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002068:	2b00      	cmp	r3, #0
 800206a:	d011      	beq.n	8002090 <HAL_ADC_IRQHandler+0x32c>
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00c      	beq.n	8002090 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800207a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 f8a8 	bl	80021d8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2280      	movs	r2, #128	@ 0x80
 800208e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002096:	2b00      	cmp	r3, #0
 8002098:	d012      	beq.n	80020c0 <HAL_ADC_IRQHandler+0x35c>
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00d      	beq.n	80020c0 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020a8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f000 fe7b 	bl	8002dac <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020be:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d012      	beq.n	80020f0 <HAL_ADC_IRQHandler+0x38c>
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00d      	beq.n	80020f0 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 fe6d 	bl	8002dc0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	f003 0310 	and.w	r3, r3, #16
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d043      	beq.n	8002182 <HAL_ADC_IRQHandler+0x41e>
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	f003 0310 	and.w	r3, r3, #16
 8002100:	2b00      	cmp	r3, #0
 8002102:	d03e      	beq.n	8002182 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002108:	2b00      	cmp	r3, #0
 800210a:	d102      	bne.n	8002112 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800210c:	2301      	movs	r3, #1
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002110:	e021      	b.n	8002156 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d015      	beq.n	8002144 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a2a      	ldr	r2, [pc, #168]	@ (80021c8 <HAL_ADC_IRQHandler+0x464>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d004      	beq.n	800212c <HAL_ADC_IRQHandler+0x3c8>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a29      	ldr	r2, [pc, #164]	@ (80021cc <HAL_ADC_IRQHandler+0x468>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d101      	bne.n	8002130 <HAL_ADC_IRQHandler+0x3cc>
 800212c:	4b28      	ldr	r3, [pc, #160]	@ (80021d0 <HAL_ADC_IRQHandler+0x46c>)
 800212e:	e000      	b.n	8002132 <HAL_ADC_IRQHandler+0x3ce>
 8002130:	4b28      	ldr	r3, [pc, #160]	@ (80021d4 <HAL_ADC_IRQHandler+0x470>)
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fb78 	bl	8001828 <LL_ADC_GetMultiDMATransfer>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00b      	beq.n	8002156 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800213e:	2301      	movs	r3, #1
 8002140:	627b      	str	r3, [r7, #36]	@ 0x24
 8002142:	e008      	b.n	8002156 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002152:	2301      	movs	r3, #1
 8002154:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002158:	2b01      	cmp	r3, #1
 800215a:	d10e      	bne.n	800217a <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002160:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800216c:	f043 0202 	orr.w	r2, r3, #2
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 f839 	bl	80021ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2210      	movs	r2, #16
 8002180:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002188:	2b00      	cmp	r3, #0
 800218a:	d018      	beq.n	80021be <HAL_ADC_IRQHandler+0x45a>
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002192:	2b00      	cmp	r3, #0
 8002194:	d013      	beq.n	80021be <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800219a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021a6:	f043 0208 	orr.w	r2, r3, #8
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021b6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 fded 	bl	8002d98 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80021be:	bf00      	nop
 80021c0:	3728      	adds	r7, #40	@ 0x28
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40022000 	.word	0x40022000
 80021cc:	40022100 	.word	0x40022100
 80021d0:	40022300 	.word	0x40022300
 80021d4:	58026300 	.word	0x58026300

080021d8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002200:	b590      	push	{r4, r7, lr}
 8002202:	b0a5      	sub	sp, #148	@ 0x94
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800221a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	4aa4      	ldr	r2, [pc, #656]	@ (80024b4 <HAL_ADC_ConfigChannel+0x2b4>)
 8002222:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800222a:	2b01      	cmp	r3, #1
 800222c:	d102      	bne.n	8002234 <HAL_ADC_ConfigChannel+0x34>
 800222e:	2302      	movs	r3, #2
 8002230:	f000 bca2 	b.w	8002b78 <HAL_ADC_ConfigChannel+0x978>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff fb60 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	f040 8486 	bne.w	8002b5a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2b00      	cmp	r3, #0
 8002254:	db31      	blt.n	80022ba <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a97      	ldr	r2, [pc, #604]	@ (80024b8 <HAL_ADC_ConfigChannel+0x2b8>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d02c      	beq.n	80022ba <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002268:	2b00      	cmp	r3, #0
 800226a:	d108      	bne.n	800227e <HAL_ADC_ConfigChannel+0x7e>
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	0e9b      	lsrs	r3, r3, #26
 8002272:	f003 031f 	and.w	r3, r3, #31
 8002276:	2201      	movs	r2, #1
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	e016      	b.n	80022ac <HAL_ADC_ConfigChannel+0xac>
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002286:	fa93 f3a3 	rbit	r3, r3
 800228a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800228c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800228e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002290:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8002296:	2320      	movs	r3, #32
 8002298:	e003      	b.n	80022a2 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800229a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800229c:	fab3 f383 	clz	r3, r3
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	f003 031f 	and.w	r3, r3, #31
 80022a6:	2201      	movs	r2, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6812      	ldr	r2, [r2, #0]
 80022b0:	69d1      	ldr	r1, [r2, #28]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	6812      	ldr	r2, [r2, #0]
 80022b6:	430b      	orrs	r3, r1
 80022b8:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6859      	ldr	r1, [r3, #4]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	f7ff f9f5 	bl	80016b6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff fb18 	bl	8001906 <LL_ADC_REG_IsConversionOngoing>
 80022d6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff fb24 	bl	800192c <LL_ADC_INJ_IsConversionOngoing>
 80022e4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f040 824a 	bne.w	8002786 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f040 8245 	bne.w	8002786 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6818      	ldr	r0, [r3, #0]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	6819      	ldr	r1, [r3, #0]
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	461a      	mov	r2, r3
 800230a:	f7ff fa13 	bl	8001734 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a69      	ldr	r2, [pc, #420]	@ (80024b8 <HAL_ADC_ConfigChannel+0x2b8>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d10d      	bne.n	8002334 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	695a      	ldr	r2, [r3, #20]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002332:	e032      	b.n	800239a <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002334:	4b61      	ldr	r3, [pc, #388]	@ (80024bc <HAL_ADC_ConfigChannel+0x2bc>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800233c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002340:	d10b      	bne.n	800235a <HAL_ADC_ConfigChannel+0x15a>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	695a      	ldr	r2, [r3, #20]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	089b      	lsrs	r3, r3, #2
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	e01d      	b.n	8002396 <HAL_ADC_ConfigChannel+0x196>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	f003 0310 	and.w	r3, r3, #16
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10b      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x180>
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	695a      	ldr	r2, [r3, #20]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	089b      	lsrs	r3, r3, #2
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	e00a      	b.n	8002396 <HAL_ADC_ConfigChannel+0x196>
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	695a      	ldr	r2, [r3, #20]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	089b      	lsrs	r3, r3, #2
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	2b04      	cmp	r3, #4
 80023a0:	d048      	beq.n	8002434 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6818      	ldr	r0, [r3, #0]
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	6919      	ldr	r1, [r3, #16]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80023b2:	f7ff f87b 	bl	80014ac <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a3f      	ldr	r2, [pc, #252]	@ (80024b8 <HAL_ADC_ConfigChannel+0x2b8>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d119      	bne.n	80023f4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6818      	ldr	r0, [r3, #0]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	6919      	ldr	r1, [r3, #16]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	69db      	ldr	r3, [r3, #28]
 80023cc:	461a      	mov	r2, r3
 80023ce:	f7ff f913 	bl	80015f8 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6818      	ldr	r0, [r3, #0]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	6919      	ldr	r1, [r3, #16]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d102      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x1ea>
 80023e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023e8:	e000      	b.n	80023ec <HAL_ADC_ConfigChannel+0x1ec>
 80023ea:	2300      	movs	r3, #0
 80023ec:	461a      	mov	r2, r3
 80023ee:	f7ff f8e1 	bl	80015b4 <LL_ADC_SetOffsetSaturation>
 80023f2:	e1c8      	b.n	8002786 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6818      	ldr	r0, [r3, #0]
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	6919      	ldr	r1, [r3, #16]
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002402:	2b01      	cmp	r3, #1
 8002404:	d102      	bne.n	800240c <HAL_ADC_ConfigChannel+0x20c>
 8002406:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800240a:	e000      	b.n	800240e <HAL_ADC_ConfigChannel+0x20e>
 800240c:	2300      	movs	r3, #0
 800240e:	461a      	mov	r2, r3
 8002410:	f7ff f8ae 	bl	8001570 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	6919      	ldr	r1, [r3, #16]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	7e1b      	ldrb	r3, [r3, #24]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d102      	bne.n	800242a <HAL_ADC_ConfigChannel+0x22a>
 8002424:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002428:	e000      	b.n	800242c <HAL_ADC_ConfigChannel+0x22c>
 800242a:	2300      	movs	r3, #0
 800242c:	461a      	mov	r2, r3
 800242e:	f7ff f885 	bl	800153c <LL_ADC_SetDataRightShift>
 8002432:	e1a8      	b.n	8002786 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a1f      	ldr	r2, [pc, #124]	@ (80024b8 <HAL_ADC_ConfigChannel+0x2b8>)
 800243a:	4293      	cmp	r3, r2
 800243c:	f040 815b 	bne.w	80026f6 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2100      	movs	r1, #0
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff f862 	bl	8001510 <LL_ADC_GetOffsetChannel>
 800244c:	4603      	mov	r3, r0
 800244e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10a      	bne.n	800246c <HAL_ADC_ConfigChannel+0x26c>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2100      	movs	r1, #0
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff f857 	bl	8001510 <LL_ADC_GetOffsetChannel>
 8002462:	4603      	mov	r3, r0
 8002464:	0e9b      	lsrs	r3, r3, #26
 8002466:	f003 021f 	and.w	r2, r3, #31
 800246a:	e017      	b.n	800249c <HAL_ADC_ConfigChannel+0x29c>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2100      	movs	r1, #0
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff f84c 	bl	8001510 <LL_ADC_GetOffsetChannel>
 8002478:	4603      	mov	r3, r0
 800247a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800247e:	fa93 f3a3 	rbit	r3, r3
 8002482:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002486:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800248e:	2320      	movs	r3, #32
 8002490:	e003      	b.n	800249a <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002494:	fab3 f383 	clz	r3, r3
 8002498:	b2db      	uxtb	r3, r3
 800249a:	461a      	mov	r2, r3
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10b      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x2c0>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0e9b      	lsrs	r3, r3, #26
 80024ae:	f003 031f 	and.w	r3, r3, #31
 80024b2:	e017      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x2e4>
 80024b4:	47ff0000 	.word	0x47ff0000
 80024b8:	58026000 	.word	0x58026000
 80024bc:	5c001000 	.word	0x5c001000
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80024c8:	fa93 f3a3 	rbit	r3, r3
 80024cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80024ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024d0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80024d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80024d8:	2320      	movs	r3, #32
 80024da:	e003      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80024dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024de:	fab3 f383 	clz	r3, r3
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d106      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2200      	movs	r2, #0
 80024ee:	2100      	movs	r1, #0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff f8a3 	bl	800163c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2101      	movs	r1, #1
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff f807 	bl	8001510 <LL_ADC_GetOffsetChannel>
 8002502:	4603      	mov	r3, r0
 8002504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10a      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x322>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2101      	movs	r1, #1
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe fffc 	bl	8001510 <LL_ADC_GetOffsetChannel>
 8002518:	4603      	mov	r3, r0
 800251a:	0e9b      	lsrs	r3, r3, #26
 800251c:	f003 021f 	and.w	r2, r3, #31
 8002520:	e017      	b.n	8002552 <HAL_ADC_ConfigChannel+0x352>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2101      	movs	r1, #1
 8002528:	4618      	mov	r0, r3
 800252a:	f7fe fff1 	bl	8001510 <LL_ADC_GetOffsetChannel>
 800252e:	4603      	mov	r3, r0
 8002530:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002534:	fa93 f3a3 	rbit	r3, r3
 8002538:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800253a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800253c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800253e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002544:	2320      	movs	r3, #32
 8002546:	e003      	b.n	8002550 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002548:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800254a:	fab3 f383 	clz	r3, r3
 800254e:	b2db      	uxtb	r3, r3
 8002550:	461a      	mov	r2, r3
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800255a:	2b00      	cmp	r3, #0
 800255c:	d105      	bne.n	800256a <HAL_ADC_ConfigChannel+0x36a>
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	0e9b      	lsrs	r3, r3, #26
 8002564:	f003 031f 	and.w	r3, r3, #31
 8002568:	e011      	b.n	800258e <HAL_ADC_ConfigChannel+0x38e>
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002572:	fa93 f3a3 	rbit	r3, r3
 8002576:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800257a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800257c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002582:	2320      	movs	r3, #32
 8002584:	e003      	b.n	800258e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002588:	fab3 f383 	clz	r3, r3
 800258c:	b2db      	uxtb	r3, r3
 800258e:	429a      	cmp	r2, r3
 8002590:	d106      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2200      	movs	r2, #0
 8002598:	2101      	movs	r1, #1
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff f84e 	bl	800163c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2102      	movs	r1, #2
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fe ffb2 	bl	8001510 <LL_ADC_GetOffsetChannel>
 80025ac:	4603      	mov	r3, r0
 80025ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10a      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x3cc>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2102      	movs	r1, #2
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fe ffa7 	bl	8001510 <LL_ADC_GetOffsetChannel>
 80025c2:	4603      	mov	r3, r0
 80025c4:	0e9b      	lsrs	r3, r3, #26
 80025c6:	f003 021f 	and.w	r2, r3, #31
 80025ca:	e017      	b.n	80025fc <HAL_ADC_ConfigChannel+0x3fc>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2102      	movs	r1, #2
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe ff9c 	bl	8001510 <LL_ADC_GetOffsetChannel>
 80025d8:	4603      	mov	r3, r0
 80025da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025de:	fa93 f3a3 	rbit	r3, r3
 80025e2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80025e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80025e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80025ee:	2320      	movs	r3, #32
 80025f0:	e003      	b.n	80025fa <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80025f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025f4:	fab3 f383 	clz	r3, r3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	461a      	mov	r2, r3
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002604:	2b00      	cmp	r3, #0
 8002606:	d105      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x414>
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	0e9b      	lsrs	r3, r3, #26
 800260e:	f003 031f 	and.w	r3, r3, #31
 8002612:	e011      	b.n	8002638 <HAL_ADC_ConfigChannel+0x438>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800261c:	fa93 f3a3 	rbit	r3, r3
 8002620:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002624:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002628:	2b00      	cmp	r3, #0
 800262a:	d101      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800262c:	2320      	movs	r3, #32
 800262e:	e003      	b.n	8002638 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002632:	fab3 f383 	clz	r3, r3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	429a      	cmp	r2, r3
 800263a:	d106      	bne.n	800264a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2200      	movs	r2, #0
 8002642:	2102      	movs	r1, #2
 8002644:	4618      	mov	r0, r3
 8002646:	f7fe fff9 	bl	800163c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2103      	movs	r1, #3
 8002650:	4618      	mov	r0, r3
 8002652:	f7fe ff5d 	bl	8001510 <LL_ADC_GetOffsetChannel>
 8002656:	4603      	mov	r3, r0
 8002658:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10a      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x476>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2103      	movs	r1, #3
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe ff52 	bl	8001510 <LL_ADC_GetOffsetChannel>
 800266c:	4603      	mov	r3, r0
 800266e:	0e9b      	lsrs	r3, r3, #26
 8002670:	f003 021f 	and.w	r2, r3, #31
 8002674:	e017      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x4a6>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2103      	movs	r1, #3
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe ff47 	bl	8001510 <LL_ADC_GetOffsetChannel>
 8002682:	4603      	mov	r3, r0
 8002684:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002686:	6a3b      	ldr	r3, [r7, #32]
 8002688:	fa93 f3a3 	rbit	r3, r3
 800268c:	61fb      	str	r3, [r7, #28]
  return result;
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002698:	2320      	movs	r3, #32
 800269a:	e003      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800269c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269e:	fab3 f383 	clz	r3, r3
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d105      	bne.n	80026be <HAL_ADC_ConfigChannel+0x4be>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	0e9b      	lsrs	r3, r3, #26
 80026b8:	f003 031f 	and.w	r3, r3, #31
 80026bc:	e011      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x4e2>
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa93 f3a3 	rbit	r3, r3
 80026ca:	613b      	str	r3, [r7, #16]
  return result;
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80026d6:	2320      	movs	r3, #32
 80026d8:	e003      	b.n	80026e2 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	fab3 f383 	clz	r3, r3
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d14f      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2200      	movs	r2, #0
 80026ec:	2103      	movs	r1, #3
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe ffa4 	bl	800163c <LL_ADC_SetOffsetState>
 80026f4:	e047      	b.n	8002786 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	069b      	lsls	r3, r3, #26
 8002706:	429a      	cmp	r2, r3
 8002708:	d107      	bne.n	800271a <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002718:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002720:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	069b      	lsls	r3, r3, #26
 800272a:	429a      	cmp	r2, r3
 800272c:	d107      	bne.n	800273e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800273c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002744:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	069b      	lsls	r3, r3, #26
 800274e:	429a      	cmp	r2, r3
 8002750:	d107      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002760:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002768:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	069b      	lsls	r3, r3, #26
 8002772:	429a      	cmp	r2, r3
 8002774:	d107      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002784:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff f8a8 	bl	80018e0 <LL_ADC_IsEnabled>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	f040 81ea 	bne.w	8002b6c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6818      	ldr	r0, [r3, #0]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	6819      	ldr	r1, [r3, #0]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	461a      	mov	r2, r3
 80027a6:	f7fe fff1 	bl	800178c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	4a7a      	ldr	r2, [pc, #488]	@ (8002998 <HAL_ADC_ConfigChannel+0x798>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	f040 80e0 	bne.w	8002976 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4977      	ldr	r1, [pc, #476]	@ (800299c <HAL_ADC_ConfigChannel+0x79c>)
 80027c0:	428b      	cmp	r3, r1
 80027c2:	d147      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x654>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4975      	ldr	r1, [pc, #468]	@ (80029a0 <HAL_ADC_ConfigChannel+0x7a0>)
 80027ca:	428b      	cmp	r3, r1
 80027cc:	d040      	beq.n	8002850 <HAL_ADC_ConfigChannel+0x650>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4974      	ldr	r1, [pc, #464]	@ (80029a4 <HAL_ADC_ConfigChannel+0x7a4>)
 80027d4:	428b      	cmp	r3, r1
 80027d6:	d039      	beq.n	800284c <HAL_ADC_ConfigChannel+0x64c>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4972      	ldr	r1, [pc, #456]	@ (80029a8 <HAL_ADC_ConfigChannel+0x7a8>)
 80027de:	428b      	cmp	r3, r1
 80027e0:	d032      	beq.n	8002848 <HAL_ADC_ConfigChannel+0x648>
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4971      	ldr	r1, [pc, #452]	@ (80029ac <HAL_ADC_ConfigChannel+0x7ac>)
 80027e8:	428b      	cmp	r3, r1
 80027ea:	d02b      	beq.n	8002844 <HAL_ADC_ConfigChannel+0x644>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	496f      	ldr	r1, [pc, #444]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7b0>)
 80027f2:	428b      	cmp	r3, r1
 80027f4:	d024      	beq.n	8002840 <HAL_ADC_ConfigChannel+0x640>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	496e      	ldr	r1, [pc, #440]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7b4>)
 80027fc:	428b      	cmp	r3, r1
 80027fe:	d01d      	beq.n	800283c <HAL_ADC_ConfigChannel+0x63c>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	496c      	ldr	r1, [pc, #432]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b8>)
 8002806:	428b      	cmp	r3, r1
 8002808:	d016      	beq.n	8002838 <HAL_ADC_ConfigChannel+0x638>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	496b      	ldr	r1, [pc, #428]	@ (80029bc <HAL_ADC_ConfigChannel+0x7bc>)
 8002810:	428b      	cmp	r3, r1
 8002812:	d00f      	beq.n	8002834 <HAL_ADC_ConfigChannel+0x634>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4969      	ldr	r1, [pc, #420]	@ (80029c0 <HAL_ADC_ConfigChannel+0x7c0>)
 800281a:	428b      	cmp	r3, r1
 800281c:	d008      	beq.n	8002830 <HAL_ADC_ConfigChannel+0x630>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4968      	ldr	r1, [pc, #416]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002824:	428b      	cmp	r3, r1
 8002826:	d101      	bne.n	800282c <HAL_ADC_ConfigChannel+0x62c>
 8002828:	4b67      	ldr	r3, [pc, #412]	@ (80029c8 <HAL_ADC_ConfigChannel+0x7c8>)
 800282a:	e0a0      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 800282c:	2300      	movs	r3, #0
 800282e:	e09e      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002830:	4b66      	ldr	r3, [pc, #408]	@ (80029cc <HAL_ADC_ConfigChannel+0x7cc>)
 8002832:	e09c      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002834:	4b66      	ldr	r3, [pc, #408]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002836:	e09a      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002838:	4b60      	ldr	r3, [pc, #384]	@ (80029bc <HAL_ADC_ConfigChannel+0x7bc>)
 800283a:	e098      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 800283c:	4b5e      	ldr	r3, [pc, #376]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b8>)
 800283e:	e096      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002840:	4b64      	ldr	r3, [pc, #400]	@ (80029d4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002842:	e094      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002844:	4b64      	ldr	r3, [pc, #400]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002846:	e092      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002848:	4b64      	ldr	r3, [pc, #400]	@ (80029dc <HAL_ADC_ConfigChannel+0x7dc>)
 800284a:	e090      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 800284c:	4b64      	ldr	r3, [pc, #400]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7e0>)
 800284e:	e08e      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002850:	2301      	movs	r3, #1
 8002852:	e08c      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4962      	ldr	r1, [pc, #392]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7e4>)
 800285a:	428b      	cmp	r3, r1
 800285c:	d140      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x6e0>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	494f      	ldr	r1, [pc, #316]	@ (80029a0 <HAL_ADC_ConfigChannel+0x7a0>)
 8002864:	428b      	cmp	r3, r1
 8002866:	d039      	beq.n	80028dc <HAL_ADC_ConfigChannel+0x6dc>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	494d      	ldr	r1, [pc, #308]	@ (80029a4 <HAL_ADC_ConfigChannel+0x7a4>)
 800286e:	428b      	cmp	r3, r1
 8002870:	d032      	beq.n	80028d8 <HAL_ADC_ConfigChannel+0x6d8>
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	494c      	ldr	r1, [pc, #304]	@ (80029a8 <HAL_ADC_ConfigChannel+0x7a8>)
 8002878:	428b      	cmp	r3, r1
 800287a:	d02b      	beq.n	80028d4 <HAL_ADC_ConfigChannel+0x6d4>
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	494a      	ldr	r1, [pc, #296]	@ (80029ac <HAL_ADC_ConfigChannel+0x7ac>)
 8002882:	428b      	cmp	r3, r1
 8002884:	d024      	beq.n	80028d0 <HAL_ADC_ConfigChannel+0x6d0>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4949      	ldr	r1, [pc, #292]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7b0>)
 800288c:	428b      	cmp	r3, r1
 800288e:	d01d      	beq.n	80028cc <HAL_ADC_ConfigChannel+0x6cc>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4947      	ldr	r1, [pc, #284]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7b4>)
 8002896:	428b      	cmp	r3, r1
 8002898:	d016      	beq.n	80028c8 <HAL_ADC_ConfigChannel+0x6c8>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4946      	ldr	r1, [pc, #280]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b8>)
 80028a0:	428b      	cmp	r3, r1
 80028a2:	d00f      	beq.n	80028c4 <HAL_ADC_ConfigChannel+0x6c4>
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4944      	ldr	r1, [pc, #272]	@ (80029bc <HAL_ADC_ConfigChannel+0x7bc>)
 80028aa:	428b      	cmp	r3, r1
 80028ac:	d008      	beq.n	80028c0 <HAL_ADC_ConfigChannel+0x6c0>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4944      	ldr	r1, [pc, #272]	@ (80029c4 <HAL_ADC_ConfigChannel+0x7c4>)
 80028b4:	428b      	cmp	r3, r1
 80028b6:	d101      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x6bc>
 80028b8:	4b43      	ldr	r3, [pc, #268]	@ (80029c8 <HAL_ADC_ConfigChannel+0x7c8>)
 80028ba:	e058      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028bc:	2300      	movs	r3, #0
 80028be:	e056      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028c0:	4b43      	ldr	r3, [pc, #268]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7d0>)
 80028c2:	e054      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028c4:	4b3d      	ldr	r3, [pc, #244]	@ (80029bc <HAL_ADC_ConfigChannel+0x7bc>)
 80028c6:	e052      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028c8:	4b3b      	ldr	r3, [pc, #236]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b8>)
 80028ca:	e050      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028cc:	4b41      	ldr	r3, [pc, #260]	@ (80029d4 <HAL_ADC_ConfigChannel+0x7d4>)
 80028ce:	e04e      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028d0:	4b41      	ldr	r3, [pc, #260]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7d8>)
 80028d2:	e04c      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028d4:	4b41      	ldr	r3, [pc, #260]	@ (80029dc <HAL_ADC_ConfigChannel+0x7dc>)
 80028d6:	e04a      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028d8:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7e0>)
 80028da:	e048      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028dc:	2301      	movs	r3, #1
 80028de:	e046      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4940      	ldr	r1, [pc, #256]	@ (80029e8 <HAL_ADC_ConfigChannel+0x7e8>)
 80028e6:	428b      	cmp	r3, r1
 80028e8:	d140      	bne.n	800296c <HAL_ADC_ConfigChannel+0x76c>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	492c      	ldr	r1, [pc, #176]	@ (80029a0 <HAL_ADC_ConfigChannel+0x7a0>)
 80028f0:	428b      	cmp	r3, r1
 80028f2:	d039      	beq.n	8002968 <HAL_ADC_ConfigChannel+0x768>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	492a      	ldr	r1, [pc, #168]	@ (80029a4 <HAL_ADC_ConfigChannel+0x7a4>)
 80028fa:	428b      	cmp	r3, r1
 80028fc:	d032      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x764>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4929      	ldr	r1, [pc, #164]	@ (80029a8 <HAL_ADC_ConfigChannel+0x7a8>)
 8002904:	428b      	cmp	r3, r1
 8002906:	d02b      	beq.n	8002960 <HAL_ADC_ConfigChannel+0x760>
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4927      	ldr	r1, [pc, #156]	@ (80029ac <HAL_ADC_ConfigChannel+0x7ac>)
 800290e:	428b      	cmp	r3, r1
 8002910:	d024      	beq.n	800295c <HAL_ADC_ConfigChannel+0x75c>
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4926      	ldr	r1, [pc, #152]	@ (80029b0 <HAL_ADC_ConfigChannel+0x7b0>)
 8002918:	428b      	cmp	r3, r1
 800291a:	d01d      	beq.n	8002958 <HAL_ADC_ConfigChannel+0x758>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4924      	ldr	r1, [pc, #144]	@ (80029b4 <HAL_ADC_ConfigChannel+0x7b4>)
 8002922:	428b      	cmp	r3, r1
 8002924:	d016      	beq.n	8002954 <HAL_ADC_ConfigChannel+0x754>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4923      	ldr	r1, [pc, #140]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b8>)
 800292c:	428b      	cmp	r3, r1
 800292e:	d00f      	beq.n	8002950 <HAL_ADC_ConfigChannel+0x750>
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4926      	ldr	r1, [pc, #152]	@ (80029d0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002936:	428b      	cmp	r3, r1
 8002938:	d008      	beq.n	800294c <HAL_ADC_ConfigChannel+0x74c>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	492b      	ldr	r1, [pc, #172]	@ (80029ec <HAL_ADC_ConfigChannel+0x7ec>)
 8002940:	428b      	cmp	r3, r1
 8002942:	d101      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x748>
 8002944:	4b2a      	ldr	r3, [pc, #168]	@ (80029f0 <HAL_ADC_ConfigChannel+0x7f0>)
 8002946:	e012      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002948:	2300      	movs	r3, #0
 800294a:	e010      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 800294c:	4b27      	ldr	r3, [pc, #156]	@ (80029ec <HAL_ADC_ConfigChannel+0x7ec>)
 800294e:	e00e      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002950:	4b1a      	ldr	r3, [pc, #104]	@ (80029bc <HAL_ADC_ConfigChannel+0x7bc>)
 8002952:	e00c      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002954:	4b18      	ldr	r3, [pc, #96]	@ (80029b8 <HAL_ADC_ConfigChannel+0x7b8>)
 8002956:	e00a      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002958:	4b1e      	ldr	r3, [pc, #120]	@ (80029d4 <HAL_ADC_ConfigChannel+0x7d4>)
 800295a:	e008      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 800295c:	4b1e      	ldr	r3, [pc, #120]	@ (80029d8 <HAL_ADC_ConfigChannel+0x7d8>)
 800295e:	e006      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002960:	4b1e      	ldr	r3, [pc, #120]	@ (80029dc <HAL_ADC_ConfigChannel+0x7dc>)
 8002962:	e004      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002964:	4b1e      	ldr	r3, [pc, #120]	@ (80029e0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002966:	e002      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 8002968:	2301      	movs	r3, #1
 800296a:	e000      	b.n	800296e <HAL_ADC_ConfigChannel+0x76e>
 800296c:	2300      	movs	r3, #0
 800296e:	4619      	mov	r1, r3
 8002970:	4610      	mov	r0, r2
 8002972:	f7fe fd61 	bl	8001438 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2b00      	cmp	r3, #0
 800297c:	f280 80f6 	bge.w	8002b6c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a05      	ldr	r2, [pc, #20]	@ (800299c <HAL_ADC_ConfigChannel+0x79c>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d004      	beq.n	8002994 <HAL_ADC_ConfigChannel+0x794>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a15      	ldr	r2, [pc, #84]	@ (80029e4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d131      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x7f8>
 8002994:	4b17      	ldr	r3, [pc, #92]	@ (80029f4 <HAL_ADC_ConfigChannel+0x7f4>)
 8002996:	e030      	b.n	80029fa <HAL_ADC_ConfigChannel+0x7fa>
 8002998:	47ff0000 	.word	0x47ff0000
 800299c:	40022000 	.word	0x40022000
 80029a0:	04300002 	.word	0x04300002
 80029a4:	08600004 	.word	0x08600004
 80029a8:	0c900008 	.word	0x0c900008
 80029ac:	10c00010 	.word	0x10c00010
 80029b0:	14f00020 	.word	0x14f00020
 80029b4:	2a000400 	.word	0x2a000400
 80029b8:	2e300800 	.word	0x2e300800
 80029bc:	32601000 	.word	0x32601000
 80029c0:	43210000 	.word	0x43210000
 80029c4:	4b840000 	.word	0x4b840000
 80029c8:	4fb80000 	.word	0x4fb80000
 80029cc:	47520000 	.word	0x47520000
 80029d0:	36902000 	.word	0x36902000
 80029d4:	25b00200 	.word	0x25b00200
 80029d8:	21800100 	.word	0x21800100
 80029dc:	1d500080 	.word	0x1d500080
 80029e0:	19200040 	.word	0x19200040
 80029e4:	40022100 	.word	0x40022100
 80029e8:	58026000 	.word	0x58026000
 80029ec:	3ac04000 	.word	0x3ac04000
 80029f0:	3ef08000 	.word	0x3ef08000
 80029f4:	40022300 	.word	0x40022300
 80029f8:	4b61      	ldr	r3, [pc, #388]	@ (8002b80 <HAL_ADC_ConfigChannel+0x980>)
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7fe fd0e 	bl	800141c <LL_ADC_GetCommonPathInternalCh>
 8002a00:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a5f      	ldr	r2, [pc, #380]	@ (8002b84 <HAL_ADC_ConfigChannel+0x984>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d004      	beq.n	8002a16 <HAL_ADC_ConfigChannel+0x816>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a5d      	ldr	r2, [pc, #372]	@ (8002b88 <HAL_ADC_ConfigChannel+0x988>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d10e      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x834>
 8002a16:	485b      	ldr	r0, [pc, #364]	@ (8002b84 <HAL_ADC_ConfigChannel+0x984>)
 8002a18:	f7fe ff62 	bl	80018e0 <LL_ADC_IsEnabled>
 8002a1c:	4604      	mov	r4, r0
 8002a1e:	485a      	ldr	r0, [pc, #360]	@ (8002b88 <HAL_ADC_ConfigChannel+0x988>)
 8002a20:	f7fe ff5e 	bl	80018e0 <LL_ADC_IsEnabled>
 8002a24:	4603      	mov	r3, r0
 8002a26:	4323      	orrs	r3, r4
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	bf0c      	ite	eq
 8002a2c:	2301      	moveq	r3, #1
 8002a2e:	2300      	movne	r3, #0
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	e008      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x846>
 8002a34:	4855      	ldr	r0, [pc, #340]	@ (8002b8c <HAL_ADC_ConfigChannel+0x98c>)
 8002a36:	f7fe ff53 	bl	80018e0 <LL_ADC_IsEnabled>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d07d      	beq.n	8002b46 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a50      	ldr	r2, [pc, #320]	@ (8002b90 <HAL_ADC_ConfigChannel+0x990>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d130      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x8b6>
 8002a54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d12b      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a4a      	ldr	r2, [pc, #296]	@ (8002b8c <HAL_ADC_ConfigChannel+0x98c>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	f040 8081 	bne.w	8002b6c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a45      	ldr	r2, [pc, #276]	@ (8002b84 <HAL_ADC_ConfigChannel+0x984>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d004      	beq.n	8002a7e <HAL_ADC_ConfigChannel+0x87e>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a43      	ldr	r2, [pc, #268]	@ (8002b88 <HAL_ADC_ConfigChannel+0x988>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d101      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x882>
 8002a7e:	4a45      	ldr	r2, [pc, #276]	@ (8002b94 <HAL_ADC_ConfigChannel+0x994>)
 8002a80:	e000      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x884>
 8002a82:	4a3f      	ldr	r2, [pc, #252]	@ (8002b80 <HAL_ADC_ConfigChannel+0x980>)
 8002a84:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	4610      	mov	r0, r2
 8002a8e:	f7fe fcb2 	bl	80013f6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a92:	4b41      	ldr	r3, [pc, #260]	@ (8002b98 <HAL_ADC_ConfigChannel+0x998>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	099b      	lsrs	r3, r3, #6
 8002a98:	4a40      	ldr	r2, [pc, #256]	@ (8002b9c <HAL_ADC_ConfigChannel+0x99c>)
 8002a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9e:	099b      	lsrs	r3, r3, #6
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002aa6:	e002      	b.n	8002aae <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1f9      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ab4:	e05a      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a39      	ldr	r2, [pc, #228]	@ (8002ba0 <HAL_ADC_ConfigChannel+0x9a0>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d11e      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x8fe>
 8002ac0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ac2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d119      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a2f      	ldr	r2, [pc, #188]	@ (8002b8c <HAL_ADC_ConfigChannel+0x98c>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d14b      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8002b84 <HAL_ADC_ConfigChannel+0x984>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d004      	beq.n	8002ae8 <HAL_ADC_ConfigChannel+0x8e8>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a29      	ldr	r2, [pc, #164]	@ (8002b88 <HAL_ADC_ConfigChannel+0x988>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d101      	bne.n	8002aec <HAL_ADC_ConfigChannel+0x8ec>
 8002ae8:	4a2a      	ldr	r2, [pc, #168]	@ (8002b94 <HAL_ADC_ConfigChannel+0x994>)
 8002aea:	e000      	b.n	8002aee <HAL_ADC_ConfigChannel+0x8ee>
 8002aec:	4a24      	ldr	r2, [pc, #144]	@ (8002b80 <HAL_ADC_ConfigChannel+0x980>)
 8002aee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002af0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002af4:	4619      	mov	r1, r3
 8002af6:	4610      	mov	r0, r2
 8002af8:	f7fe fc7d 	bl	80013f6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002afc:	e036      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a28      	ldr	r2, [pc, #160]	@ (8002ba4 <HAL_ADC_ConfigChannel+0x9a4>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d131      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
 8002b08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d12c      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a1d      	ldr	r2, [pc, #116]	@ (8002b8c <HAL_ADC_ConfigChannel+0x98c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d127      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a18      	ldr	r2, [pc, #96]	@ (8002b84 <HAL_ADC_ConfigChannel+0x984>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d004      	beq.n	8002b30 <HAL_ADC_ConfigChannel+0x930>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a17      	ldr	r2, [pc, #92]	@ (8002b88 <HAL_ADC_ConfigChannel+0x988>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d101      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x934>
 8002b30:	4a18      	ldr	r2, [pc, #96]	@ (8002b94 <HAL_ADC_ConfigChannel+0x994>)
 8002b32:	e000      	b.n	8002b36 <HAL_ADC_ConfigChannel+0x936>
 8002b34:	4a12      	ldr	r2, [pc, #72]	@ (8002b80 <HAL_ADC_ConfigChannel+0x980>)
 8002b36:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4610      	mov	r0, r2
 8002b40:	f7fe fc59 	bl	80013f6 <LL_ADC_SetCommonPathInternalCh>
 8002b44:	e012      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b4a:	f043 0220 	orr.w	r2, r3, #32
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002b58:	e008      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b5e:	f043 0220 	orr.w	r2, r3, #32
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002b74:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3794      	adds	r7, #148	@ 0x94
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd90      	pop	{r4, r7, pc}
 8002b80:	58026300 	.word	0x58026300
 8002b84:	40022000 	.word	0x40022000
 8002b88:	40022100 	.word	0x40022100
 8002b8c:	58026000 	.word	0x58026000
 8002b90:	c7520000 	.word	0xc7520000
 8002b94:	40022300 	.word	0x40022300
 8002b98:	24000000 	.word	0x24000000
 8002b9c:	053e2d63 	.word	0x053e2d63
 8002ba0:	c3210000 	.word	0xc3210000
 8002ba4:	cb840000 	.word	0xcb840000

08002ba8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a6c      	ldr	r2, [pc, #432]	@ (8002d68 <ADC_ConfigureBoostMode+0x1c0>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d004      	beq.n	8002bc4 <ADC_ConfigureBoostMode+0x1c>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a6b      	ldr	r2, [pc, #428]	@ (8002d6c <ADC_ConfigureBoostMode+0x1c4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d109      	bne.n	8002bd8 <ADC_ConfigureBoostMode+0x30>
 8002bc4:	4b6a      	ldr	r3, [pc, #424]	@ (8002d70 <ADC_ConfigureBoostMode+0x1c8>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	bf14      	ite	ne
 8002bd0:	2301      	movne	r3, #1
 8002bd2:	2300      	moveq	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	e008      	b.n	8002bea <ADC_ConfigureBoostMode+0x42>
 8002bd8:	4b66      	ldr	r3, [pc, #408]	@ (8002d74 <ADC_ConfigureBoostMode+0x1cc>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	bf14      	ite	ne
 8002be4:	2301      	movne	r3, #1
 8002be6:	2300      	moveq	r3, #0
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d01c      	beq.n	8002c28 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002bee:	f004 f9ef 	bl	8006fd0 <HAL_RCC_GetHCLKFreq>
 8002bf2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002bfc:	d010      	beq.n	8002c20 <ADC_ConfigureBoostMode+0x78>
 8002bfe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c02:	d873      	bhi.n	8002cec <ADC_ConfigureBoostMode+0x144>
 8002c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c08:	d002      	beq.n	8002c10 <ADC_ConfigureBoostMode+0x68>
 8002c0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c0e:	d16d      	bne.n	8002cec <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	0c1b      	lsrs	r3, r3, #16
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1c:	60fb      	str	r3, [r7, #12]
        break;
 8002c1e:	e068      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	089b      	lsrs	r3, r3, #2
 8002c24:	60fb      	str	r3, [r7, #12]
        break;
 8002c26:	e064      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002c28:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002c2c:	f04f 0100 	mov.w	r1, #0
 8002c30:	f005 fbb4 	bl	800839c <HAL_RCCEx_GetPeriphCLKFreq>
 8002c34:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c3e:	d051      	beq.n	8002ce4 <ADC_ConfigureBoostMode+0x13c>
 8002c40:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c44:	d854      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c46:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c4a:	d047      	beq.n	8002cdc <ADC_ConfigureBoostMode+0x134>
 8002c4c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c50:	d84e      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c52:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c56:	d03d      	beq.n	8002cd4 <ADC_ConfigureBoostMode+0x12c>
 8002c58:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c5c:	d848      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c62:	d033      	beq.n	8002ccc <ADC_ConfigureBoostMode+0x124>
 8002c64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c68:	d842      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c6a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c6e:	d029      	beq.n	8002cc4 <ADC_ConfigureBoostMode+0x11c>
 8002c70:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c74:	d83c      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c76:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002c7a:	d01a      	beq.n	8002cb2 <ADC_ConfigureBoostMode+0x10a>
 8002c7c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002c80:	d836      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c82:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002c86:	d014      	beq.n	8002cb2 <ADC_ConfigureBoostMode+0x10a>
 8002c88:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002c8c:	d830      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c92:	d00e      	beq.n	8002cb2 <ADC_ConfigureBoostMode+0x10a>
 8002c94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c98:	d82a      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002c9a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002c9e:	d008      	beq.n	8002cb2 <ADC_ConfigureBoostMode+0x10a>
 8002ca0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ca4:	d824      	bhi.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
 8002ca6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002caa:	d002      	beq.n	8002cb2 <ADC_ConfigureBoostMode+0x10a>
 8002cac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002cb0:	d11e      	bne.n	8002cf0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	0c9b      	lsrs	r3, r3, #18
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc0:	60fb      	str	r3, [r7, #12]
        break;
 8002cc2:	e016      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	091b      	lsrs	r3, r3, #4
 8002cc8:	60fb      	str	r3, [r7, #12]
        break;
 8002cca:	e012      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	095b      	lsrs	r3, r3, #5
 8002cd0:	60fb      	str	r3, [r7, #12]
        break;
 8002cd2:	e00e      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	099b      	lsrs	r3, r3, #6
 8002cd8:	60fb      	str	r3, [r7, #12]
        break;
 8002cda:	e00a      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	09db      	lsrs	r3, r3, #7
 8002ce0:	60fb      	str	r3, [r7, #12]
        break;
 8002ce2:	e006      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	0a1b      	lsrs	r3, r3, #8
 8002ce8:	60fb      	str	r3, [r7, #12]
        break;
 8002cea:	e002      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002cec:	bf00      	nop
 8002cee:	e000      	b.n	8002cf2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002cf0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	085b      	lsrs	r3, r3, #1
 8002cf6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4a1f      	ldr	r2, [pc, #124]	@ (8002d78 <ADC_ConfigureBoostMode+0x1d0>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d808      	bhi.n	8002d12 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d0e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002d10:	e025      	b.n	8002d5e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	4a19      	ldr	r2, [pc, #100]	@ (8002d7c <ADC_ConfigureBoostMode+0x1d4>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d80a      	bhi.n	8002d30 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d2c:	609a      	str	r2, [r3, #8]
}
 8002d2e:	e016      	b.n	8002d5e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4a13      	ldr	r2, [pc, #76]	@ (8002d80 <ADC_ConfigureBoostMode+0x1d8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d80a      	bhi.n	8002d4e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d4a:	609a      	str	r2, [r3, #8]
}
 8002d4c:	e007      	b.n	8002d5e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002d5c:	609a      	str	r2, [r3, #8]
}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40022000 	.word	0x40022000
 8002d6c:	40022100 	.word	0x40022100
 8002d70:	40022300 	.word	0x40022300
 8002d74:	58026300 	.word	0x58026300
 8002d78:	005f5e10 	.word	0x005f5e10
 8002d7c:	00bebc20 	.word	0x00bebc20
 8002d80:	017d7840 	.word	0x017d7840

08002d84 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002df8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e28 <__NVIC_SetPriorityGrouping+0x40>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e04:	4013      	ands	r3, r2
 8002e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e10:	4b06      	ldr	r3, [pc, #24]	@ (8002e2c <__NVIC_SetPriorityGrouping+0x44>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e16:	4a04      	ldr	r2, [pc, #16]	@ (8002e28 <__NVIC_SetPriorityGrouping+0x40>)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	60d3      	str	r3, [r2, #12]
}
 8002e1c:	bf00      	nop
 8002e1e:	3714      	adds	r7, #20
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	e000ed00 	.word	0xe000ed00
 8002e2c:	05fa0000 	.word	0x05fa0000

08002e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e34:	4b04      	ldr	r3, [pc, #16]	@ (8002e48 <__NVIC_GetPriorityGrouping+0x18>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	0a1b      	lsrs	r3, r3, #8
 8002e3a:	f003 0307 	and.w	r3, r3, #7
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	e000ed00 	.word	0xe000ed00

08002e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	4603      	mov	r3, r0
 8002e54:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	db0b      	blt.n	8002e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	f003 021f 	and.w	r2, r3, #31
 8002e64:	4907      	ldr	r1, [pc, #28]	@ (8002e84 <__NVIC_EnableIRQ+0x38>)
 8002e66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e6a:	095b      	lsrs	r3, r3, #5
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	e000e100 	.word	0xe000e100

08002e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	6039      	str	r1, [r7, #0]
 8002e92:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	db0a      	blt.n	8002eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	490c      	ldr	r1, [pc, #48]	@ (8002ed4 <__NVIC_SetPriority+0x4c>)
 8002ea2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ea6:	0112      	lsls	r2, r2, #4
 8002ea8:	b2d2      	uxtb	r2, r2
 8002eaa:	440b      	add	r3, r1
 8002eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb0:	e00a      	b.n	8002ec8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	4908      	ldr	r1, [pc, #32]	@ (8002ed8 <__NVIC_SetPriority+0x50>)
 8002eb8:	88fb      	ldrh	r3, [r7, #6]
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	3b04      	subs	r3, #4
 8002ec0:	0112      	lsls	r2, r2, #4
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	761a      	strb	r2, [r3, #24]
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	e000e100 	.word	0xe000e100
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b089      	sub	sp, #36	@ 0x24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f1c3 0307 	rsb	r3, r3, #7
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	bf28      	it	cs
 8002efa:	2304      	movcs	r3, #4
 8002efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	3304      	adds	r3, #4
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d902      	bls.n	8002f0c <NVIC_EncodePriority+0x30>
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3b03      	subs	r3, #3
 8002f0a:	e000      	b.n	8002f0e <NVIC_EncodePriority+0x32>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43da      	mvns	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	401a      	ands	r2, r3
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2e:	43d9      	mvns	r1, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	4313      	orrs	r3, r2
         );
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3724      	adds	r7, #36	@ 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
	...

08002f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f54:	d301      	bcc.n	8002f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f56:	2301      	movs	r3, #1
 8002f58:	e00f      	b.n	8002f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f84 <SysTick_Config+0x40>)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f62:	210f      	movs	r1, #15
 8002f64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f68:	f7ff ff8e 	bl	8002e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f6c:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <SysTick_Config+0x40>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f72:	4b04      	ldr	r3, [pc, #16]	@ (8002f84 <SysTick_Config+0x40>)
 8002f74:	2207      	movs	r2, #7
 8002f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	e000e010 	.word	0xe000e010

08002f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f7ff ff29 	bl	8002de8 <__NVIC_SetPriorityGrouping>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b086      	sub	sp, #24
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	60b9      	str	r1, [r7, #8]
 8002fa8:	607a      	str	r2, [r7, #4]
 8002faa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fac:	f7ff ff40 	bl	8002e30 <__NVIC_GetPriorityGrouping>
 8002fb0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	68b9      	ldr	r1, [r7, #8]
 8002fb6:	6978      	ldr	r0, [r7, #20]
 8002fb8:	f7ff ff90 	bl	8002edc <NVIC_EncodePriority>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff ff5f 	bl	8002e88 <__NVIC_SetPriority>
}
 8002fca:	bf00      	nop
 8002fcc:	3718      	adds	r7, #24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b082      	sub	sp, #8
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	4603      	mov	r3, r0
 8002fda:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff ff33 	bl	8002e4c <__NVIC_EnableIRQ>
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b082      	sub	sp, #8
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7ff ffa4 	bl	8002f44 <SysTick_Config>
 8002ffc:	4603      	mov	r3, r0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800300c:	f3bf 8f5f 	dmb	sy
}
 8003010:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003012:	4b07      	ldr	r3, [pc, #28]	@ (8003030 <HAL_MPU_Disable+0x28>)
 8003014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003016:	4a06      	ldr	r2, [pc, #24]	@ (8003030 <HAL_MPU_Disable+0x28>)
 8003018:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800301c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800301e:	4b05      	ldr	r3, [pc, #20]	@ (8003034 <HAL_MPU_Disable+0x2c>)
 8003020:	2200      	movs	r2, #0
 8003022:	605a      	str	r2, [r3, #4]
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	e000ed00 	.word	0xe000ed00
 8003034:	e000ed90 	.word	0xe000ed90

08003038 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003040:	4a0b      	ldr	r2, [pc, #44]	@ (8003070 <HAL_MPU_Enable+0x38>)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f043 0301 	orr.w	r3, r3, #1
 8003048:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800304a:	4b0a      	ldr	r3, [pc, #40]	@ (8003074 <HAL_MPU_Enable+0x3c>)
 800304c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304e:	4a09      	ldr	r2, [pc, #36]	@ (8003074 <HAL_MPU_Enable+0x3c>)
 8003050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003054:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003056:	f3bf 8f4f 	dsb	sy
}
 800305a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800305c:	f3bf 8f6f 	isb	sy
}
 8003060:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	e000ed90 	.word	0xe000ed90
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	785a      	ldrb	r2, [r3, #1]
 8003084:	4b1b      	ldr	r3, [pc, #108]	@ (80030f4 <HAL_MPU_ConfigRegion+0x7c>)
 8003086:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003088:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <HAL_MPU_ConfigRegion+0x7c>)
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	4a19      	ldr	r2, [pc, #100]	@ (80030f4 <HAL_MPU_ConfigRegion+0x7c>)
 800308e:	f023 0301 	bic.w	r3, r3, #1
 8003092:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003094:	4a17      	ldr	r2, [pc, #92]	@ (80030f4 <HAL_MPU_ConfigRegion+0x7c>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	7b1b      	ldrb	r3, [r3, #12]
 80030a0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	7adb      	ldrb	r3, [r3, #11]
 80030a6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	7a9b      	ldrb	r3, [r3, #10]
 80030ae:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	7b5b      	ldrb	r3, [r3, #13]
 80030b6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	7b9b      	ldrb	r3, [r3, #14]
 80030be:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	7bdb      	ldrb	r3, [r3, #15]
 80030c6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	7a5b      	ldrb	r3, [r3, #9]
 80030ce:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	7a1b      	ldrb	r3, [r3, #8]
 80030d6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030d8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	7812      	ldrb	r2, [r2, #0]
 80030de:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030e0:	4a04      	ldr	r2, [pc, #16]	@ (80030f4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030e2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030e4:	6113      	str	r3, [r2, #16]
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	e000ed90 	.word	0xe000ed90

080030f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003100:	f7fe f920 	bl	8001344 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e312      	b.n	8003736 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a66      	ldr	r2, [pc, #408]	@ (80032b0 <HAL_DMA_Init+0x1b8>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d04a      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a65      	ldr	r2, [pc, #404]	@ (80032b4 <HAL_DMA_Init+0x1bc>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d045      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a63      	ldr	r2, [pc, #396]	@ (80032b8 <HAL_DMA_Init+0x1c0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d040      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a62      	ldr	r2, [pc, #392]	@ (80032bc <HAL_DMA_Init+0x1c4>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d03b      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a60      	ldr	r2, [pc, #384]	@ (80032c0 <HAL_DMA_Init+0x1c8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d036      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a5f      	ldr	r2, [pc, #380]	@ (80032c4 <HAL_DMA_Init+0x1cc>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d031      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a5d      	ldr	r2, [pc, #372]	@ (80032c8 <HAL_DMA_Init+0x1d0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d02c      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a5c      	ldr	r2, [pc, #368]	@ (80032cc <HAL_DMA_Init+0x1d4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d027      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a5a      	ldr	r2, [pc, #360]	@ (80032d0 <HAL_DMA_Init+0x1d8>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d022      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a59      	ldr	r2, [pc, #356]	@ (80032d4 <HAL_DMA_Init+0x1dc>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d01d      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a57      	ldr	r2, [pc, #348]	@ (80032d8 <HAL_DMA_Init+0x1e0>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d018      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a56      	ldr	r2, [pc, #344]	@ (80032dc <HAL_DMA_Init+0x1e4>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d013      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a54      	ldr	r2, [pc, #336]	@ (80032e0 <HAL_DMA_Init+0x1e8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d00e      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a53      	ldr	r2, [pc, #332]	@ (80032e4 <HAL_DMA_Init+0x1ec>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d009      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a51      	ldr	r2, [pc, #324]	@ (80032e8 <HAL_DMA_Init+0x1f0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d004      	beq.n	80031b0 <HAL_DMA_Init+0xb8>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a50      	ldr	r2, [pc, #320]	@ (80032ec <HAL_DMA_Init+0x1f4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d101      	bne.n	80031b4 <HAL_DMA_Init+0xbc>
 80031b0:	2301      	movs	r3, #1
 80031b2:	e000      	b.n	80031b6 <HAL_DMA_Init+0xbe>
 80031b4:	2300      	movs	r3, #0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 813c 	beq.w	8003434 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2202      	movs	r2, #2
 80031c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a37      	ldr	r2, [pc, #220]	@ (80032b0 <HAL_DMA_Init+0x1b8>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d04a      	beq.n	800326c <HAL_DMA_Init+0x174>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a36      	ldr	r2, [pc, #216]	@ (80032b4 <HAL_DMA_Init+0x1bc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d045      	beq.n	800326c <HAL_DMA_Init+0x174>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a34      	ldr	r2, [pc, #208]	@ (80032b8 <HAL_DMA_Init+0x1c0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d040      	beq.n	800326c <HAL_DMA_Init+0x174>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a33      	ldr	r2, [pc, #204]	@ (80032bc <HAL_DMA_Init+0x1c4>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d03b      	beq.n	800326c <HAL_DMA_Init+0x174>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a31      	ldr	r2, [pc, #196]	@ (80032c0 <HAL_DMA_Init+0x1c8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d036      	beq.n	800326c <HAL_DMA_Init+0x174>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a30      	ldr	r2, [pc, #192]	@ (80032c4 <HAL_DMA_Init+0x1cc>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d031      	beq.n	800326c <HAL_DMA_Init+0x174>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a2e      	ldr	r2, [pc, #184]	@ (80032c8 <HAL_DMA_Init+0x1d0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d02c      	beq.n	800326c <HAL_DMA_Init+0x174>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a2d      	ldr	r2, [pc, #180]	@ (80032cc <HAL_DMA_Init+0x1d4>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d027      	beq.n	800326c <HAL_DMA_Init+0x174>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a2b      	ldr	r2, [pc, #172]	@ (80032d0 <HAL_DMA_Init+0x1d8>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d022      	beq.n	800326c <HAL_DMA_Init+0x174>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2a      	ldr	r2, [pc, #168]	@ (80032d4 <HAL_DMA_Init+0x1dc>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d01d      	beq.n	800326c <HAL_DMA_Init+0x174>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a28      	ldr	r2, [pc, #160]	@ (80032d8 <HAL_DMA_Init+0x1e0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d018      	beq.n	800326c <HAL_DMA_Init+0x174>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a27      	ldr	r2, [pc, #156]	@ (80032dc <HAL_DMA_Init+0x1e4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d013      	beq.n	800326c <HAL_DMA_Init+0x174>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a25      	ldr	r2, [pc, #148]	@ (80032e0 <HAL_DMA_Init+0x1e8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d00e      	beq.n	800326c <HAL_DMA_Init+0x174>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a24      	ldr	r2, [pc, #144]	@ (80032e4 <HAL_DMA_Init+0x1ec>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d009      	beq.n	800326c <HAL_DMA_Init+0x174>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a22      	ldr	r2, [pc, #136]	@ (80032e8 <HAL_DMA_Init+0x1f0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d004      	beq.n	800326c <HAL_DMA_Init+0x174>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a21      	ldr	r2, [pc, #132]	@ (80032ec <HAL_DMA_Init+0x1f4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d108      	bne.n	800327e <HAL_DMA_Init+0x186>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 0201 	bic.w	r2, r2, #1
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	e007      	b.n	800328e <HAL_DMA_Init+0x196>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0201 	bic.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800328e:	e02f      	b.n	80032f0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003290:	f7fe f858 	bl	8001344 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b05      	cmp	r3, #5
 800329c:	d928      	bls.n	80032f0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2220      	movs	r2, #32
 80032a2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2203      	movs	r2, #3
 80032a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e242      	b.n	8003736 <HAL_DMA_Init+0x63e>
 80032b0:	40020010 	.word	0x40020010
 80032b4:	40020028 	.word	0x40020028
 80032b8:	40020040 	.word	0x40020040
 80032bc:	40020058 	.word	0x40020058
 80032c0:	40020070 	.word	0x40020070
 80032c4:	40020088 	.word	0x40020088
 80032c8:	400200a0 	.word	0x400200a0
 80032cc:	400200b8 	.word	0x400200b8
 80032d0:	40020410 	.word	0x40020410
 80032d4:	40020428 	.word	0x40020428
 80032d8:	40020440 	.word	0x40020440
 80032dc:	40020458 	.word	0x40020458
 80032e0:	40020470 	.word	0x40020470
 80032e4:	40020488 	.word	0x40020488
 80032e8:	400204a0 	.word	0x400204a0
 80032ec:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1c8      	bne.n	8003290 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4b83      	ldr	r3, [pc, #524]	@ (8003518 <HAL_DMA_Init+0x420>)
 800330a:	4013      	ands	r3, r2
 800330c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003316:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003322:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800332e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	4313      	orrs	r3, r2
 800333a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003340:	2b04      	cmp	r3, #4
 8003342:	d107      	bne.n	8003354 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334c:	4313      	orrs	r3, r2
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	4313      	orrs	r3, r2
 8003352:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	2b28      	cmp	r3, #40	@ 0x28
 800335a:	d903      	bls.n	8003364 <HAL_DMA_Init+0x26c>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b2e      	cmp	r3, #46	@ 0x2e
 8003362:	d91f      	bls.n	80033a4 <HAL_DMA_Init+0x2ac>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	2b3e      	cmp	r3, #62	@ 0x3e
 800336a:	d903      	bls.n	8003374 <HAL_DMA_Init+0x27c>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b42      	cmp	r3, #66	@ 0x42
 8003372:	d917      	bls.n	80033a4 <HAL_DMA_Init+0x2ac>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b46      	cmp	r3, #70	@ 0x46
 800337a:	d903      	bls.n	8003384 <HAL_DMA_Init+0x28c>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b48      	cmp	r3, #72	@ 0x48
 8003382:	d90f      	bls.n	80033a4 <HAL_DMA_Init+0x2ac>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b4e      	cmp	r3, #78	@ 0x4e
 800338a:	d903      	bls.n	8003394 <HAL_DMA_Init+0x29c>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b52      	cmp	r3, #82	@ 0x52
 8003392:	d907      	bls.n	80033a4 <HAL_DMA_Init+0x2ac>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	2b73      	cmp	r3, #115	@ 0x73
 800339a:	d905      	bls.n	80033a8 <HAL_DMA_Init+0x2b0>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b77      	cmp	r3, #119	@ 0x77
 80033a2:	d801      	bhi.n	80033a8 <HAL_DMA_Init+0x2b0>
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <HAL_DMA_Init+0x2b2>
 80033a8:	2300      	movs	r3, #0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033b4:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f023 0307 	bic.w	r3, r3, #7
 80033cc:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d117      	bne.n	8003410 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00e      	beq.n	8003410 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f001 f9b4 	bl	8004760 <DMA_CheckFifoParam>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d008      	beq.n	8003410 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2240      	movs	r2, #64	@ 0x40
 8003402:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e192      	b.n	8003736 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f001 f8ef 	bl	80045fc <DMA_CalcBaseAndBitshift>
 800341e:	4603      	mov	r3, r0
 8003420:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003426:	f003 031f 	and.w	r3, r3, #31
 800342a:	223f      	movs	r2, #63	@ 0x3f
 800342c:	409a      	lsls	r2, r3
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	609a      	str	r2, [r3, #8]
 8003432:	e0c8      	b.n	80035c6 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a38      	ldr	r2, [pc, #224]	@ (800351c <HAL_DMA_Init+0x424>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d022      	beq.n	8003484 <HAL_DMA_Init+0x38c>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a37      	ldr	r2, [pc, #220]	@ (8003520 <HAL_DMA_Init+0x428>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d01d      	beq.n	8003484 <HAL_DMA_Init+0x38c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a35      	ldr	r2, [pc, #212]	@ (8003524 <HAL_DMA_Init+0x42c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d018      	beq.n	8003484 <HAL_DMA_Init+0x38c>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a34      	ldr	r2, [pc, #208]	@ (8003528 <HAL_DMA_Init+0x430>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d013      	beq.n	8003484 <HAL_DMA_Init+0x38c>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a32      	ldr	r2, [pc, #200]	@ (800352c <HAL_DMA_Init+0x434>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d00e      	beq.n	8003484 <HAL_DMA_Init+0x38c>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a31      	ldr	r2, [pc, #196]	@ (8003530 <HAL_DMA_Init+0x438>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d009      	beq.n	8003484 <HAL_DMA_Init+0x38c>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a2f      	ldr	r2, [pc, #188]	@ (8003534 <HAL_DMA_Init+0x43c>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d004      	beq.n	8003484 <HAL_DMA_Init+0x38c>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a2e      	ldr	r2, [pc, #184]	@ (8003538 <HAL_DMA_Init+0x440>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d101      	bne.n	8003488 <HAL_DMA_Init+0x390>
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <HAL_DMA_Init+0x392>
 8003488:	2300      	movs	r3, #0
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 8092 	beq.w	80035b4 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a21      	ldr	r2, [pc, #132]	@ (800351c <HAL_DMA_Init+0x424>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d021      	beq.n	80034de <HAL_DMA_Init+0x3e6>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a20      	ldr	r2, [pc, #128]	@ (8003520 <HAL_DMA_Init+0x428>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d01c      	beq.n	80034de <HAL_DMA_Init+0x3e6>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003524 <HAL_DMA_Init+0x42c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d017      	beq.n	80034de <HAL_DMA_Init+0x3e6>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003528 <HAL_DMA_Init+0x430>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d012      	beq.n	80034de <HAL_DMA_Init+0x3e6>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1b      	ldr	r2, [pc, #108]	@ (800352c <HAL_DMA_Init+0x434>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d00d      	beq.n	80034de <HAL_DMA_Init+0x3e6>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1a      	ldr	r2, [pc, #104]	@ (8003530 <HAL_DMA_Init+0x438>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d008      	beq.n	80034de <HAL_DMA_Init+0x3e6>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a18      	ldr	r2, [pc, #96]	@ (8003534 <HAL_DMA_Init+0x43c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d003      	beq.n	80034de <HAL_DMA_Init+0x3e6>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a17      	ldr	r2, [pc, #92]	@ (8003538 <HAL_DMA_Init+0x440>)
 80034dc:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2202      	movs	r2, #2
 80034e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80034f6:	697a      	ldr	r2, [r7, #20]
 80034f8:	4b10      	ldr	r3, [pc, #64]	@ (800353c <HAL_DMA_Init+0x444>)
 80034fa:	4013      	ands	r3, r2
 80034fc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b40      	cmp	r3, #64	@ 0x40
 8003504:	d01c      	beq.n	8003540 <HAL_DMA_Init+0x448>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2b80      	cmp	r3, #128	@ 0x80
 800350c:	d102      	bne.n	8003514 <HAL_DMA_Init+0x41c>
 800350e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003512:	e016      	b.n	8003542 <HAL_DMA_Init+0x44a>
 8003514:	2300      	movs	r3, #0
 8003516:	e014      	b.n	8003542 <HAL_DMA_Init+0x44a>
 8003518:	fe10803f 	.word	0xfe10803f
 800351c:	58025408 	.word	0x58025408
 8003520:	5802541c 	.word	0x5802541c
 8003524:	58025430 	.word	0x58025430
 8003528:	58025444 	.word	0x58025444
 800352c:	58025458 	.word	0x58025458
 8003530:	5802546c 	.word	0x5802546c
 8003534:	58025480 	.word	0x58025480
 8003538:	58025494 	.word	0x58025494
 800353c:	fffe000f 	.word	0xfffe000f
 8003540:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	68d2      	ldr	r2, [r2, #12]
 8003546:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003548:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003550:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003558:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003560:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003568:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a1b      	ldr	r3, [r3, #32]
 800356e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003570:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	4313      	orrs	r3, r2
 8003576:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	461a      	mov	r2, r3
 8003586:	4b6e      	ldr	r3, [pc, #440]	@ (8003740 <HAL_DMA_Init+0x648>)
 8003588:	4413      	add	r3, r2
 800358a:	4a6e      	ldr	r2, [pc, #440]	@ (8003744 <HAL_DMA_Init+0x64c>)
 800358c:	fba2 2303 	umull	r2, r3, r2, r3
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	009a      	lsls	r2, r3, #2
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f001 f82f 	bl	80045fc <DMA_CalcBaseAndBitshift>
 800359e:	4603      	mov	r3, r0
 80035a0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a6:	f003 031f 	and.w	r3, r3, #31
 80035aa:	2201      	movs	r2, #1
 80035ac:	409a      	lsls	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	605a      	str	r2, [r3, #4]
 80035b2:	e008      	b.n	80035c6 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2240      	movs	r2, #64	@ 0x40
 80035b8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2203      	movs	r2, #3
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e0b7      	b.n	8003736 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a5f      	ldr	r2, [pc, #380]	@ (8003748 <HAL_DMA_Init+0x650>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d072      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a5d      	ldr	r2, [pc, #372]	@ (800374c <HAL_DMA_Init+0x654>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d06d      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a5c      	ldr	r2, [pc, #368]	@ (8003750 <HAL_DMA_Init+0x658>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d068      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a5a      	ldr	r2, [pc, #360]	@ (8003754 <HAL_DMA_Init+0x65c>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d063      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a59      	ldr	r2, [pc, #356]	@ (8003758 <HAL_DMA_Init+0x660>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d05e      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a57      	ldr	r2, [pc, #348]	@ (800375c <HAL_DMA_Init+0x664>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d059      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a56      	ldr	r2, [pc, #344]	@ (8003760 <HAL_DMA_Init+0x668>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d054      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a54      	ldr	r2, [pc, #336]	@ (8003764 <HAL_DMA_Init+0x66c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d04f      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a53      	ldr	r2, [pc, #332]	@ (8003768 <HAL_DMA_Init+0x670>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d04a      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a51      	ldr	r2, [pc, #324]	@ (800376c <HAL_DMA_Init+0x674>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d045      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a50      	ldr	r2, [pc, #320]	@ (8003770 <HAL_DMA_Init+0x678>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d040      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a4e      	ldr	r2, [pc, #312]	@ (8003774 <HAL_DMA_Init+0x67c>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d03b      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a4d      	ldr	r2, [pc, #308]	@ (8003778 <HAL_DMA_Init+0x680>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d036      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a4b      	ldr	r2, [pc, #300]	@ (800377c <HAL_DMA_Init+0x684>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d031      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a4a      	ldr	r2, [pc, #296]	@ (8003780 <HAL_DMA_Init+0x688>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d02c      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a48      	ldr	r2, [pc, #288]	@ (8003784 <HAL_DMA_Init+0x68c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d027      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a47      	ldr	r2, [pc, #284]	@ (8003788 <HAL_DMA_Init+0x690>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d022      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a45      	ldr	r2, [pc, #276]	@ (800378c <HAL_DMA_Init+0x694>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d01d      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a44      	ldr	r2, [pc, #272]	@ (8003790 <HAL_DMA_Init+0x698>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d018      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a42      	ldr	r2, [pc, #264]	@ (8003794 <HAL_DMA_Init+0x69c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d013      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a41      	ldr	r2, [pc, #260]	@ (8003798 <HAL_DMA_Init+0x6a0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d00e      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a3f      	ldr	r2, [pc, #252]	@ (800379c <HAL_DMA_Init+0x6a4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d009      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a3e      	ldr	r2, [pc, #248]	@ (80037a0 <HAL_DMA_Init+0x6a8>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d004      	beq.n	80036b6 <HAL_DMA_Init+0x5be>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a3c      	ldr	r2, [pc, #240]	@ (80037a4 <HAL_DMA_Init+0x6ac>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d101      	bne.n	80036ba <HAL_DMA_Init+0x5c2>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <HAL_DMA_Init+0x5c4>
 80036ba:	2300      	movs	r3, #0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d032      	beq.n	8003726 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f001 f8c9 	bl	8004858 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2b80      	cmp	r3, #128	@ 0x80
 80036cc:	d102      	bne.n	80036d4 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80036e8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d010      	beq.n	8003714 <HAL_DMA_Init+0x61c>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d80c      	bhi.n	8003714 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f001 f946 	bl	800498c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003710:	605a      	str	r2, [r3, #4]
 8003712:	e008      	b.n	8003726 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	a7fdabf8 	.word	0xa7fdabf8
 8003744:	cccccccd 	.word	0xcccccccd
 8003748:	40020010 	.word	0x40020010
 800374c:	40020028 	.word	0x40020028
 8003750:	40020040 	.word	0x40020040
 8003754:	40020058 	.word	0x40020058
 8003758:	40020070 	.word	0x40020070
 800375c:	40020088 	.word	0x40020088
 8003760:	400200a0 	.word	0x400200a0
 8003764:	400200b8 	.word	0x400200b8
 8003768:	40020410 	.word	0x40020410
 800376c:	40020428 	.word	0x40020428
 8003770:	40020440 	.word	0x40020440
 8003774:	40020458 	.word	0x40020458
 8003778:	40020470 	.word	0x40020470
 800377c:	40020488 	.word	0x40020488
 8003780:	400204a0 	.word	0x400204a0
 8003784:	400204b8 	.word	0x400204b8
 8003788:	58025408 	.word	0x58025408
 800378c:	5802541c 	.word	0x5802541c
 8003790:	58025430 	.word	0x58025430
 8003794:	58025444 	.word	0x58025444
 8003798:	58025458 	.word	0x58025458
 800379c:	5802546c 	.word	0x5802546c
 80037a0:	58025480 	.word	0x58025480
 80037a4:	58025494 	.word	0x58025494

080037a8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08a      	sub	sp, #40	@ 0x28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037b4:	4b67      	ldr	r3, [pc, #412]	@ (8003954 <HAL_DMA_IRQHandler+0x1ac>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a67      	ldr	r2, [pc, #412]	@ (8003958 <HAL_DMA_IRQHandler+0x1b0>)
 80037ba:	fba2 2303 	umull	r2, r3, r2, r3
 80037be:	0a9b      	lsrs	r3, r3, #10
 80037c0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037cc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a5f      	ldr	r2, [pc, #380]	@ (800395c <HAL_DMA_IRQHandler+0x1b4>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d04a      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a5d      	ldr	r2, [pc, #372]	@ (8003960 <HAL_DMA_IRQHandler+0x1b8>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d045      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a5c      	ldr	r2, [pc, #368]	@ (8003964 <HAL_DMA_IRQHandler+0x1bc>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d040      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a5a      	ldr	r2, [pc, #360]	@ (8003968 <HAL_DMA_IRQHandler+0x1c0>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d03b      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a59      	ldr	r2, [pc, #356]	@ (800396c <HAL_DMA_IRQHandler+0x1c4>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d036      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a57      	ldr	r2, [pc, #348]	@ (8003970 <HAL_DMA_IRQHandler+0x1c8>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d031      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a56      	ldr	r2, [pc, #344]	@ (8003974 <HAL_DMA_IRQHandler+0x1cc>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d02c      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a54      	ldr	r2, [pc, #336]	@ (8003978 <HAL_DMA_IRQHandler+0x1d0>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d027      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a53      	ldr	r2, [pc, #332]	@ (800397c <HAL_DMA_IRQHandler+0x1d4>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d022      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a51      	ldr	r2, [pc, #324]	@ (8003980 <HAL_DMA_IRQHandler+0x1d8>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d01d      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a50      	ldr	r2, [pc, #320]	@ (8003984 <HAL_DMA_IRQHandler+0x1dc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d018      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a4e      	ldr	r2, [pc, #312]	@ (8003988 <HAL_DMA_IRQHandler+0x1e0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d013      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a4d      	ldr	r2, [pc, #308]	@ (800398c <HAL_DMA_IRQHandler+0x1e4>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d00e      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a4b      	ldr	r2, [pc, #300]	@ (8003990 <HAL_DMA_IRQHandler+0x1e8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d009      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a4a      	ldr	r2, [pc, #296]	@ (8003994 <HAL_DMA_IRQHandler+0x1ec>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d004      	beq.n	800387a <HAL_DMA_IRQHandler+0xd2>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a48      	ldr	r2, [pc, #288]	@ (8003998 <HAL_DMA_IRQHandler+0x1f0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d101      	bne.n	800387e <HAL_DMA_IRQHandler+0xd6>
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <HAL_DMA_IRQHandler+0xd8>
 800387e:	2300      	movs	r3, #0
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 842b 	beq.w	80040dc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388a:	f003 031f 	and.w	r3, r3, #31
 800388e:	2208      	movs	r2, #8
 8003890:	409a      	lsls	r2, r3
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	4013      	ands	r3, r2
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 80a2 	beq.w	80039e0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a2e      	ldr	r2, [pc, #184]	@ (800395c <HAL_DMA_IRQHandler+0x1b4>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d04a      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a2d      	ldr	r2, [pc, #180]	@ (8003960 <HAL_DMA_IRQHandler+0x1b8>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d045      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003964 <HAL_DMA_IRQHandler+0x1bc>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d040      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a2a      	ldr	r2, [pc, #168]	@ (8003968 <HAL_DMA_IRQHandler+0x1c0>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d03b      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a28      	ldr	r2, [pc, #160]	@ (800396c <HAL_DMA_IRQHandler+0x1c4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d036      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a27      	ldr	r2, [pc, #156]	@ (8003970 <HAL_DMA_IRQHandler+0x1c8>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d031      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a25      	ldr	r2, [pc, #148]	@ (8003974 <HAL_DMA_IRQHandler+0x1cc>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d02c      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a24      	ldr	r2, [pc, #144]	@ (8003978 <HAL_DMA_IRQHandler+0x1d0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d027      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a22      	ldr	r2, [pc, #136]	@ (800397c <HAL_DMA_IRQHandler+0x1d4>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d022      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a21      	ldr	r2, [pc, #132]	@ (8003980 <HAL_DMA_IRQHandler+0x1d8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d01d      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a1f      	ldr	r2, [pc, #124]	@ (8003984 <HAL_DMA_IRQHandler+0x1dc>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d018      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1e      	ldr	r2, [pc, #120]	@ (8003988 <HAL_DMA_IRQHandler+0x1e0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d013      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a1c      	ldr	r2, [pc, #112]	@ (800398c <HAL_DMA_IRQHandler+0x1e4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d00e      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a1b      	ldr	r2, [pc, #108]	@ (8003990 <HAL_DMA_IRQHandler+0x1e8>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d009      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a19      	ldr	r2, [pc, #100]	@ (8003994 <HAL_DMA_IRQHandler+0x1ec>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d004      	beq.n	800393c <HAL_DMA_IRQHandler+0x194>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a18      	ldr	r2, [pc, #96]	@ (8003998 <HAL_DMA_IRQHandler+0x1f0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d12f      	bne.n	800399c <HAL_DMA_IRQHandler+0x1f4>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0304 	and.w	r3, r3, #4
 8003946:	2b00      	cmp	r3, #0
 8003948:	bf14      	ite	ne
 800394a:	2301      	movne	r3, #1
 800394c:	2300      	moveq	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	e02e      	b.n	80039b0 <HAL_DMA_IRQHandler+0x208>
 8003952:	bf00      	nop
 8003954:	24000000 	.word	0x24000000
 8003958:	1b4e81b5 	.word	0x1b4e81b5
 800395c:	40020010 	.word	0x40020010
 8003960:	40020028 	.word	0x40020028
 8003964:	40020040 	.word	0x40020040
 8003968:	40020058 	.word	0x40020058
 800396c:	40020070 	.word	0x40020070
 8003970:	40020088 	.word	0x40020088
 8003974:	400200a0 	.word	0x400200a0
 8003978:	400200b8 	.word	0x400200b8
 800397c:	40020410 	.word	0x40020410
 8003980:	40020428 	.word	0x40020428
 8003984:	40020440 	.word	0x40020440
 8003988:	40020458 	.word	0x40020458
 800398c:	40020470 	.word	0x40020470
 8003990:	40020488 	.word	0x40020488
 8003994:	400204a0 	.word	0x400204a0
 8003998:	400204b8 	.word	0x400204b8
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0308 	and.w	r3, r3, #8
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	bf14      	ite	ne
 80039aa:	2301      	movne	r3, #1
 80039ac:	2300      	moveq	r3, #0
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d015      	beq.n	80039e0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0204 	bic.w	r2, r2, #4
 80039c2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c8:	f003 031f 	and.w	r3, r3, #31
 80039cc:	2208      	movs	r2, #8
 80039ce:	409a      	lsls	r2, r3
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d8:	f043 0201 	orr.w	r2, r3, #1
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e4:	f003 031f 	and.w	r3, r3, #31
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	fa22 f303 	lsr.w	r3, r2, r3
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d06e      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a69      	ldr	r2, [pc, #420]	@ (8003ba0 <HAL_DMA_IRQHandler+0x3f8>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d04a      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a67      	ldr	r2, [pc, #412]	@ (8003ba4 <HAL_DMA_IRQHandler+0x3fc>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d045      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a66      	ldr	r2, [pc, #408]	@ (8003ba8 <HAL_DMA_IRQHandler+0x400>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d040      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a64      	ldr	r2, [pc, #400]	@ (8003bac <HAL_DMA_IRQHandler+0x404>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d03b      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a63      	ldr	r2, [pc, #396]	@ (8003bb0 <HAL_DMA_IRQHandler+0x408>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d036      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a61      	ldr	r2, [pc, #388]	@ (8003bb4 <HAL_DMA_IRQHandler+0x40c>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d031      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a60      	ldr	r2, [pc, #384]	@ (8003bb8 <HAL_DMA_IRQHandler+0x410>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d02c      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a5e      	ldr	r2, [pc, #376]	@ (8003bbc <HAL_DMA_IRQHandler+0x414>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d027      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a5d      	ldr	r2, [pc, #372]	@ (8003bc0 <HAL_DMA_IRQHandler+0x418>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d022      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a5b      	ldr	r2, [pc, #364]	@ (8003bc4 <HAL_DMA_IRQHandler+0x41c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d01d      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a5a      	ldr	r2, [pc, #360]	@ (8003bc8 <HAL_DMA_IRQHandler+0x420>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d018      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a58      	ldr	r2, [pc, #352]	@ (8003bcc <HAL_DMA_IRQHandler+0x424>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d013      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a57      	ldr	r2, [pc, #348]	@ (8003bd0 <HAL_DMA_IRQHandler+0x428>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d00e      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a55      	ldr	r2, [pc, #340]	@ (8003bd4 <HAL_DMA_IRQHandler+0x42c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d009      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a54      	ldr	r2, [pc, #336]	@ (8003bd8 <HAL_DMA_IRQHandler+0x430>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d004      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x2ee>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a52      	ldr	r2, [pc, #328]	@ (8003bdc <HAL_DMA_IRQHandler+0x434>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d10a      	bne.n	8003aac <HAL_DMA_IRQHandler+0x304>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695b      	ldr	r3, [r3, #20]
 8003a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf14      	ite	ne
 8003aa4:	2301      	movne	r3, #1
 8003aa6:	2300      	moveq	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	e003      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x30c>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00d      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003abc:	f003 031f 	and.w	r3, r3, #31
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	409a      	lsls	r2, r3
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003acc:	f043 0202 	orr.w	r2, r3, #2
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad8:	f003 031f 	and.w	r3, r3, #31
 8003adc:	2204      	movs	r2, #4
 8003ade:	409a      	lsls	r2, r3
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 808f 	beq.w	8003c08 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a2c      	ldr	r2, [pc, #176]	@ (8003ba0 <HAL_DMA_IRQHandler+0x3f8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d04a      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a2a      	ldr	r2, [pc, #168]	@ (8003ba4 <HAL_DMA_IRQHandler+0x3fc>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d045      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a29      	ldr	r2, [pc, #164]	@ (8003ba8 <HAL_DMA_IRQHandler+0x400>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d040      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a27      	ldr	r2, [pc, #156]	@ (8003bac <HAL_DMA_IRQHandler+0x404>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d03b      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a26      	ldr	r2, [pc, #152]	@ (8003bb0 <HAL_DMA_IRQHandler+0x408>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d036      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a24      	ldr	r2, [pc, #144]	@ (8003bb4 <HAL_DMA_IRQHandler+0x40c>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d031      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a23      	ldr	r2, [pc, #140]	@ (8003bb8 <HAL_DMA_IRQHandler+0x410>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d02c      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a21      	ldr	r2, [pc, #132]	@ (8003bbc <HAL_DMA_IRQHandler+0x414>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d027      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a20      	ldr	r2, [pc, #128]	@ (8003bc0 <HAL_DMA_IRQHandler+0x418>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d022      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc4 <HAL_DMA_IRQHandler+0x41c>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d01d      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a1d      	ldr	r2, [pc, #116]	@ (8003bc8 <HAL_DMA_IRQHandler+0x420>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d018      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8003bcc <HAL_DMA_IRQHandler+0x424>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d013      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd0 <HAL_DMA_IRQHandler+0x428>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d00e      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a18      	ldr	r2, [pc, #96]	@ (8003bd4 <HAL_DMA_IRQHandler+0x42c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d009      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a17      	ldr	r2, [pc, #92]	@ (8003bd8 <HAL_DMA_IRQHandler+0x430>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d004      	beq.n	8003b8a <HAL_DMA_IRQHandler+0x3e2>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a15      	ldr	r2, [pc, #84]	@ (8003bdc <HAL_DMA_IRQHandler+0x434>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d12a      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x438>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	bf14      	ite	ne
 8003b98:	2301      	movne	r3, #1
 8003b9a:	2300      	moveq	r3, #0
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	e023      	b.n	8003be8 <HAL_DMA_IRQHandler+0x440>
 8003ba0:	40020010 	.word	0x40020010
 8003ba4:	40020028 	.word	0x40020028
 8003ba8:	40020040 	.word	0x40020040
 8003bac:	40020058 	.word	0x40020058
 8003bb0:	40020070 	.word	0x40020070
 8003bb4:	40020088 	.word	0x40020088
 8003bb8:	400200a0 	.word	0x400200a0
 8003bbc:	400200b8 	.word	0x400200b8
 8003bc0:	40020410 	.word	0x40020410
 8003bc4:	40020428 	.word	0x40020428
 8003bc8:	40020440 	.word	0x40020440
 8003bcc:	40020458 	.word	0x40020458
 8003bd0:	40020470 	.word	0x40020470
 8003bd4:	40020488 	.word	0x40020488
 8003bd8:	400204a0 	.word	0x400204a0
 8003bdc:	400204b8 	.word	0x400204b8
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2300      	movs	r3, #0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00d      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf0:	f003 031f 	and.w	r3, r3, #31
 8003bf4:	2204      	movs	r2, #4
 8003bf6:	409a      	lsls	r2, r3
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c00:	f043 0204 	orr.w	r2, r3, #4
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	2210      	movs	r2, #16
 8003c12:	409a      	lsls	r2, r3
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	4013      	ands	r3, r2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 80a6 	beq.w	8003d6a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a85      	ldr	r2, [pc, #532]	@ (8003e38 <HAL_DMA_IRQHandler+0x690>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d04a      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a83      	ldr	r2, [pc, #524]	@ (8003e3c <HAL_DMA_IRQHandler+0x694>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d045      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a82      	ldr	r2, [pc, #520]	@ (8003e40 <HAL_DMA_IRQHandler+0x698>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d040      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a80      	ldr	r2, [pc, #512]	@ (8003e44 <HAL_DMA_IRQHandler+0x69c>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d03b      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a7f      	ldr	r2, [pc, #508]	@ (8003e48 <HAL_DMA_IRQHandler+0x6a0>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d036      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a7d      	ldr	r2, [pc, #500]	@ (8003e4c <HAL_DMA_IRQHandler+0x6a4>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d031      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a7c      	ldr	r2, [pc, #496]	@ (8003e50 <HAL_DMA_IRQHandler+0x6a8>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d02c      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a7a      	ldr	r2, [pc, #488]	@ (8003e54 <HAL_DMA_IRQHandler+0x6ac>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d027      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a79      	ldr	r2, [pc, #484]	@ (8003e58 <HAL_DMA_IRQHandler+0x6b0>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d022      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a77      	ldr	r2, [pc, #476]	@ (8003e5c <HAL_DMA_IRQHandler+0x6b4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d01d      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a76      	ldr	r2, [pc, #472]	@ (8003e60 <HAL_DMA_IRQHandler+0x6b8>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d018      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a74      	ldr	r2, [pc, #464]	@ (8003e64 <HAL_DMA_IRQHandler+0x6bc>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d013      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a73      	ldr	r2, [pc, #460]	@ (8003e68 <HAL_DMA_IRQHandler+0x6c0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d00e      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a71      	ldr	r2, [pc, #452]	@ (8003e6c <HAL_DMA_IRQHandler+0x6c4>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d009      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a70      	ldr	r2, [pc, #448]	@ (8003e70 <HAL_DMA_IRQHandler+0x6c8>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d004      	beq.n	8003cbe <HAL_DMA_IRQHandler+0x516>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a6e      	ldr	r2, [pc, #440]	@ (8003e74 <HAL_DMA_IRQHandler+0x6cc>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d10a      	bne.n	8003cd4 <HAL_DMA_IRQHandler+0x52c>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0308 	and.w	r3, r3, #8
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	bf14      	ite	ne
 8003ccc:	2301      	movne	r3, #1
 8003cce:	2300      	moveq	r3, #0
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	e009      	b.n	8003ce8 <HAL_DMA_IRQHandler+0x540>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	bf14      	ite	ne
 8003ce2:	2301      	movne	r3, #1
 8003ce4:	2300      	moveq	r3, #0
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d03e      	beq.n	8003d6a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	2210      	movs	r2, #16
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d018      	beq.n	8003d3c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d108      	bne.n	8003d2a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d024      	beq.n	8003d6a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	4798      	blx	r3
 8003d28:	e01f      	b.n	8003d6a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d01b      	beq.n	8003d6a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	4798      	blx	r3
 8003d3a:	e016      	b.n	8003d6a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d107      	bne.n	8003d5a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0208 	bic.w	r2, r2, #8
 8003d58:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d003      	beq.n	8003d6a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d6e:	f003 031f 	and.w	r3, r3, #31
 8003d72:	2220      	movs	r2, #32
 8003d74:	409a      	lsls	r2, r3
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 8110 	beq.w	8003fa0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a2c      	ldr	r2, [pc, #176]	@ (8003e38 <HAL_DMA_IRQHandler+0x690>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d04a      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a2b      	ldr	r2, [pc, #172]	@ (8003e3c <HAL_DMA_IRQHandler+0x694>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d045      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a29      	ldr	r2, [pc, #164]	@ (8003e40 <HAL_DMA_IRQHandler+0x698>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d040      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a28      	ldr	r2, [pc, #160]	@ (8003e44 <HAL_DMA_IRQHandler+0x69c>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d03b      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a26      	ldr	r2, [pc, #152]	@ (8003e48 <HAL_DMA_IRQHandler+0x6a0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d036      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a25      	ldr	r2, [pc, #148]	@ (8003e4c <HAL_DMA_IRQHandler+0x6a4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d031      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a23      	ldr	r2, [pc, #140]	@ (8003e50 <HAL_DMA_IRQHandler+0x6a8>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d02c      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a22      	ldr	r2, [pc, #136]	@ (8003e54 <HAL_DMA_IRQHandler+0x6ac>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d027      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a20      	ldr	r2, [pc, #128]	@ (8003e58 <HAL_DMA_IRQHandler+0x6b0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d022      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1f      	ldr	r2, [pc, #124]	@ (8003e5c <HAL_DMA_IRQHandler+0x6b4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d01d      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a1d      	ldr	r2, [pc, #116]	@ (8003e60 <HAL_DMA_IRQHandler+0x6b8>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d018      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a1c      	ldr	r2, [pc, #112]	@ (8003e64 <HAL_DMA_IRQHandler+0x6bc>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d013      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a1a      	ldr	r2, [pc, #104]	@ (8003e68 <HAL_DMA_IRQHandler+0x6c0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d00e      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a19      	ldr	r2, [pc, #100]	@ (8003e6c <HAL_DMA_IRQHandler+0x6c4>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d009      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a17      	ldr	r2, [pc, #92]	@ (8003e70 <HAL_DMA_IRQHandler+0x6c8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d004      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x678>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a16      	ldr	r2, [pc, #88]	@ (8003e74 <HAL_DMA_IRQHandler+0x6cc>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d12b      	bne.n	8003e78 <HAL_DMA_IRQHandler+0x6d0>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0310 	and.w	r3, r3, #16
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	bf14      	ite	ne
 8003e2e:	2301      	movne	r3, #1
 8003e30:	2300      	moveq	r3, #0
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	e02a      	b.n	8003e8c <HAL_DMA_IRQHandler+0x6e4>
 8003e36:	bf00      	nop
 8003e38:	40020010 	.word	0x40020010
 8003e3c:	40020028 	.word	0x40020028
 8003e40:	40020040 	.word	0x40020040
 8003e44:	40020058 	.word	0x40020058
 8003e48:	40020070 	.word	0x40020070
 8003e4c:	40020088 	.word	0x40020088
 8003e50:	400200a0 	.word	0x400200a0
 8003e54:	400200b8 	.word	0x400200b8
 8003e58:	40020410 	.word	0x40020410
 8003e5c:	40020428 	.word	0x40020428
 8003e60:	40020440 	.word	0x40020440
 8003e64:	40020458 	.word	0x40020458
 8003e68:	40020470 	.word	0x40020470
 8003e6c:	40020488 	.word	0x40020488
 8003e70:	400204a0 	.word	0x400204a0
 8003e74:	400204b8 	.word	0x400204b8
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	bf14      	ite	ne
 8003e86:	2301      	movne	r3, #1
 8003e88:	2300      	moveq	r3, #0
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 8087 	beq.w	8003fa0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e96:	f003 031f 	and.w	r3, r3, #31
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	409a      	lsls	r2, r3
 8003e9e:	6a3b      	ldr	r3, [r7, #32]
 8003ea0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d139      	bne.n	8003f22 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 0216 	bic.w	r2, r2, #22
 8003ebc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695a      	ldr	r2, [r3, #20]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ecc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d103      	bne.n	8003ede <HAL_DMA_IRQHandler+0x736>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d007      	beq.n	8003eee <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 0208 	bic.w	r2, r2, #8
 8003eec:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef2:	f003 031f 	and.w	r3, r3, #31
 8003ef6:	223f      	movs	r2, #63	@ 0x3f
 8003ef8:	409a      	lsls	r2, r3
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 834a 	beq.w	80045ac <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	4798      	blx	r3
          }
          return;
 8003f20:	e344      	b.n	80045ac <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d018      	beq.n	8003f62 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d108      	bne.n	8003f50 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d02c      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	4798      	blx	r3
 8003f4e:	e027      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d023      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	4798      	blx	r3
 8003f60:	e01e      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10f      	bne.n	8003f90 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0210 	bic.w	r2, r2, #16
 8003f7e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f000 8306 	beq.w	80045b6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 8088 	beq.w	80040c8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2204      	movs	r2, #4
 8003fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a7a      	ldr	r2, [pc, #488]	@ (80041b0 <HAL_DMA_IRQHandler+0xa08>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d04a      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a79      	ldr	r2, [pc, #484]	@ (80041b4 <HAL_DMA_IRQHandler+0xa0c>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d045      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a77      	ldr	r2, [pc, #476]	@ (80041b8 <HAL_DMA_IRQHandler+0xa10>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d040      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a76      	ldr	r2, [pc, #472]	@ (80041bc <HAL_DMA_IRQHandler+0xa14>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d03b      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a74      	ldr	r2, [pc, #464]	@ (80041c0 <HAL_DMA_IRQHandler+0xa18>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d036      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a73      	ldr	r2, [pc, #460]	@ (80041c4 <HAL_DMA_IRQHandler+0xa1c>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d031      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a71      	ldr	r2, [pc, #452]	@ (80041c8 <HAL_DMA_IRQHandler+0xa20>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d02c      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a70      	ldr	r2, [pc, #448]	@ (80041cc <HAL_DMA_IRQHandler+0xa24>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d027      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a6e      	ldr	r2, [pc, #440]	@ (80041d0 <HAL_DMA_IRQHandler+0xa28>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d022      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a6d      	ldr	r2, [pc, #436]	@ (80041d4 <HAL_DMA_IRQHandler+0xa2c>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d01d      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a6b      	ldr	r2, [pc, #428]	@ (80041d8 <HAL_DMA_IRQHandler+0xa30>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d018      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a6a      	ldr	r2, [pc, #424]	@ (80041dc <HAL_DMA_IRQHandler+0xa34>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d013      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a68      	ldr	r2, [pc, #416]	@ (80041e0 <HAL_DMA_IRQHandler+0xa38>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d00e      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a67      	ldr	r2, [pc, #412]	@ (80041e4 <HAL_DMA_IRQHandler+0xa3c>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d009      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a65      	ldr	r2, [pc, #404]	@ (80041e8 <HAL_DMA_IRQHandler+0xa40>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <HAL_DMA_IRQHandler+0x8b8>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a64      	ldr	r2, [pc, #400]	@ (80041ec <HAL_DMA_IRQHandler+0xa44>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d108      	bne.n	8004072 <HAL_DMA_IRQHandler+0x8ca>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 0201 	bic.w	r2, r2, #1
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	e007      	b.n	8004082 <HAL_DMA_IRQHandler+0x8da>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 0201 	bic.w	r2, r2, #1
 8004080:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	3301      	adds	r3, #1
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800408a:	429a      	cmp	r2, r3
 800408c:	d307      	bcc.n	800409e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1f2      	bne.n	8004082 <HAL_DMA_IRQHandler+0x8da>
 800409c:	e000      	b.n	80040a0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800409e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d004      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2203      	movs	r2, #3
 80040b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80040b6:	e003      	b.n	80040c0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 8272 	beq.w	80045b6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	4798      	blx	r3
 80040da:	e26c      	b.n	80045b6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a43      	ldr	r2, [pc, #268]	@ (80041f0 <HAL_DMA_IRQHandler+0xa48>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d022      	beq.n	800412c <HAL_DMA_IRQHandler+0x984>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a42      	ldr	r2, [pc, #264]	@ (80041f4 <HAL_DMA_IRQHandler+0xa4c>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d01d      	beq.n	800412c <HAL_DMA_IRQHandler+0x984>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a40      	ldr	r2, [pc, #256]	@ (80041f8 <HAL_DMA_IRQHandler+0xa50>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d018      	beq.n	800412c <HAL_DMA_IRQHandler+0x984>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a3f      	ldr	r2, [pc, #252]	@ (80041fc <HAL_DMA_IRQHandler+0xa54>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d013      	beq.n	800412c <HAL_DMA_IRQHandler+0x984>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a3d      	ldr	r2, [pc, #244]	@ (8004200 <HAL_DMA_IRQHandler+0xa58>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00e      	beq.n	800412c <HAL_DMA_IRQHandler+0x984>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a3c      	ldr	r2, [pc, #240]	@ (8004204 <HAL_DMA_IRQHandler+0xa5c>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d009      	beq.n	800412c <HAL_DMA_IRQHandler+0x984>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a3a      	ldr	r2, [pc, #232]	@ (8004208 <HAL_DMA_IRQHandler+0xa60>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d004      	beq.n	800412c <HAL_DMA_IRQHandler+0x984>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a39      	ldr	r2, [pc, #228]	@ (800420c <HAL_DMA_IRQHandler+0xa64>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d101      	bne.n	8004130 <HAL_DMA_IRQHandler+0x988>
 800412c:	2301      	movs	r3, #1
 800412e:	e000      	b.n	8004132 <HAL_DMA_IRQHandler+0x98a>
 8004130:	2300      	movs	r3, #0
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 823f 	beq.w	80045b6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	2204      	movs	r2, #4
 800414a:	409a      	lsls	r2, r3
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	4013      	ands	r3, r2
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 80cd 	beq.w	80042f0 <HAL_DMA_IRQHandler+0xb48>
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	f003 0304 	and.w	r3, r3, #4
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 80c7 	beq.w	80042f0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004166:	f003 031f 	and.w	r3, r3, #31
 800416a:	2204      	movs	r2, #4
 800416c:	409a      	lsls	r2, r3
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d049      	beq.n	8004210 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d109      	bne.n	800419a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 8210 	beq.w	80045b0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004198:	e20a      	b.n	80045b0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 8206 	beq.w	80045b0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041ac:	e200      	b.n	80045b0 <HAL_DMA_IRQHandler+0xe08>
 80041ae:	bf00      	nop
 80041b0:	40020010 	.word	0x40020010
 80041b4:	40020028 	.word	0x40020028
 80041b8:	40020040 	.word	0x40020040
 80041bc:	40020058 	.word	0x40020058
 80041c0:	40020070 	.word	0x40020070
 80041c4:	40020088 	.word	0x40020088
 80041c8:	400200a0 	.word	0x400200a0
 80041cc:	400200b8 	.word	0x400200b8
 80041d0:	40020410 	.word	0x40020410
 80041d4:	40020428 	.word	0x40020428
 80041d8:	40020440 	.word	0x40020440
 80041dc:	40020458 	.word	0x40020458
 80041e0:	40020470 	.word	0x40020470
 80041e4:	40020488 	.word	0x40020488
 80041e8:	400204a0 	.word	0x400204a0
 80041ec:	400204b8 	.word	0x400204b8
 80041f0:	58025408 	.word	0x58025408
 80041f4:	5802541c 	.word	0x5802541c
 80041f8:	58025430 	.word	0x58025430
 80041fc:	58025444 	.word	0x58025444
 8004200:	58025458 	.word	0x58025458
 8004204:	5802546c 	.word	0x5802546c
 8004208:	58025480 	.word	0x58025480
 800420c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	f003 0320 	and.w	r3, r3, #32
 8004216:	2b00      	cmp	r3, #0
 8004218:	d160      	bne.n	80042dc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a7f      	ldr	r2, [pc, #508]	@ (800441c <HAL_DMA_IRQHandler+0xc74>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d04a      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a7d      	ldr	r2, [pc, #500]	@ (8004420 <HAL_DMA_IRQHandler+0xc78>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d045      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a7c      	ldr	r2, [pc, #496]	@ (8004424 <HAL_DMA_IRQHandler+0xc7c>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d040      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a7a      	ldr	r2, [pc, #488]	@ (8004428 <HAL_DMA_IRQHandler+0xc80>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d03b      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a79      	ldr	r2, [pc, #484]	@ (800442c <HAL_DMA_IRQHandler+0xc84>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d036      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a77      	ldr	r2, [pc, #476]	@ (8004430 <HAL_DMA_IRQHandler+0xc88>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d031      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a76      	ldr	r2, [pc, #472]	@ (8004434 <HAL_DMA_IRQHandler+0xc8c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d02c      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a74      	ldr	r2, [pc, #464]	@ (8004438 <HAL_DMA_IRQHandler+0xc90>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d027      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a73      	ldr	r2, [pc, #460]	@ (800443c <HAL_DMA_IRQHandler+0xc94>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d022      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a71      	ldr	r2, [pc, #452]	@ (8004440 <HAL_DMA_IRQHandler+0xc98>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d01d      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a70      	ldr	r2, [pc, #448]	@ (8004444 <HAL_DMA_IRQHandler+0xc9c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d018      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a6e      	ldr	r2, [pc, #440]	@ (8004448 <HAL_DMA_IRQHandler+0xca0>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d013      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a6d      	ldr	r2, [pc, #436]	@ (800444c <HAL_DMA_IRQHandler+0xca4>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d00e      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a6b      	ldr	r2, [pc, #428]	@ (8004450 <HAL_DMA_IRQHandler+0xca8>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d009      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a6a      	ldr	r2, [pc, #424]	@ (8004454 <HAL_DMA_IRQHandler+0xcac>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d004      	beq.n	80042ba <HAL_DMA_IRQHandler+0xb12>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a68      	ldr	r2, [pc, #416]	@ (8004458 <HAL_DMA_IRQHandler+0xcb0>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d108      	bne.n	80042cc <HAL_DMA_IRQHandler+0xb24>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0208 	bic.w	r2, r2, #8
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	e007      	b.n	80042dc <HAL_DMA_IRQHandler+0xb34>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 0204 	bic.w	r2, r2, #4
 80042da:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f000 8165 	beq.w	80045b0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042ee:	e15f      	b.n	80045b0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	2202      	movs	r2, #2
 80042fa:	409a      	lsls	r2, r3
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	4013      	ands	r3, r2
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 80c5 	beq.w	8004490 <HAL_DMA_IRQHandler+0xce8>
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 80bf 	beq.w	8004490 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004316:	f003 031f 	and.w	r3, r3, #31
 800431a:	2202      	movs	r2, #2
 800431c:	409a      	lsls	r2, r3
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d018      	beq.n	800435e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d109      	bne.n	800434a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 813a 	beq.w	80045b4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004348:	e134      	b.n	80045b4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434e:	2b00      	cmp	r3, #0
 8004350:	f000 8130 	beq.w	80045b4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800435c:	e12a      	b.n	80045b4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	f003 0320 	and.w	r3, r3, #32
 8004364:	2b00      	cmp	r3, #0
 8004366:	f040 8089 	bne.w	800447c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a2b      	ldr	r2, [pc, #172]	@ (800441c <HAL_DMA_IRQHandler+0xc74>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d04a      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a29      	ldr	r2, [pc, #164]	@ (8004420 <HAL_DMA_IRQHandler+0xc78>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d045      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a28      	ldr	r2, [pc, #160]	@ (8004424 <HAL_DMA_IRQHandler+0xc7c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d040      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a26      	ldr	r2, [pc, #152]	@ (8004428 <HAL_DMA_IRQHandler+0xc80>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d03b      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a25      	ldr	r2, [pc, #148]	@ (800442c <HAL_DMA_IRQHandler+0xc84>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d036      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a23      	ldr	r2, [pc, #140]	@ (8004430 <HAL_DMA_IRQHandler+0xc88>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d031      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a22      	ldr	r2, [pc, #136]	@ (8004434 <HAL_DMA_IRQHandler+0xc8c>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d02c      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a20      	ldr	r2, [pc, #128]	@ (8004438 <HAL_DMA_IRQHandler+0xc90>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d027      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a1f      	ldr	r2, [pc, #124]	@ (800443c <HAL_DMA_IRQHandler+0xc94>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d022      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004440 <HAL_DMA_IRQHandler+0xc98>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d01d      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004444 <HAL_DMA_IRQHandler+0xc9c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d018      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a1a      	ldr	r2, [pc, #104]	@ (8004448 <HAL_DMA_IRQHandler+0xca0>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d013      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a19      	ldr	r2, [pc, #100]	@ (800444c <HAL_DMA_IRQHandler+0xca4>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d00e      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a17      	ldr	r2, [pc, #92]	@ (8004450 <HAL_DMA_IRQHandler+0xca8>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d009      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a16      	ldr	r2, [pc, #88]	@ (8004454 <HAL_DMA_IRQHandler+0xcac>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d004      	beq.n	800440a <HAL_DMA_IRQHandler+0xc62>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_DMA_IRQHandler+0xcb0>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d128      	bne.n	800445c <HAL_DMA_IRQHandler+0xcb4>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0214 	bic.w	r2, r2, #20
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	e027      	b.n	800446c <HAL_DMA_IRQHandler+0xcc4>
 800441c:	40020010 	.word	0x40020010
 8004420:	40020028 	.word	0x40020028
 8004424:	40020040 	.word	0x40020040
 8004428:	40020058 	.word	0x40020058
 800442c:	40020070 	.word	0x40020070
 8004430:	40020088 	.word	0x40020088
 8004434:	400200a0 	.word	0x400200a0
 8004438:	400200b8 	.word	0x400200b8
 800443c:	40020410 	.word	0x40020410
 8004440:	40020428 	.word	0x40020428
 8004444:	40020440 	.word	0x40020440
 8004448:	40020458 	.word	0x40020458
 800444c:	40020470 	.word	0x40020470
 8004450:	40020488 	.word	0x40020488
 8004454:	400204a0 	.word	0x400204a0
 8004458:	400204b8 	.word	0x400204b8
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 020a 	bic.w	r2, r2, #10
 800446a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 8097 	beq.w	80045b4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800448e:	e091      	b.n	80045b4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004494:	f003 031f 	and.w	r3, r3, #31
 8004498:	2208      	movs	r2, #8
 800449a:	409a      	lsls	r2, r3
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	4013      	ands	r3, r2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 8088 	beq.w	80045b6 <HAL_DMA_IRQHandler+0xe0e>
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f003 0308 	and.w	r3, r3, #8
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f000 8082 	beq.w	80045b6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a41      	ldr	r2, [pc, #260]	@ (80045bc <HAL_DMA_IRQHandler+0xe14>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d04a      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a3f      	ldr	r2, [pc, #252]	@ (80045c0 <HAL_DMA_IRQHandler+0xe18>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d045      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a3e      	ldr	r2, [pc, #248]	@ (80045c4 <HAL_DMA_IRQHandler+0xe1c>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d040      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a3c      	ldr	r2, [pc, #240]	@ (80045c8 <HAL_DMA_IRQHandler+0xe20>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d03b      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a3b      	ldr	r2, [pc, #236]	@ (80045cc <HAL_DMA_IRQHandler+0xe24>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d036      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a39      	ldr	r2, [pc, #228]	@ (80045d0 <HAL_DMA_IRQHandler+0xe28>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d031      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a38      	ldr	r2, [pc, #224]	@ (80045d4 <HAL_DMA_IRQHandler+0xe2c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d02c      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a36      	ldr	r2, [pc, #216]	@ (80045d8 <HAL_DMA_IRQHandler+0xe30>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d027      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a35      	ldr	r2, [pc, #212]	@ (80045dc <HAL_DMA_IRQHandler+0xe34>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d022      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a33      	ldr	r2, [pc, #204]	@ (80045e0 <HAL_DMA_IRQHandler+0xe38>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d01d      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a32      	ldr	r2, [pc, #200]	@ (80045e4 <HAL_DMA_IRQHandler+0xe3c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d018      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a30      	ldr	r2, [pc, #192]	@ (80045e8 <HAL_DMA_IRQHandler+0xe40>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d013      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a2f      	ldr	r2, [pc, #188]	@ (80045ec <HAL_DMA_IRQHandler+0xe44>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d00e      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a2d      	ldr	r2, [pc, #180]	@ (80045f0 <HAL_DMA_IRQHandler+0xe48>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d009      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a2c      	ldr	r2, [pc, #176]	@ (80045f4 <HAL_DMA_IRQHandler+0xe4c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d004      	beq.n	8004552 <HAL_DMA_IRQHandler+0xdaa>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a2a      	ldr	r2, [pc, #168]	@ (80045f8 <HAL_DMA_IRQHandler+0xe50>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d108      	bne.n	8004564 <HAL_DMA_IRQHandler+0xdbc>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 021c 	bic.w	r2, r2, #28
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	e007      	b.n	8004574 <HAL_DMA_IRQHandler+0xdcc>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 020e 	bic.w	r2, r2, #14
 8004572:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004578:	f003 031f 	and.w	r3, r3, #31
 800457c:	2201      	movs	r2, #1
 800457e:	409a      	lsls	r2, r3
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d009      	beq.n	80045b6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	4798      	blx	r3
 80045aa:	e004      	b.n	80045b6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80045ac:	bf00      	nop
 80045ae:	e002      	b.n	80045b6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b0:	bf00      	nop
 80045b2:	e000      	b.n	80045b6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80045b6:	3728      	adds	r7, #40	@ 0x28
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	40020010 	.word	0x40020010
 80045c0:	40020028 	.word	0x40020028
 80045c4:	40020040 	.word	0x40020040
 80045c8:	40020058 	.word	0x40020058
 80045cc:	40020070 	.word	0x40020070
 80045d0:	40020088 	.word	0x40020088
 80045d4:	400200a0 	.word	0x400200a0
 80045d8:	400200b8 	.word	0x400200b8
 80045dc:	40020410 	.word	0x40020410
 80045e0:	40020428 	.word	0x40020428
 80045e4:	40020440 	.word	0x40020440
 80045e8:	40020458 	.word	0x40020458
 80045ec:	40020470 	.word	0x40020470
 80045f0:	40020488 	.word	0x40020488
 80045f4:	400204a0 	.word	0x400204a0
 80045f8:	400204b8 	.word	0x400204b8

080045fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a42      	ldr	r2, [pc, #264]	@ (8004714 <DMA_CalcBaseAndBitshift+0x118>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d04a      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a41      	ldr	r2, [pc, #260]	@ (8004718 <DMA_CalcBaseAndBitshift+0x11c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d045      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a3f      	ldr	r2, [pc, #252]	@ (800471c <DMA_CalcBaseAndBitshift+0x120>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d040      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a3e      	ldr	r2, [pc, #248]	@ (8004720 <DMA_CalcBaseAndBitshift+0x124>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d03b      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a3c      	ldr	r2, [pc, #240]	@ (8004724 <DMA_CalcBaseAndBitshift+0x128>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d036      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a3b      	ldr	r2, [pc, #236]	@ (8004728 <DMA_CalcBaseAndBitshift+0x12c>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d031      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a39      	ldr	r2, [pc, #228]	@ (800472c <DMA_CalcBaseAndBitshift+0x130>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d02c      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a38      	ldr	r2, [pc, #224]	@ (8004730 <DMA_CalcBaseAndBitshift+0x134>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d027      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a36      	ldr	r2, [pc, #216]	@ (8004734 <DMA_CalcBaseAndBitshift+0x138>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d022      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a35      	ldr	r2, [pc, #212]	@ (8004738 <DMA_CalcBaseAndBitshift+0x13c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d01d      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a33      	ldr	r2, [pc, #204]	@ (800473c <DMA_CalcBaseAndBitshift+0x140>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d018      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a32      	ldr	r2, [pc, #200]	@ (8004740 <DMA_CalcBaseAndBitshift+0x144>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d013      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a30      	ldr	r2, [pc, #192]	@ (8004744 <DMA_CalcBaseAndBitshift+0x148>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00e      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a2f      	ldr	r2, [pc, #188]	@ (8004748 <DMA_CalcBaseAndBitshift+0x14c>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d009      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a2d      	ldr	r2, [pc, #180]	@ (800474c <DMA_CalcBaseAndBitshift+0x150>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d004      	beq.n	80046a4 <DMA_CalcBaseAndBitshift+0xa8>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a2c      	ldr	r2, [pc, #176]	@ (8004750 <DMA_CalcBaseAndBitshift+0x154>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d101      	bne.n	80046a8 <DMA_CalcBaseAndBitshift+0xac>
 80046a4:	2301      	movs	r3, #1
 80046a6:	e000      	b.n	80046aa <DMA_CalcBaseAndBitshift+0xae>
 80046a8:	2300      	movs	r3, #0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d024      	beq.n	80046f8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	3b10      	subs	r3, #16
 80046b6:	4a27      	ldr	r2, [pc, #156]	@ (8004754 <DMA_CalcBaseAndBitshift+0x158>)
 80046b8:	fba2 2303 	umull	r2, r3, r2, r3
 80046bc:	091b      	lsrs	r3, r3, #4
 80046be:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 0307 	and.w	r3, r3, #7
 80046c6:	4a24      	ldr	r2, [pc, #144]	@ (8004758 <DMA_CalcBaseAndBitshift+0x15c>)
 80046c8:	5cd3      	ldrb	r3, [r2, r3]
 80046ca:	461a      	mov	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2b03      	cmp	r3, #3
 80046d4:	d908      	bls.n	80046e8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	4b1f      	ldr	r3, [pc, #124]	@ (800475c <DMA_CalcBaseAndBitshift+0x160>)
 80046de:	4013      	ands	r3, r2
 80046e0:	1d1a      	adds	r2, r3, #4
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80046e6:	e00d      	b.n	8004704 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	461a      	mov	r2, r3
 80046ee:	4b1b      	ldr	r3, [pc, #108]	@ (800475c <DMA_CalcBaseAndBitshift+0x160>)
 80046f0:	4013      	ands	r3, r2
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80046f6:	e005      	b.n	8004704 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004708:	4618      	mov	r0, r3
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	40020010 	.word	0x40020010
 8004718:	40020028 	.word	0x40020028
 800471c:	40020040 	.word	0x40020040
 8004720:	40020058 	.word	0x40020058
 8004724:	40020070 	.word	0x40020070
 8004728:	40020088 	.word	0x40020088
 800472c:	400200a0 	.word	0x400200a0
 8004730:	400200b8 	.word	0x400200b8
 8004734:	40020410 	.word	0x40020410
 8004738:	40020428 	.word	0x40020428
 800473c:	40020440 	.word	0x40020440
 8004740:	40020458 	.word	0x40020458
 8004744:	40020470 	.word	0x40020470
 8004748:	40020488 	.word	0x40020488
 800474c:	400204a0 	.word	0x400204a0
 8004750:	400204b8 	.word	0x400204b8
 8004754:	aaaaaaab 	.word	0xaaaaaaab
 8004758:	0800a1f4 	.word	0x0800a1f4
 800475c:	fffffc00 	.word	0xfffffc00

08004760 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004768:	2300      	movs	r3, #0
 800476a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d120      	bne.n	80047b6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004778:	2b03      	cmp	r3, #3
 800477a:	d858      	bhi.n	800482e <DMA_CheckFifoParam+0xce>
 800477c:	a201      	add	r2, pc, #4	@ (adr r2, 8004784 <DMA_CheckFifoParam+0x24>)
 800477e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004782:	bf00      	nop
 8004784:	08004795 	.word	0x08004795
 8004788:	080047a7 	.word	0x080047a7
 800478c:	08004795 	.word	0x08004795
 8004790:	0800482f 	.word	0x0800482f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004798:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d048      	beq.n	8004832 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047a4:	e045      	b.n	8004832 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047aa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047ae:	d142      	bne.n	8004836 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047b4:	e03f      	b.n	8004836 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047be:	d123      	bne.n	8004808 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c4:	2b03      	cmp	r3, #3
 80047c6:	d838      	bhi.n	800483a <DMA_CheckFifoParam+0xda>
 80047c8:	a201      	add	r2, pc, #4	@ (adr r2, 80047d0 <DMA_CheckFifoParam+0x70>)
 80047ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ce:	bf00      	nop
 80047d0:	080047e1 	.word	0x080047e1
 80047d4:	080047e7 	.word	0x080047e7
 80047d8:	080047e1 	.word	0x080047e1
 80047dc:	080047f9 	.word	0x080047f9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	73fb      	strb	r3, [r7, #15]
        break;
 80047e4:	e030      	b.n	8004848 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d025      	beq.n	800483e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047f6:	e022      	b.n	800483e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004800:	d11f      	bne.n	8004842 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004806:	e01c      	b.n	8004842 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480c:	2b02      	cmp	r3, #2
 800480e:	d902      	bls.n	8004816 <DMA_CheckFifoParam+0xb6>
 8004810:	2b03      	cmp	r3, #3
 8004812:	d003      	beq.n	800481c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004814:	e018      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	73fb      	strb	r3, [r7, #15]
        break;
 800481a:	e015      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004820:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00e      	beq.n	8004846 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	73fb      	strb	r3, [r7, #15]
    break;
 800482c:	e00b      	b.n	8004846 <DMA_CheckFifoParam+0xe6>
        break;
 800482e:	bf00      	nop
 8004830:	e00a      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
        break;
 8004832:	bf00      	nop
 8004834:	e008      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
        break;
 8004836:	bf00      	nop
 8004838:	e006      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
        break;
 800483a:	bf00      	nop
 800483c:	e004      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
        break;
 800483e:	bf00      	nop
 8004840:	e002      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
        break;
 8004842:	bf00      	nop
 8004844:	e000      	b.n	8004848 <DMA_CheckFifoParam+0xe8>
    break;
 8004846:	bf00      	nop
    }
  }

  return status;
 8004848:	7bfb      	ldrb	r3, [r7, #15]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3714      	adds	r7, #20
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop

08004858 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a38      	ldr	r2, [pc, #224]	@ (800494c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d022      	beq.n	80048b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a36      	ldr	r2, [pc, #216]	@ (8004950 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d01d      	beq.n	80048b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a35      	ldr	r2, [pc, #212]	@ (8004954 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d018      	beq.n	80048b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a33      	ldr	r2, [pc, #204]	@ (8004958 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d013      	beq.n	80048b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a32      	ldr	r2, [pc, #200]	@ (800495c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d00e      	beq.n	80048b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a30      	ldr	r2, [pc, #192]	@ (8004960 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d009      	beq.n	80048b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a2f      	ldr	r2, [pc, #188]	@ (8004964 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d004      	beq.n	80048b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004968 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d101      	bne.n	80048ba <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80048b6:	2301      	movs	r3, #1
 80048b8:	e000      	b.n	80048bc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80048ba:	2300      	movs	r3, #0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d01a      	beq.n	80048f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	3b08      	subs	r3, #8
 80048c8:	4a28      	ldr	r2, [pc, #160]	@ (800496c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80048ca:	fba2 2303 	umull	r2, r3, r2, r3
 80048ce:	091b      	lsrs	r3, r3, #4
 80048d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	4b26      	ldr	r3, [pc, #152]	@ (8004970 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80048d6:	4413      	add	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	461a      	mov	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a24      	ldr	r2, [pc, #144]	@ (8004974 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80048e4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f003 031f 	and.w	r3, r3, #31
 80048ec:	2201      	movs	r2, #1
 80048ee:	409a      	lsls	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80048f4:	e024      	b.n	8004940 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	3b10      	subs	r3, #16
 80048fe:	4a1e      	ldr	r2, [pc, #120]	@ (8004978 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004900:	fba2 2303 	umull	r2, r3, r2, r3
 8004904:	091b      	lsrs	r3, r3, #4
 8004906:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	4a1c      	ldr	r2, [pc, #112]	@ (800497c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d806      	bhi.n	800491e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	4a1b      	ldr	r2, [pc, #108]	@ (8004980 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d902      	bls.n	800491e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	3308      	adds	r3, #8
 800491c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4b18      	ldr	r3, [pc, #96]	@ (8004984 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004922:	4413      	add	r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	461a      	mov	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a16      	ldr	r2, [pc, #88]	@ (8004988 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004930:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f003 031f 	and.w	r3, r3, #31
 8004938:	2201      	movs	r2, #1
 800493a:	409a      	lsls	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004940:	bf00      	nop
 8004942:	3714      	adds	r7, #20
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr
 800494c:	58025408 	.word	0x58025408
 8004950:	5802541c 	.word	0x5802541c
 8004954:	58025430 	.word	0x58025430
 8004958:	58025444 	.word	0x58025444
 800495c:	58025458 	.word	0x58025458
 8004960:	5802546c 	.word	0x5802546c
 8004964:	58025480 	.word	0x58025480
 8004968:	58025494 	.word	0x58025494
 800496c:	cccccccd 	.word	0xcccccccd
 8004970:	16009600 	.word	0x16009600
 8004974:	58025880 	.word	0x58025880
 8004978:	aaaaaaab 	.word	0xaaaaaaab
 800497c:	400204b8 	.word	0x400204b8
 8004980:	4002040f 	.word	0x4002040f
 8004984:	10008200 	.word	0x10008200
 8004988:	40020880 	.word	0x40020880

0800498c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	b2db      	uxtb	r3, r3
 800499a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d04a      	beq.n	8004a38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b08      	cmp	r3, #8
 80049a6:	d847      	bhi.n	8004a38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a25      	ldr	r2, [pc, #148]	@ (8004a44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d022      	beq.n	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a24      	ldr	r2, [pc, #144]	@ (8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d01d      	beq.n	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a22      	ldr	r2, [pc, #136]	@ (8004a4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d018      	beq.n	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a21      	ldr	r2, [pc, #132]	@ (8004a50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d013      	beq.n	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a1f      	ldr	r2, [pc, #124]	@ (8004a54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d00e      	beq.n	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a1e      	ldr	r2, [pc, #120]	@ (8004a58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d009      	beq.n	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a1c      	ldr	r2, [pc, #112]	@ (8004a5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d004      	beq.n	80049f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d101      	bne.n	80049fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80049f8:	2301      	movs	r3, #1
 80049fa:	e000      	b.n	80049fe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80049fc:	2300      	movs	r3, #0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4b17      	ldr	r3, [pc, #92]	@ (8004a64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004a06:	4413      	add	r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a15      	ldr	r2, [pc, #84]	@ (8004a68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004a14:	671a      	str	r2, [r3, #112]	@ 0x70
 8004a16:	e009      	b.n	8004a2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	4b14      	ldr	r3, [pc, #80]	@ (8004a6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	461a      	mov	r2, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a11      	ldr	r2, [pc, #68]	@ (8004a70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004a2a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	2201      	movs	r2, #1
 8004a32:	409a      	lsls	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004a38:	bf00      	nop
 8004a3a:	3714      	adds	r7, #20
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr
 8004a44:	58025408 	.word	0x58025408
 8004a48:	5802541c 	.word	0x5802541c
 8004a4c:	58025430 	.word	0x58025430
 8004a50:	58025444 	.word	0x58025444
 8004a54:	58025458 	.word	0x58025458
 8004a58:	5802546c 	.word	0x5802546c
 8004a5c:	58025480 	.word	0x58025480
 8004a60:	58025494 	.word	0x58025494
 8004a64:	1600963f 	.word	0x1600963f
 8004a68:	58025940 	.word	0x58025940
 8004a6c:	1000823f 	.word	0x1000823f
 8004a70:	40020940 	.word	0x40020940

08004a74 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b098      	sub	sp, #96	@ 0x60
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004a7c:	4a84      	ldr	r2, [pc, #528]	@ (8004c90 <HAL_FDCAN_Init+0x21c>)
 8004a7e:	f107 030c 	add.w	r3, r7, #12
 8004a82:	4611      	mov	r1, r2
 8004a84:	224c      	movs	r2, #76	@ 0x4c
 8004a86:	4618      	mov	r0, r3
 8004a88:	f004 ff24 	bl	80098d4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e1c6      	b.n	8004e24 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8004c94 <HAL_FDCAN_Init+0x220>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d106      	bne.n	8004aae <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d106      	bne.n	8004ac8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7fb feb0 	bl	8000828 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699a      	ldr	r2, [r3, #24]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 0210 	bic.w	r2, r2, #16
 8004ad6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ad8:	f7fc fc34 	bl	8001344 <HAL_GetTick>
 8004adc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004ade:	e014      	b.n	8004b0a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ae0:	f7fc fc30 	bl	8001344 <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b0a      	cmp	r3, #10
 8004aec:	d90d      	bls.n	8004b0a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004af4:	f043 0201 	orr.w	r2, r3, #1
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2203      	movs	r2, #3
 8004b02:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e18c      	b.n	8004e24 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b08      	cmp	r3, #8
 8004b16:	d0e3      	beq.n	8004ae0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	699a      	ldr	r2, [r3, #24]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f042 0201 	orr.w	r2, r2, #1
 8004b26:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b28:	f7fc fc0c 	bl	8001344 <HAL_GetTick>
 8004b2c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b2e:	e014      	b.n	8004b5a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b30:	f7fc fc08 	bl	8001344 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b0a      	cmp	r3, #10
 8004b3c:	d90d      	bls.n	8004b5a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b44:	f043 0201 	orr.w	r2, r3, #1
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2203      	movs	r2, #3
 8004b52:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e164      	b.n	8004e24 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	f003 0301 	and.w	r3, r3, #1
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0e3      	beq.n	8004b30 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699a      	ldr	r2, [r3, #24]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0202 	orr.w	r2, r2, #2
 8004b76:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	7c1b      	ldrb	r3, [r3, #16]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d108      	bne.n	8004b92 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699a      	ldr	r2, [r3, #24]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b8e:	619a      	str	r2, [r3, #24]
 8004b90:	e007      	b.n	8004ba2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	699a      	ldr	r2, [r3, #24]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ba0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	7c5b      	ldrb	r3, [r3, #17]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d108      	bne.n	8004bbc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	699a      	ldr	r2, [r3, #24]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bb8:	619a      	str	r2, [r3, #24]
 8004bba:	e007      	b.n	8004bcc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	699a      	ldr	r2, [r3, #24]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bca:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	7c9b      	ldrb	r3, [r3, #18]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d108      	bne.n	8004be6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	699a      	ldr	r2, [r3, #24]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004be2:	619a      	str	r2, [r3, #24]
 8004be4:	e007      	b.n	8004bf6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	699a      	ldr	r2, [r3, #24]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bf4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699a      	ldr	r2, [r3, #24]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004c1a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	691a      	ldr	r2, [r3, #16]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0210 	bic.w	r2, r2, #16
 8004c2a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d108      	bne.n	8004c46 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699a      	ldr	r2, [r3, #24]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f042 0204 	orr.w	r2, r2, #4
 8004c42:	619a      	str	r2, [r3, #24]
 8004c44:	e030      	b.n	8004ca8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d02c      	beq.n	8004ca8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d020      	beq.n	8004c98 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	699a      	ldr	r2, [r3, #24]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c64:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	691a      	ldr	r2, [r3, #16]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f042 0210 	orr.w	r2, r2, #16
 8004c74:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	2b03      	cmp	r3, #3
 8004c7c:	d114      	bne.n	8004ca8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	699a      	ldr	r2, [r3, #24]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f042 0220 	orr.w	r2, r2, #32
 8004c8c:	619a      	str	r2, [r3, #24]
 8004c8e:	e00b      	b.n	8004ca8 <HAL_FDCAN_Init+0x234>
 8004c90:	0800a198 	.word	0x0800a198
 8004c94:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	699a      	ldr	r2, [r3, #24]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f042 0220 	orr.w	r2, r2, #32
 8004ca6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	699b      	ldr	r3, [r3, #24]
 8004cac:	3b01      	subs	r3, #1
 8004cae:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	69db      	ldr	r3, [r3, #28]
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cb8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004cc0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	695b      	ldr	r3, [r3, #20]
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004cd0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cd2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cdc:	d115      	bne.n	8004d0a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004cec:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004cf6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d06:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d08:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00a      	beq.n	8004d28 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d30:	4413      	add	r3, r2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d011      	beq.n	8004d5a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004d3e:	f023 0107 	bic.w	r1, r3, #7
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	3360      	adds	r3, #96	@ 0x60
 8004d4a:	443b      	add	r3, r7
 8004d4c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d011      	beq.n	8004d86 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004d6a:	f023 0107 	bic.w	r1, r3, #7
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d72:	009b      	lsls	r3, r3, #2
 8004d74:	3360      	adds	r3, #96	@ 0x60
 8004d76:	443b      	add	r3, r7
 8004d78:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d012      	beq.n	8004db4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004d96:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	3360      	adds	r3, #96	@ 0x60
 8004da2:	443b      	add	r3, r7
 8004da4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004da8:	011a      	lsls	r2, r3, #4
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d012      	beq.n	8004de2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004dc4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	3360      	adds	r3, #96	@ 0x60
 8004dd0:	443b      	add	r3, r7
 8004dd2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004dd6:	021a      	lsls	r2, r3, #8
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a11      	ldr	r2, [pc, #68]	@ (8004e2c <HAL_FDCAN_Init+0x3b8>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d107      	bne.n	8004dfc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f022 0203 	bic.w	r2, r2, #3
 8004dfa:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 fdeb 	bl	80059f0 <FDCAN_CalcultateRamBlockAddresses>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004e20:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3760      	adds	r7, #96	@ 0x60
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	4000a000 	.word	0x4000a000

08004e30 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e40:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004e42:	7bfb      	ldrb	r3, [r7, #15]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d002      	beq.n	8004e4e <HAL_FDCAN_ConfigFilter+0x1e>
 8004e48:	7bfb      	ldrb	r3, [r7, #15]
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d157      	bne.n	8004efe <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d12b      	bne.n	8004eae <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	2b07      	cmp	r3, #7
 8004e5c:	d10d      	bne.n	8004e7a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	69db      	ldr	r3, [r3, #28]
 8004e68:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004e6a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004e70:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004e72:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	e00e      	b.n	8004e98 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e86:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004e8e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e94:	4313      	orrs	r3, r2
 8004e96:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	e025      	b.n	8004efa <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	075a      	lsls	r2, r3, #29
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	2b07      	cmp	r3, #7
 8004ec2:	d103      	bne.n	8004ecc <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	613b      	str	r3, [r7, #16]
 8004eca:	e006      	b.n	8004eda <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	079a      	lsls	r2, r3, #30
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	4413      	add	r3, r2
 8004ee6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	e008      	b.n	8004f10 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f04:	f043 0202 	orr.w	r2, r3, #2
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
  }
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	371c      	adds	r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d111      	bne.n	8004f54 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	699a      	ldr	r2, [r3, #24]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0201 	bic.w	r2, r2, #1
 8004f46:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	e008      	b.n	8004f66 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f5a:	f043 0204 	orr.w	r2, r3, #4
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
  }
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b086      	sub	sp, #24
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	60f8      	str	r0, [r7, #12]
 8004f7a:	60b9      	str	r1, [r7, #8]
 8004f7c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d141      	bne.n	800500e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004f92:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d109      	bne.n	8004fae <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fa0:	f043 0220 	orr.w	r2, r3, #32
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e038      	b.n	8005020 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004fb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d009      	beq.n	8004fd2 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fc4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e026      	b.n	8005020 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004fda:	0c1b      	lsrs	r3, r3, #16
 8004fdc:	f003 031f 	and.w	r3, r3, #31
 8004fe0:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	68b9      	ldr	r1, [r7, #8]
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fe87 	bl	8005cfc <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	fa01 f202 	lsl.w	r2, r1, r2
 8004ffa:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004ffe:	2201      	movs	r2, #1
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	409a      	lsls	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800500a:	2300      	movs	r3, #0
 800500c:	e008      	b.n	8005020 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005014:	f043 0208 	orr.w	r2, r3, #8
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
  }
}
 8005020:	4618      	mov	r0, r3
 8005022:	3718      	adds	r7, #24
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005028:	b480      	push	{r7}
 800502a:	b08b      	sub	sp, #44	@ 0x2c
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
 8005034:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005040:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8005042:	7efb      	ldrb	r3, [r7, #27]
 8005044:	2b02      	cmp	r3, #2
 8005046:	f040 8149 	bne.w	80052dc <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	2b40      	cmp	r3, #64	@ 0x40
 800504e:	d14c      	bne.n	80050ea <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005058:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d109      	bne.n	8005074 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005066:	f043 0220 	orr.w	r2, r3, #32
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e13c      	b.n	80052ee <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800507c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005080:	2b00      	cmp	r3, #0
 8005082:	d109      	bne.n	8005098 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800508a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e12a      	b.n	80052ee <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050a8:	d10a      	bne.n	80050c0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050ba:	d101      	bne.n	80050c0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80050bc:	2301      	movs	r3, #1
 80050be:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050c8:	0a1b      	lsrs	r3, r3, #8
 80050ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050ce:	69fa      	ldr	r2, [r7, #28]
 80050d0:	4413      	add	r3, r2
 80050d2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050dc:	69f9      	ldr	r1, [r7, #28]
 80050de:	fb01 f303 	mul.w	r3, r1, r3
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80050e8:	e068      	b.n	80051bc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	2b41      	cmp	r3, #65	@ 0x41
 80050ee:	d14c      	bne.n	800518a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80050f8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d109      	bne.n	8005114 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005106:	f043 0220 	orr.w	r2, r3, #32
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e0ec      	b.n	80052ee <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800511c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005120:	2b00      	cmp	r3, #0
 8005122:	d109      	bne.n	8005138 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800512a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e0da      	b.n	80052ee <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005140:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005144:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005148:	d10a      	bne.n	8005160 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005152:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005156:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800515a:	d101      	bne.n	8005160 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800515c:	2301      	movs	r3, #1
 800515e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005168:	0a1b      	lsrs	r3, r3, #8
 800516a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800516e:	69fa      	ldr	r2, [r7, #28]
 8005170:	4413      	add	r3, r2
 8005172:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800517c:	69f9      	ldr	r1, [r7, #28]
 800517e:	fb01 f303 	mul.w	r3, r1, r3
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4413      	add	r3, r2
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
 8005188:	e018      	b.n	80051bc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	429a      	cmp	r2, r3
 8005192:	d309      	bcc.n	80051a8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800519a:	f043 0220 	orr.w	r2, r3, #32
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e0a2      	b.n	80052ee <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051b0:	68b9      	ldr	r1, [r7, #8]
 80051b2:	fb01 f303 	mul.w	r3, r1, r3
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	4413      	add	r3, r2
 80051ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80051bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d107      	bne.n	80051e0 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	0c9b      	lsrs	r3, r3, #18
 80051d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	601a      	str	r2, [r3, #0]
 80051de:	e005      	b.n	80051ec <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80051ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80051f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005206:	3304      	adds	r3, #4
 8005208:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	b29a      	uxth	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	0c1b      	lsrs	r3, r3, #16
 800521a:	f003 020f 	and.w	r2, r3, #15
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800522e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800523a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	0e1b      	lsrs	r3, r3, #24
 8005240:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	0fda      	lsrs	r2, r3, #31
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005254:	3304      	adds	r3, #4
 8005256:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800525c:	2300      	movs	r3, #0
 800525e:	623b      	str	r3, [r7, #32]
 8005260:	e00a      	b.n	8005278 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	6a3b      	ldr	r3, [r7, #32]
 8005266:	441a      	add	r2, r3
 8005268:	6839      	ldr	r1, [r7, #0]
 800526a:	6a3b      	ldr	r3, [r7, #32]
 800526c:	440b      	add	r3, r1
 800526e:	7812      	ldrb	r2, [r2, #0]
 8005270:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005272:	6a3b      	ldr	r3, [r7, #32]
 8005274:	3301      	adds	r3, #1
 8005276:	623b      	str	r3, [r7, #32]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	4a1f      	ldr	r2, [pc, #124]	@ (80052fc <HAL_FDCAN_GetRxMessage+0x2d4>)
 800527e:	5cd3      	ldrb	r3, [r2, r3]
 8005280:	461a      	mov	r2, r3
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	4293      	cmp	r3, r2
 8005286:	d3ec      	bcc.n	8005262 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2b40      	cmp	r3, #64	@ 0x40
 800528c:	d105      	bne.n	800529a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69fa      	ldr	r2, [r7, #28]
 8005294:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8005298:	e01e      	b.n	80052d8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b41      	cmp	r3, #65	@ 0x41
 800529e:	d105      	bne.n	80052ac <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	69fa      	ldr	r2, [r7, #28]
 80052a6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80052aa:	e015      	b.n	80052d8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b1f      	cmp	r3, #31
 80052b0:	d808      	bhi.n	80052c4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2101      	movs	r1, #1
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	fa01 f202 	lsl.w	r2, r1, r2
 80052be:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80052c2:	e009      	b.n	80052d8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f003 021f 	and.w	r2, r3, #31
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2101      	movs	r1, #1
 80052d0:	fa01 f202 	lsl.w	r2, r1, r2
 80052d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80052d8:	2300      	movs	r3, #0
 80052da:	e008      	b.n	80052ee <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052e2:	f043 0208 	orr.w	r2, r3, #8
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
  }
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	372c      	adds	r7, #44	@ 0x2c
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	0800a1fc 	.word	0x0800a1fc

08005300 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005300:	b480      	push	{r7}
 8005302:	b087      	sub	sp, #28
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005312:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005314:	7dfb      	ldrb	r3, [r7, #23]
 8005316:	2b01      	cmp	r3, #1
 8005318:	d002      	beq.n	8005320 <HAL_FDCAN_ActivateNotification+0x20>
 800531a:	7dfb      	ldrb	r3, [r7, #23]
 800531c:	2b02      	cmp	r3, #2
 800531e:	d155      	bne.n	80053cc <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	4013      	ands	r3, r2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d108      	bne.n	8005340 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f042 0201 	orr.w	r2, r2, #1
 800533c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800533e:	e014      	b.n	800536a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	4013      	ands	r3, r2
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	429a      	cmp	r2, r3
 800534e:	d108      	bne.n	8005362 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f042 0202 	orr.w	r2, r2, #2
 800535e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005360:	e003      	b.n	800536a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2203      	movs	r2, #3
 8005368:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005370:	2b00      	cmp	r3, #0
 8005372:	d009      	beq.n	8005388 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	430a      	orrs	r2, r1
 8005384:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800538e:	2b00      	cmp	r3, #0
 8005390:	d009      	beq.n	80053a6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	4b0f      	ldr	r3, [pc, #60]	@ (80053ec <HAL_FDCAN_ActivateNotification+0xec>)
 80053b0:	4013      	ands	r3, r2
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	6812      	ldr	r2, [r2, #0]
 80053b6:	430b      	orrs	r3, r1
 80053b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80053ba:	4b0d      	ldr	r3, [pc, #52]	@ (80053f0 <HAL_FDCAN_ActivateNotification+0xf0>)
 80053bc:	695a      	ldr	r2, [r3, #20]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	0f9b      	lsrs	r3, r3, #30
 80053c2:	490b      	ldr	r1, [pc, #44]	@ (80053f0 <HAL_FDCAN_ActivateNotification+0xf0>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80053c8:	2300      	movs	r3, #0
 80053ca:	e008      	b.n	80053de <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053d2:	f043 0202 	orr.w	r2, r3, #2
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
  }
}
 80053de:	4618      	mov	r0, r3
 80053e0:	371c      	adds	r7, #28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	3fcfffff 	.word	0x3fcfffff
 80053f0:	4000a800 	.word	0x4000a800

080053f4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b096      	sub	sp, #88	@ 0x58
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80053fc:	4b9a      	ldr	r3, [pc, #616]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	079b      	lsls	r3, r3, #30
 8005402:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005404:	4b98      	ldr	r3, [pc, #608]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	079b      	lsls	r3, r3, #30
 800540a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800540c:	4013      	ands	r3, r2
 800540e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005416:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800541a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005422:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005424:	4013      	ands	r3, r2
 8005426:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800542e:	f003 030f 	and.w	r3, r3, #15
 8005432:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800543a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800543c:	4013      	ands	r3, r2
 800543e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005446:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800544a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005452:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005454:	4013      	ands	r3, r2
 8005456:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800545e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8005462:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800546a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800546c:	4013      	ands	r3, r2
 800546e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005476:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800547a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005482:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005484:	4013      	ands	r3, r2
 8005486:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005496:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800549a:	0a1b      	lsrs	r3, r3, #8
 800549c:	f003 0301 	and.w	r3, r3, #1
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d010      	beq.n	80054c6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80054a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a6:	0a1b      	lsrs	r3, r3, #8
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054b8:	651a      	str	r2, [r3, #80]	@ 0x50
 80054ba:	4b6b      	ldr	r3, [pc, #428]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 80054bc:	2200      	movs	r2, #0
 80054be:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 fa49 	bl	8005958 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80054c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054c8:	0a9b      	lsrs	r3, r3, #10
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d01d      	beq.n	800550e <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80054d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d4:	0a9b      	lsrs	r3, r3, #10
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d017      	beq.n	800550e <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80054e6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054f2:	4013      	ands	r3, r2
 80054f4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054fe:	651a      	str	r2, [r3, #80]	@ 0x50
 8005500:	4b59      	ldr	r3, [pc, #356]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005502:	2200      	movs	r2, #0
 8005504:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005506:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 f9fc 	bl	8005906 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800550e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00d      	beq.n	8005530 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800551a:	4b54      	ldr	r3, [pc, #336]	@ (800566c <HAL_FDCAN_IRQHandler+0x278>)
 800551c:	400b      	ands	r3, r1
 800551e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005520:	4a51      	ldr	r2, [pc, #324]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005524:	0f9b      	lsrs	r3, r3, #30
 8005526:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8005528:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f9c0 	bl	80058b0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005530:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00d      	beq.n	8005552 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800553c:	4b4b      	ldr	r3, [pc, #300]	@ (800566c <HAL_FDCAN_IRQHandler+0x278>)
 800553e:	400b      	ands	r3, r1
 8005540:	6513      	str	r3, [r2, #80]	@ 0x50
 8005542:	4a49      	ldr	r2, [pc, #292]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005546:	0f9b      	lsrs	r3, r3, #30
 8005548:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800554a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f9ba 	bl	80058c6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00d      	beq.n	8005574 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800555e:	4b43      	ldr	r3, [pc, #268]	@ (800566c <HAL_FDCAN_IRQHandler+0x278>)
 8005560:	400b      	ands	r3, r1
 8005562:	6513      	str	r3, [r2, #80]	@ 0x50
 8005564:	4a40      	ldr	r2, [pc, #256]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005568:	0f9b      	lsrs	r3, r3, #30
 800556a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800556c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f7fb fb0a 	bl	8000b88 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005574:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00d      	beq.n	8005596 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005580:	4b3a      	ldr	r3, [pc, #232]	@ (800566c <HAL_FDCAN_IRQHandler+0x278>)
 8005582:	400b      	ands	r3, r1
 8005584:	6513      	str	r3, [r2, #80]	@ 0x50
 8005586:	4a38      	ldr	r2, [pc, #224]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005588:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800558a:	0f9b      	lsrs	r3, r3, #30
 800558c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800558e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7fb fb1d 	bl	8000bd0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005598:	0adb      	lsrs	r3, r3, #11
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d010      	beq.n	80055c4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80055a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a4:	0adb      	lsrs	r3, r3, #11
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00a      	beq.n	80055c4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055b6:	651a      	str	r2, [r3, #80]	@ 0x50
 80055b8:	4b2b      	ldr	r3, [pc, #172]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 80055ba:	2200      	movs	r2, #0
 80055bc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f98c 	bl	80058dc <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80055c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c6:	0a5b      	lsrs	r3, r3, #9
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d01d      	beq.n	800560c <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80055d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d2:	0a5b      	lsrs	r3, r3, #9
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d017      	beq.n	800560c <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80055e4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055f0:	4013      	ands	r3, r2
 80055f2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055fc:	651a      	str	r2, [r3, #80]	@ 0x50
 80055fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005600:	2200      	movs	r2, #0
 8005602:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005604:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f972 	bl	80058f0 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800560c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800560e:	0cdb      	lsrs	r3, r3, #19
 8005610:	f003 0301 	and.w	r3, r3, #1
 8005614:	2b00      	cmp	r3, #0
 8005616:	d010      	beq.n	800563a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800561a:	0cdb      	lsrs	r3, r3, #19
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00a      	beq.n	800563a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800562c:	651a      	str	r2, [r3, #80]	@ 0x50
 800562e:	4b0e      	ldr	r3, [pc, #56]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 8005630:	2200      	movs	r2, #0
 8005632:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 f971 	bl	800591c <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800563a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800563c:	0c1b      	lsrs	r3, r3, #16
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d016      	beq.n	8005674 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005648:	0c1b      	lsrs	r3, r3, #16
 800564a:	f003 0301 	and.w	r3, r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	d010      	beq.n	8005674 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800565a:	651a      	str	r2, [r3, #80]	@ 0x50
 800565c:	4b02      	ldr	r3, [pc, #8]	@ (8005668 <HAL_FDCAN_IRQHandler+0x274>)
 800565e:	2200      	movs	r2, #0
 8005660:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	e004      	b.n	8005670 <HAL_FDCAN_IRQHandler+0x27c>
 8005666:	bf00      	nop
 8005668:	4000a800 	.word	0x4000a800
 800566c:	3fcfffff 	.word	0x3fcfffff
 8005670:	f000 f95e 	bl	8005930 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005674:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005676:	0c9b      	lsrs	r3, r3, #18
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	2b00      	cmp	r3, #0
 800567e:	d010      	beq.n	80056a2 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005682:	0c9b      	lsrs	r3, r3, #18
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00a      	beq.n	80056a2 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005694:	651a      	str	r2, [r3, #80]	@ 0x50
 8005696:	4b83      	ldr	r3, [pc, #524]	@ (80058a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005698:	2200      	movs	r2, #0
 800569a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 f951 	bl	8005944 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80056a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056a4:	0c5b      	lsrs	r3, r3, #17
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d015      	beq.n	80056da <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80056ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b0:	0c5b      	lsrs	r3, r3, #17
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00f      	beq.n	80056da <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80056c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80056c4:	4b77      	ldr	r3, [pc, #476]	@ (80058a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80056da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00d      	beq.n	80056fc <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056e6:	4b70      	ldr	r3, [pc, #448]	@ (80058a8 <HAL_FDCAN_IRQHandler+0x4b4>)
 80056e8:	400b      	ands	r3, r1
 80056ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80056ec:	4a6d      	ldr	r2, [pc, #436]	@ (80058a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 80056ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056f0:	0f9b      	lsrs	r3, r3, #30
 80056f2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80056f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f942 	bl	8005980 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80056fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d011      	beq.n	8005726 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005708:	4b67      	ldr	r3, [pc, #412]	@ (80058a8 <HAL_FDCAN_IRQHandler+0x4b4>)
 800570a:	400b      	ands	r3, r1
 800570c:	6513      	str	r3, [r2, #80]	@ 0x50
 800570e:	4a65      	ldr	r2, [pc, #404]	@ (80058a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005710:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005712:	0f9b      	lsrs	r3, r3, #30
 8005714:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800571c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800571e:	431a      	orrs	r2, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a60      	ldr	r2, [pc, #384]	@ (80058ac <HAL_FDCAN_IRQHandler+0x4b8>)
 800572c:	4293      	cmp	r3, r2
 800572e:	f040 80ac 	bne.w	800588a <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f003 0303 	and.w	r3, r3, #3
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 80a4 	beq.w	800588a <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	f003 030f 	and.w	r3, r3, #15
 800574c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005756:	4013      	ands	r3, r2
 8005758:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	6a1b      	ldr	r3, [r3, #32]
 8005760:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005764:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800576e:	4013      	ands	r3, r2
 8005770:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005786:	4013      	ands	r3, r2
 8005788:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	6a1b      	ldr	r3, [r3, #32]
 8005790:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005794:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800579c:	6a3a      	ldr	r2, [r7, #32]
 800579e:	4013      	ands	r3, r2
 80057a0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80057ac:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b4:	69fa      	ldr	r2, [r7, #28]
 80057b6:	4013      	ands	r3, r2
 80057b8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80057ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d007      	beq.n	80057e0 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057d6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80057d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f8db 	bl	8005996 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80057e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d007      	beq.n	80057f6 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ec:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80057ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f8db 	bl	80059ac <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	099b      	lsrs	r3, r3, #6
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d01a      	beq.n	8005838 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	099b      	lsrs	r3, r3, #6
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d014      	beq.n	8005838 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005814:	0c1b      	lsrs	r3, r3, #16
 8005816:	b29b      	uxth	r3, r3
 8005818:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005820:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005824:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	2240      	movs	r2, #64	@ 0x40
 800582c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	6939      	ldr	r1, [r7, #16]
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f8c5 	bl	80059c2 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583a:	2b00      	cmp	r3, #0
 800583c:	d007      	beq.n	800584e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005844:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005846:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f8c6 	bl	80059da <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00b      	beq.n	800586c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	6a3a      	ldr	r2, [r7, #32]
 800585a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005862:	6a3b      	ldr	r3, [r7, #32]
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00b      	beq.n	800588a <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	69fa      	ldr	r2, [r7, #28]
 8005878:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f869 	bl	800596c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800589a:	bf00      	nop
 800589c:	3758      	adds	r7, #88	@ 0x58
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	4000a800 	.word	0x4000a800
 80058a8:	3fcfffff 	.word	0x3fcfffff
 80058ac:	4000a000 	.word	0x4000a000

080058b0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80058ba:	bf00      	nop
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
 80058ce:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80058fa:	bf00      	nop
 80058fc:	370c      	adds	r7, #12
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr

08005906 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
 800590e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr

08005996 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005996:	b480      	push	{r7}
 8005998:	b083      	sub	sp, #12
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
 800599e:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80059b6:	bf00      	nop
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b085      	sub	sp, #20
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80059ce:	bf00      	nop
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr

080059da <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
 80059e2:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059fc:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005a06:	4ba7      	ldr	r3, [pc, #668]	@ (8005ca4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a08:	4013      	ands	r3, r2
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	0091      	lsls	r1, r2, #2
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6812      	ldr	r2, [r2, #0]
 8005a12:	430b      	orrs	r3, r1
 8005a14:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a20:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a28:	041a      	lsls	r2, r3, #16
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a38:	68ba      	ldr	r2, [r7, #8]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005a46:	4b97      	ldr	r3, [pc, #604]	@ (8005ca4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a48:	4013      	ands	r3, r2
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	0091      	lsls	r1, r2, #2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	6812      	ldr	r2, [r2, #0]
 8005a52:	430b      	orrs	r3, r1
 8005a54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a60:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a68:	041a      	lsls	r2, r3, #16
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a78:	005b      	lsls	r3, r3, #1
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005a88:	4b86      	ldr	r3, [pc, #536]	@ (8005ca4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	0091      	lsls	r1, r2, #2
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6812      	ldr	r2, [r2, #0]
 8005a94:	430b      	orrs	r3, r1
 8005a96:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005aa2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aaa:	041a      	lsls	r2, r3, #16
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005abe:	fb02 f303 	mul.w	r3, r2, r3
 8005ac2:	68ba      	ldr	r2, [r7, #8]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005ad0:	4b74      	ldr	r3, [pc, #464]	@ (8005ca4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	0091      	lsls	r1, r2, #2
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	6812      	ldr	r2, [r2, #0]
 8005adc:	430b      	orrs	r3, r1
 8005ade:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005aea:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005af2:	041a      	lsls	r2, r3, #16
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	430a      	orrs	r2, r1
 8005afa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005b06:	fb02 f303 	mul.w	r3, r2, r3
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005b18:	4b62      	ldr	r3, [pc, #392]	@ (8005ca4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	0091      	lsls	r1, r2, #2
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6812      	ldr	r2, [r2, #0]
 8005b24:	430b      	orrs	r3, r1
 8005b26:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005b32:	fb02 f303 	mul.w	r3, r2, r3
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	4413      	add	r3, r2
 8005b3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005b44:	4b57      	ldr	r3, [pc, #348]	@ (8005ca4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b46:	4013      	ands	r3, r2
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	0091      	lsls	r1, r2, #2
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6812      	ldr	r2, [r2, #0]
 8005b50:	430b      	orrs	r3, r1
 8005b52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b5e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b66:	041a      	lsls	r2, r3, #16
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b76:	005b      	lsls	r3, r3, #1
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005b86:	4b47      	ldr	r3, [pc, #284]	@ (8005ca4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b88:	4013      	ands	r3, r2
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	0091      	lsls	r1, r2, #2
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	6812      	ldr	r2, [r2, #0]
 8005b92:	430b      	orrs	r3, r1
 8005b94:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005ba0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ba8:	041a      	lsls	r2, r3, #16
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005bbc:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bc4:	061a      	lsls	r2, r3, #24
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bd4:	4b34      	ldr	r3, [pc, #208]	@ (8005ca8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005bd6:	4413      	add	r3, r2
 8005bd8:	009a      	lsls	r2, r3, #2
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	441a      	add	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf6:	00db      	lsls	r3, r3, #3
 8005bf8:	441a      	add	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c06:	6879      	ldr	r1, [r7, #4]
 8005c08:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005c0a:	fb01 f303 	mul.w	r3, r1, r3
 8005c0e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005c10:	441a      	add	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c1e:	6879      	ldr	r1, [r7, #4]
 8005c20:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005c22:	fb01 f303 	mul.w	r3, r1, r3
 8005c26:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005c28:	441a      	add	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c36:	6879      	ldr	r1, [r7, #4]
 8005c38:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005c3a:	fb01 f303 	mul.w	r3, r1, r3
 8005c3e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005c40:	441a      	add	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c52:	00db      	lsls	r3, r3, #3
 8005c54:	441a      	add	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005c6a:	fb01 f303 	mul.w	r3, r1, r3
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	441a      	add	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c82:	6879      	ldr	r1, [r7, #4]
 8005c84:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005c86:	fb01 f303 	mul.w	r3, r1, r3
 8005c8a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005c8c:	441a      	add	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c9a:	4a04      	ldr	r2, [pc, #16]	@ (8005cac <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d915      	bls.n	8005ccc <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005ca0:	e006      	b.n	8005cb0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005ca2:	bf00      	nop
 8005ca4:	ffff0003 	.word	0xffff0003
 8005ca8:	10002b00 	.word	0x10002b00
 8005cac:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cb6:	f043 0220 	orr.w	r2, r3, #32
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2203      	movs	r2, #3
 8005cc4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e010      	b.n	8005cee <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cd0:	60fb      	str	r3, [r7, #12]
 8005cd2:	e005      	b.n	8005ce0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	3304      	adds	r3, #4
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d3f3      	bcc.n	8005cd4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3714      	adds	r7, #20
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop

08005cfc <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b089      	sub	sp, #36	@ 0x24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
 8005d08:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10a      	bne.n	8005d28 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005d1a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d22:	4313      	orrs	r3, r2
 8005d24:	61fb      	str	r3, [r7, #28]
 8005d26:	e00a      	b.n	8005d3e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005d30:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005d36:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005d38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d3c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005d48:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005d4e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005d54:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d6a:	6839      	ldr	r1, [r7, #0]
 8005d6c:	fb01 f303 	mul.w	r3, r1, r3
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	69fa      	ldr	r2, [r7, #28]
 8005d7a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	3304      	adds	r3, #4
 8005d80:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005d8e:	2300      	movs	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]
 8005d92:	e020      	b.n	8005dd6 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	3303      	adds	r3, #3
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	3302      	adds	r3, #2
 8005da4:	6879      	ldr	r1, [r7, #4]
 8005da6:	440b      	add	r3, r1
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005dac:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	3301      	adds	r3, #1
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	440b      	add	r3, r1
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005dba:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005dbc:	6879      	ldr	r1, [r7, #4]
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	440a      	add	r2, r1
 8005dc2:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005dc4:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	3304      	adds	r3, #4
 8005dce:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	3304      	adds	r3, #4
 8005dd4:	617b      	str	r3, [r7, #20]
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	4a06      	ldr	r2, [pc, #24]	@ (8005df4 <FDCAN_CopyMessageToRAM+0xf8>)
 8005ddc:	5cd3      	ldrb	r3, [r2, r3]
 8005dde:	461a      	mov	r2, r3
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d3d6      	bcc.n	8005d94 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005de6:	bf00      	nop
 8005de8:	bf00      	nop
 8005dea:	3724      	adds	r7, #36	@ 0x24
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	0800a1fc 	.word	0x0800a1fc

08005df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b089      	sub	sp, #36	@ 0x24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e02:	2300      	movs	r3, #0
 8005e04:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005e06:	4b86      	ldr	r3, [pc, #536]	@ (8006020 <HAL_GPIO_Init+0x228>)
 8005e08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005e0a:	e18c      	b.n	8006126 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	2101      	movs	r1, #1
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	fa01 f303 	lsl.w	r3, r1, r3
 8005e18:	4013      	ands	r3, r2
 8005e1a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	f000 817e 	beq.w	8006120 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f003 0303 	and.w	r3, r3, #3
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d005      	beq.n	8005e3c <HAL_GPIO_Init+0x44>
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f003 0303 	and.w	r3, r3, #3
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d130      	bne.n	8005e9e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	2203      	movs	r2, #3
 8005e48:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4c:	43db      	mvns	r3, r3
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	4013      	ands	r3, r2
 8005e52:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	68da      	ldr	r2, [r3, #12]
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	005b      	lsls	r3, r3, #1
 8005e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e60:	69ba      	ldr	r2, [r7, #24]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	69ba      	ldr	r2, [r7, #24]
 8005e6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e72:	2201      	movs	r2, #1
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7a:	43db      	mvns	r3, r3
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	4013      	ands	r3, r2
 8005e80:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	091b      	lsrs	r3, r3, #4
 8005e88:	f003 0201 	and.w	r2, r3, #1
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e92:	69ba      	ldr	r2, [r7, #24]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f003 0303 	and.w	r3, r3, #3
 8005ea6:	2b03      	cmp	r3, #3
 8005ea8:	d017      	beq.n	8005eda <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	2203      	movs	r2, #3
 8005eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eba:	43db      	mvns	r3, r3
 8005ebc:	69ba      	ldr	r2, [r7, #24]
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	689a      	ldr	r2, [r3, #8]
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	fa02 f303 	lsl.w	r3, r2, r3
 8005ece:	69ba      	ldr	r2, [r7, #24]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	69ba      	ldr	r2, [r7, #24]
 8005ed8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f003 0303 	and.w	r3, r3, #3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d123      	bne.n	8005f2e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	08da      	lsrs	r2, r3, #3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	3208      	adds	r2, #8
 8005eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	f003 0307 	and.w	r3, r3, #7
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	220f      	movs	r2, #15
 8005efe:	fa02 f303 	lsl.w	r3, r2, r3
 8005f02:	43db      	mvns	r3, r3
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	4013      	ands	r3, r2
 8005f08:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	691a      	ldr	r2, [r3, #16]
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	f003 0307 	and.w	r3, r3, #7
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	08da      	lsrs	r2, r3, #3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	3208      	adds	r2, #8
 8005f28:	69b9      	ldr	r1, [r7, #24]
 8005f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	2203      	movs	r2, #3
 8005f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3e:	43db      	mvns	r3, r3
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	4013      	ands	r3, r2
 8005f44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f003 0203 	and.w	r2, r3, #3
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	005b      	lsls	r3, r3, #1
 8005f52:	fa02 f303 	lsl.w	r3, r2, r3
 8005f56:	69ba      	ldr	r2, [r7, #24]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	69ba      	ldr	r2, [r7, #24]
 8005f60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 80d8 	beq.w	8006120 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f70:	4b2c      	ldr	r3, [pc, #176]	@ (8006024 <HAL_GPIO_Init+0x22c>)
 8005f72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f76:	4a2b      	ldr	r2, [pc, #172]	@ (8006024 <HAL_GPIO_Init+0x22c>)
 8005f78:	f043 0302 	orr.w	r3, r3, #2
 8005f7c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005f80:	4b28      	ldr	r3, [pc, #160]	@ (8006024 <HAL_GPIO_Init+0x22c>)
 8005f82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	60fb      	str	r3, [r7, #12]
 8005f8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f8e:	4a26      	ldr	r2, [pc, #152]	@ (8006028 <HAL_GPIO_Init+0x230>)
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	089b      	lsrs	r3, r3, #2
 8005f94:	3302      	adds	r3, #2
 8005f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	f003 0303 	and.w	r3, r3, #3
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	220f      	movs	r2, #15
 8005fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005faa:	43db      	mvns	r3, r3
 8005fac:	69ba      	ldr	r2, [r7, #24]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800602c <HAL_GPIO_Init+0x234>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d04a      	beq.n	8006050 <HAL_GPIO_Init+0x258>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8006030 <HAL_GPIO_Init+0x238>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d02b      	beq.n	800601a <HAL_GPIO_Init+0x222>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8006034 <HAL_GPIO_Init+0x23c>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d025      	beq.n	8006016 <HAL_GPIO_Init+0x21e>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8006038 <HAL_GPIO_Init+0x240>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d01f      	beq.n	8006012 <HAL_GPIO_Init+0x21a>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a19      	ldr	r2, [pc, #100]	@ (800603c <HAL_GPIO_Init+0x244>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d019      	beq.n	800600e <HAL_GPIO_Init+0x216>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a18      	ldr	r2, [pc, #96]	@ (8006040 <HAL_GPIO_Init+0x248>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d013      	beq.n	800600a <HAL_GPIO_Init+0x212>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a17      	ldr	r2, [pc, #92]	@ (8006044 <HAL_GPIO_Init+0x24c>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d00d      	beq.n	8006006 <HAL_GPIO_Init+0x20e>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4a16      	ldr	r2, [pc, #88]	@ (8006048 <HAL_GPIO_Init+0x250>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d007      	beq.n	8006002 <HAL_GPIO_Init+0x20a>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a15      	ldr	r2, [pc, #84]	@ (800604c <HAL_GPIO_Init+0x254>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d101      	bne.n	8005ffe <HAL_GPIO_Init+0x206>
 8005ffa:	2309      	movs	r3, #9
 8005ffc:	e029      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 8005ffe:	230a      	movs	r3, #10
 8006000:	e027      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 8006002:	2307      	movs	r3, #7
 8006004:	e025      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 8006006:	2306      	movs	r3, #6
 8006008:	e023      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 800600a:	2305      	movs	r3, #5
 800600c:	e021      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 800600e:	2304      	movs	r3, #4
 8006010:	e01f      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 8006012:	2303      	movs	r3, #3
 8006014:	e01d      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 8006016:	2302      	movs	r3, #2
 8006018:	e01b      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 800601a:	2301      	movs	r3, #1
 800601c:	e019      	b.n	8006052 <HAL_GPIO_Init+0x25a>
 800601e:	bf00      	nop
 8006020:	58000080 	.word	0x58000080
 8006024:	58024400 	.word	0x58024400
 8006028:	58000400 	.word	0x58000400
 800602c:	58020000 	.word	0x58020000
 8006030:	58020400 	.word	0x58020400
 8006034:	58020800 	.word	0x58020800
 8006038:	58020c00 	.word	0x58020c00
 800603c:	58021000 	.word	0x58021000
 8006040:	58021400 	.word	0x58021400
 8006044:	58021800 	.word	0x58021800
 8006048:	58021c00 	.word	0x58021c00
 800604c:	58022400 	.word	0x58022400
 8006050:	2300      	movs	r3, #0
 8006052:	69fa      	ldr	r2, [r7, #28]
 8006054:	f002 0203 	and.w	r2, r2, #3
 8006058:	0092      	lsls	r2, r2, #2
 800605a:	4093      	lsls	r3, r2
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	4313      	orrs	r3, r2
 8006060:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006062:	4938      	ldr	r1, [pc, #224]	@ (8006144 <HAL_GPIO_Init+0x34c>)
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	089b      	lsrs	r3, r3, #2
 8006068:	3302      	adds	r3, #2
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	43db      	mvns	r3, r3
 800607c:	69ba      	ldr	r2, [r7, #24]
 800607e:	4013      	ands	r3, r2
 8006080:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800608a:	2b00      	cmp	r3, #0
 800608c:	d003      	beq.n	8006096 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800608e:	69ba      	ldr	r2, [r7, #24]
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	4313      	orrs	r3, r2
 8006094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006096:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800609e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	43db      	mvns	r3, r3
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	4013      	ands	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80060bc:	69ba      	ldr	r2, [r7, #24]
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80060c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	43db      	mvns	r3, r3
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	4013      	ands	r3, r2
 80060da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80060e8:	69ba      	ldr	r2, [r7, #24]
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	43db      	mvns	r3, r3
 8006100:	69ba      	ldr	r2, [r7, #24]
 8006102:	4013      	ands	r3, r2
 8006104:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d003      	beq.n	800611a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8006112:	69ba      	ldr	r2, [r7, #24]
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	4313      	orrs	r3, r2
 8006118:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	3301      	adds	r3, #1
 8006124:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	fa22 f303 	lsr.w	r3, r2, r3
 8006130:	2b00      	cmp	r3, #0
 8006132:	f47f ae6b 	bne.w	8005e0c <HAL_GPIO_Init+0x14>
  }
}
 8006136:	bf00      	nop
 8006138:	bf00      	nop
 800613a:	3724      	adds	r7, #36	@ 0x24
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr
 8006144:	58000400 	.word	0x58000400

08006148 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006150:	4b19      	ldr	r3, [pc, #100]	@ (80061b8 <HAL_PWREx_ConfigSupply+0x70>)
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f003 0304 	and.w	r3, r3, #4
 8006158:	2b04      	cmp	r3, #4
 800615a:	d00a      	beq.n	8006172 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800615c:	4b16      	ldr	r3, [pc, #88]	@ (80061b8 <HAL_PWREx_ConfigSupply+0x70>)
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	f003 0307 	and.w	r3, r3, #7
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	429a      	cmp	r2, r3
 8006168:	d001      	beq.n	800616e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e01f      	b.n	80061ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800616e:	2300      	movs	r3, #0
 8006170:	e01d      	b.n	80061ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006172:	4b11      	ldr	r3, [pc, #68]	@ (80061b8 <HAL_PWREx_ConfigSupply+0x70>)
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	f023 0207 	bic.w	r2, r3, #7
 800617a:	490f      	ldr	r1, [pc, #60]	@ (80061b8 <HAL_PWREx_ConfigSupply+0x70>)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4313      	orrs	r3, r2
 8006180:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006182:	f7fb f8df 	bl	8001344 <HAL_GetTick>
 8006186:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006188:	e009      	b.n	800619e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800618a:	f7fb f8db 	bl	8001344 <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006198:	d901      	bls.n	800619e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e007      	b.n	80061ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800619e:	4b06      	ldr	r3, [pc, #24]	@ (80061b8 <HAL_PWREx_ConfigSupply+0x70>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061aa:	d1ee      	bne.n	800618a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	58024800 	.word	0x58024800

080061bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b08c      	sub	sp, #48	@ 0x30
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e3c8      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f000 8087 	beq.w	80062ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061dc:	4b88      	ldr	r3, [pc, #544]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80061e6:	4b86      	ldr	r3, [pc, #536]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80061e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80061ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ee:	2b10      	cmp	r3, #16
 80061f0:	d007      	beq.n	8006202 <HAL_RCC_OscConfig+0x46>
 80061f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f4:	2b18      	cmp	r3, #24
 80061f6:	d110      	bne.n	800621a <HAL_RCC_OscConfig+0x5e>
 80061f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fa:	f003 0303 	and.w	r3, r3, #3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d10b      	bne.n	800621a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006202:	4b7f      	ldr	r3, [pc, #508]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d06c      	beq.n	80062e8 <HAL_RCC_OscConfig+0x12c>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d168      	bne.n	80062e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e3a2      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006222:	d106      	bne.n	8006232 <HAL_RCC_OscConfig+0x76>
 8006224:	4b76      	ldr	r3, [pc, #472]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a75      	ldr	r2, [pc, #468]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800622a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800622e:	6013      	str	r3, [r2, #0]
 8006230:	e02e      	b.n	8006290 <HAL_RCC_OscConfig+0xd4>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10c      	bne.n	8006254 <HAL_RCC_OscConfig+0x98>
 800623a:	4b71      	ldr	r3, [pc, #452]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a70      	ldr	r2, [pc, #448]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006240:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006244:	6013      	str	r3, [r2, #0]
 8006246:	4b6e      	ldr	r3, [pc, #440]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a6d      	ldr	r2, [pc, #436]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800624c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006250:	6013      	str	r3, [r2, #0]
 8006252:	e01d      	b.n	8006290 <HAL_RCC_OscConfig+0xd4>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800625c:	d10c      	bne.n	8006278 <HAL_RCC_OscConfig+0xbc>
 800625e:	4b68      	ldr	r3, [pc, #416]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a67      	ldr	r2, [pc, #412]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006264:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006268:	6013      	str	r3, [r2, #0]
 800626a:	4b65      	ldr	r3, [pc, #404]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a64      	ldr	r2, [pc, #400]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006270:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006274:	6013      	str	r3, [r2, #0]
 8006276:	e00b      	b.n	8006290 <HAL_RCC_OscConfig+0xd4>
 8006278:	4b61      	ldr	r3, [pc, #388]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a60      	ldr	r2, [pc, #384]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800627e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006282:	6013      	str	r3, [r2, #0]
 8006284:	4b5e      	ldr	r3, [pc, #376]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a5d      	ldr	r2, [pc, #372]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800628a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800628e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d013      	beq.n	80062c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006298:	f7fb f854 	bl	8001344 <HAL_GetTick>
 800629c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800629e:	e008      	b.n	80062b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062a0:	f7fb f850 	bl	8001344 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	2b64      	cmp	r3, #100	@ 0x64
 80062ac:	d901      	bls.n	80062b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e356      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80062b2:	4b53      	ldr	r3, [pc, #332]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d0f0      	beq.n	80062a0 <HAL_RCC_OscConfig+0xe4>
 80062be:	e014      	b.n	80062ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c0:	f7fb f840 	bl	8001344 <HAL_GetTick>
 80062c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80062c6:	e008      	b.n	80062da <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062c8:	f7fb f83c 	bl	8001344 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	2b64      	cmp	r3, #100	@ 0x64
 80062d4:	d901      	bls.n	80062da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e342      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80062da:	4b49      	ldr	r3, [pc, #292]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1f0      	bne.n	80062c8 <HAL_RCC_OscConfig+0x10c>
 80062e6:	e000      	b.n	80062ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 808c 	beq.w	8006410 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062f8:	4b41      	ldr	r3, [pc, #260]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006300:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006302:	4b3f      	ldr	r3, [pc, #252]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006306:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d007      	beq.n	800631e <HAL_RCC_OscConfig+0x162>
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	2b18      	cmp	r3, #24
 8006312:	d137      	bne.n	8006384 <HAL_RCC_OscConfig+0x1c8>
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d132      	bne.n	8006384 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800631e:	4b38      	ldr	r3, [pc, #224]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0304 	and.w	r3, r3, #4
 8006326:	2b00      	cmp	r3, #0
 8006328:	d005      	beq.n	8006336 <HAL_RCC_OscConfig+0x17a>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e314      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006336:	4b32      	ldr	r3, [pc, #200]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f023 0219 	bic.w	r2, r3, #25
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	492f      	ldr	r1, [pc, #188]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006344:	4313      	orrs	r3, r2
 8006346:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006348:	f7fa fffc 	bl	8001344 <HAL_GetTick>
 800634c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800634e:	e008      	b.n	8006362 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006350:	f7fa fff8 	bl	8001344 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	2b02      	cmp	r3, #2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e2fe      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006362:	4b27      	ldr	r3, [pc, #156]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f003 0304 	and.w	r3, r3, #4
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0f0      	beq.n	8006350 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800636e:	4b24      	ldr	r3, [pc, #144]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	061b      	lsls	r3, r3, #24
 800637c:	4920      	ldr	r1, [pc, #128]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800637e:	4313      	orrs	r3, r2
 8006380:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006382:	e045      	b.n	8006410 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d026      	beq.n	80063da <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800638c:	4b1c      	ldr	r3, [pc, #112]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f023 0219 	bic.w	r2, r3, #25
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	4919      	ldr	r1, [pc, #100]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 800639a:	4313      	orrs	r3, r2
 800639c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800639e:	f7fa ffd1 	bl	8001344 <HAL_GetTick>
 80063a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063a4:	e008      	b.n	80063b8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063a6:	f7fa ffcd 	bl	8001344 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d901      	bls.n	80063b8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e2d3      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063b8:	4b11      	ldr	r3, [pc, #68]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0304 	and.w	r3, r3, #4
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d0f0      	beq.n	80063a6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	061b      	lsls	r3, r3, #24
 80063d2:	490b      	ldr	r1, [pc, #44]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	604b      	str	r3, [r1, #4]
 80063d8:	e01a      	b.n	8006410 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063da:	4b09      	ldr	r3, [pc, #36]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a08      	ldr	r2, [pc, #32]	@ (8006400 <HAL_RCC_OscConfig+0x244>)
 80063e0:	f023 0301 	bic.w	r3, r3, #1
 80063e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e6:	f7fa ffad 	bl	8001344 <HAL_GetTick>
 80063ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80063ec:	e00a      	b.n	8006404 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063ee:	f7fa ffa9 	bl	8001344 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d903      	bls.n	8006404 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e2af      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
 8006400:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006404:	4b96      	ldr	r3, [pc, #600]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 0304 	and.w	r3, r3, #4
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1ee      	bne.n	80063ee <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0310 	and.w	r3, r3, #16
 8006418:	2b00      	cmp	r3, #0
 800641a:	d06a      	beq.n	80064f2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800641c:	4b90      	ldr	r3, [pc, #576]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006424:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006426:	4b8e      	ldr	r3, [pc, #568]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800642a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	2b08      	cmp	r3, #8
 8006430:	d007      	beq.n	8006442 <HAL_RCC_OscConfig+0x286>
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	2b18      	cmp	r3, #24
 8006436:	d11b      	bne.n	8006470 <HAL_RCC_OscConfig+0x2b4>
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f003 0303 	and.w	r3, r3, #3
 800643e:	2b01      	cmp	r3, #1
 8006440:	d116      	bne.n	8006470 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006442:	4b87      	ldr	r3, [pc, #540]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800644a:	2b00      	cmp	r3, #0
 800644c:	d005      	beq.n	800645a <HAL_RCC_OscConfig+0x29e>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	69db      	ldr	r3, [r3, #28]
 8006452:	2b80      	cmp	r3, #128	@ 0x80
 8006454:	d001      	beq.n	800645a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e282      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800645a:	4b81      	ldr	r3, [pc, #516]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a1b      	ldr	r3, [r3, #32]
 8006466:	061b      	lsls	r3, r3, #24
 8006468:	497d      	ldr	r1, [pc, #500]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800646a:	4313      	orrs	r3, r2
 800646c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800646e:	e040      	b.n	80064f2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d023      	beq.n	80064c0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006478:	4b79      	ldr	r3, [pc, #484]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a78      	ldr	r2, [pc, #480]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800647e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006484:	f7fa ff5e 	bl	8001344 <HAL_GetTick>
 8006488:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800648a:	e008      	b.n	800649e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800648c:	f7fa ff5a 	bl	8001344 <HAL_GetTick>
 8006490:	4602      	mov	r2, r0
 8006492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	2b02      	cmp	r3, #2
 8006498:	d901      	bls.n	800649e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800649a:	2303      	movs	r3, #3
 800649c:	e260      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800649e:	4b70      	ldr	r3, [pc, #448]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d0f0      	beq.n	800648c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064aa:	4b6d      	ldr	r3, [pc, #436]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a1b      	ldr	r3, [r3, #32]
 80064b6:	061b      	lsls	r3, r3, #24
 80064b8:	4969      	ldr	r1, [pc, #420]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	60cb      	str	r3, [r1, #12]
 80064be:	e018      	b.n	80064f2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80064c0:	4b67      	ldr	r3, [pc, #412]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a66      	ldr	r2, [pc, #408]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80064c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064cc:	f7fa ff3a 	bl	8001344 <HAL_GetTick>
 80064d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80064d4:	f7fa ff36 	bl	8001344 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e23c      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80064e6:	4b5e      	ldr	r3, [pc, #376]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1f0      	bne.n	80064d4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0308 	and.w	r3, r3, #8
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d036      	beq.n	800656c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d019      	beq.n	800653a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006506:	4b56      	ldr	r3, [pc, #344]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800650a:	4a55      	ldr	r2, [pc, #340]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800650c:	f043 0301 	orr.w	r3, r3, #1
 8006510:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006512:	f7fa ff17 	bl	8001344 <HAL_GetTick>
 8006516:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006518:	e008      	b.n	800652c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800651a:	f7fa ff13 	bl	8001344 <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	2b02      	cmp	r3, #2
 8006526:	d901      	bls.n	800652c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e219      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800652c:	4b4c      	ldr	r3, [pc, #304]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800652e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0f0      	beq.n	800651a <HAL_RCC_OscConfig+0x35e>
 8006538:	e018      	b.n	800656c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800653a:	4b49      	ldr	r3, [pc, #292]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800653c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800653e:	4a48      	ldr	r2, [pc, #288]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006540:	f023 0301 	bic.w	r3, r3, #1
 8006544:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006546:	f7fa fefd 	bl	8001344 <HAL_GetTick>
 800654a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800654c:	e008      	b.n	8006560 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800654e:	f7fa fef9 	bl	8001344 <HAL_GetTick>
 8006552:	4602      	mov	r2, r0
 8006554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	2b02      	cmp	r3, #2
 800655a:	d901      	bls.n	8006560 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800655c:	2303      	movs	r3, #3
 800655e:	e1ff      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006560:	4b3f      	ldr	r3, [pc, #252]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006562:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006564:	f003 0302 	and.w	r3, r3, #2
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1f0      	bne.n	800654e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 0320 	and.w	r3, r3, #32
 8006574:	2b00      	cmp	r3, #0
 8006576:	d036      	beq.n	80065e6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	699b      	ldr	r3, [r3, #24]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d019      	beq.n	80065b4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006580:	4b37      	ldr	r3, [pc, #220]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a36      	ldr	r2, [pc, #216]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006586:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800658a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800658c:	f7fa feda 	bl	8001344 <HAL_GetTick>
 8006590:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006592:	e008      	b.n	80065a6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006594:	f7fa fed6 	bl	8001344 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e1dc      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80065a6:	4b2e      	ldr	r3, [pc, #184]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0f0      	beq.n	8006594 <HAL_RCC_OscConfig+0x3d8>
 80065b2:	e018      	b.n	80065e6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80065b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a29      	ldr	r2, [pc, #164]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80065ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80065c0:	f7fa fec0 	bl	8001344 <HAL_GetTick>
 80065c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80065c6:	e008      	b.n	80065da <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80065c8:	f7fa febc 	bl	8001344 <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e1c2      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80065da:	4b21      	ldr	r3, [pc, #132]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d1f0      	bne.n	80065c8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 0304 	and.w	r3, r3, #4
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 8086 	beq.w	8006700 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80065f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006664 <HAL_RCC_OscConfig+0x4a8>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006664 <HAL_RCC_OscConfig+0x4a8>)
 80065fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006600:	f7fa fea0 	bl	8001344 <HAL_GetTick>
 8006604:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006606:	e008      	b.n	800661a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006608:	f7fa fe9c 	bl	8001344 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	2b64      	cmp	r3, #100	@ 0x64
 8006614:	d901      	bls.n	800661a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e1a2      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800661a:	4b12      	ldr	r3, [pc, #72]	@ (8006664 <HAL_RCC_OscConfig+0x4a8>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006622:	2b00      	cmp	r3, #0
 8006624:	d0f0      	beq.n	8006608 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d106      	bne.n	800663c <HAL_RCC_OscConfig+0x480>
 800662e:	4b0c      	ldr	r3, [pc, #48]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006632:	4a0b      	ldr	r2, [pc, #44]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006634:	f043 0301 	orr.w	r3, r3, #1
 8006638:	6713      	str	r3, [r2, #112]	@ 0x70
 800663a:	e032      	b.n	80066a2 <HAL_RCC_OscConfig+0x4e6>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d111      	bne.n	8006668 <HAL_RCC_OscConfig+0x4ac>
 8006644:	4b06      	ldr	r3, [pc, #24]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006648:	4a05      	ldr	r2, [pc, #20]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 800664a:	f023 0301 	bic.w	r3, r3, #1
 800664e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006650:	4b03      	ldr	r3, [pc, #12]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006654:	4a02      	ldr	r2, [pc, #8]	@ (8006660 <HAL_RCC_OscConfig+0x4a4>)
 8006656:	f023 0304 	bic.w	r3, r3, #4
 800665a:	6713      	str	r3, [r2, #112]	@ 0x70
 800665c:	e021      	b.n	80066a2 <HAL_RCC_OscConfig+0x4e6>
 800665e:	bf00      	nop
 8006660:	58024400 	.word	0x58024400
 8006664:	58024800 	.word	0x58024800
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	2b05      	cmp	r3, #5
 800666e:	d10c      	bne.n	800668a <HAL_RCC_OscConfig+0x4ce>
 8006670:	4b83      	ldr	r3, [pc, #524]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006674:	4a82      	ldr	r2, [pc, #520]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006676:	f043 0304 	orr.w	r3, r3, #4
 800667a:	6713      	str	r3, [r2, #112]	@ 0x70
 800667c:	4b80      	ldr	r3, [pc, #512]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800667e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006680:	4a7f      	ldr	r2, [pc, #508]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006682:	f043 0301 	orr.w	r3, r3, #1
 8006686:	6713      	str	r3, [r2, #112]	@ 0x70
 8006688:	e00b      	b.n	80066a2 <HAL_RCC_OscConfig+0x4e6>
 800668a:	4b7d      	ldr	r3, [pc, #500]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800668c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800668e:	4a7c      	ldr	r2, [pc, #496]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006690:	f023 0301 	bic.w	r3, r3, #1
 8006694:	6713      	str	r3, [r2, #112]	@ 0x70
 8006696:	4b7a      	ldr	r3, [pc, #488]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800669a:	4a79      	ldr	r2, [pc, #484]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800669c:	f023 0304 	bic.w	r3, r3, #4
 80066a0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d015      	beq.n	80066d6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066aa:	f7fa fe4b 	bl	8001344 <HAL_GetTick>
 80066ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066b0:	e00a      	b.n	80066c8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066b2:	f7fa fe47 	bl	8001344 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d901      	bls.n	80066c8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e14b      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066c8:	4b6d      	ldr	r3, [pc, #436]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80066ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d0ee      	beq.n	80066b2 <HAL_RCC_OscConfig+0x4f6>
 80066d4:	e014      	b.n	8006700 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d6:	f7fa fe35 	bl	8001344 <HAL_GetTick>
 80066da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80066dc:	e00a      	b.n	80066f4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066de:	f7fa fe31 	bl	8001344 <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d901      	bls.n	80066f4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80066f0:	2303      	movs	r3, #3
 80066f2:	e135      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80066f4:	4b62      	ldr	r3, [pc, #392]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80066f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1ee      	bne.n	80066de <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	2b00      	cmp	r3, #0
 8006706:	f000 812a 	beq.w	800695e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800670a:	4b5d      	ldr	r3, [pc, #372]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006712:	2b18      	cmp	r3, #24
 8006714:	f000 80ba 	beq.w	800688c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800671c:	2b02      	cmp	r3, #2
 800671e:	f040 8095 	bne.w	800684c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006722:	4b57      	ldr	r3, [pc, #348]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a56      	ldr	r2, [pc, #344]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006728:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800672c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800672e:	f7fa fe09 	bl	8001344 <HAL_GetTick>
 8006732:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006734:	e008      	b.n	8006748 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006736:	f7fa fe05 	bl	8001344 <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	2b02      	cmp	r3, #2
 8006742:	d901      	bls.n	8006748 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e10b      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006748:	4b4d      	ldr	r3, [pc, #308]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1f0      	bne.n	8006736 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006754:	4b4a      	ldr	r3, [pc, #296]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006756:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006758:	4b4a      	ldr	r3, [pc, #296]	@ (8006884 <HAL_RCC_OscConfig+0x6c8>)
 800675a:	4013      	ands	r3, r2
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006764:	0112      	lsls	r2, r2, #4
 8006766:	430a      	orrs	r2, r1
 8006768:	4945      	ldr	r1, [pc, #276]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800676a:	4313      	orrs	r3, r2
 800676c:	628b      	str	r3, [r1, #40]	@ 0x28
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006772:	3b01      	subs	r3, #1
 8006774:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800677c:	3b01      	subs	r3, #1
 800677e:	025b      	lsls	r3, r3, #9
 8006780:	b29b      	uxth	r3, r3
 8006782:	431a      	orrs	r2, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006788:	3b01      	subs	r3, #1
 800678a:	041b      	lsls	r3, r3, #16
 800678c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006790:	431a      	orrs	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006796:	3b01      	subs	r3, #1
 8006798:	061b      	lsls	r3, r3, #24
 800679a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800679e:	4938      	ldr	r1, [pc, #224]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80067a4:	4b36      	ldr	r3, [pc, #216]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a8:	4a35      	ldr	r2, [pc, #212]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067aa:	f023 0301 	bic.w	r3, r3, #1
 80067ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80067b0:	4b33      	ldr	r3, [pc, #204]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067b4:	4b34      	ldr	r3, [pc, #208]	@ (8006888 <HAL_RCC_OscConfig+0x6cc>)
 80067b6:	4013      	ands	r3, r2
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80067bc:	00d2      	lsls	r2, r2, #3
 80067be:	4930      	ldr	r1, [pc, #192]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067c0:	4313      	orrs	r3, r2
 80067c2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80067c4:	4b2e      	ldr	r3, [pc, #184]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c8:	f023 020c 	bic.w	r2, r3, #12
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d0:	492b      	ldr	r1, [pc, #172]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80067d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067da:	f023 0202 	bic.w	r2, r3, #2
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e2:	4927      	ldr	r1, [pc, #156]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80067e8:	4b25      	ldr	r3, [pc, #148]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ec:	4a24      	ldr	r2, [pc, #144]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067f4:	4b22      	ldr	r3, [pc, #136]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f8:	4a21      	ldr	r2, [pc, #132]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 80067fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006800:	4b1f      	ldr	r3, [pc, #124]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006804:	4a1e      	ldr	r2, [pc, #120]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006806:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800680a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800680c:	4b1c      	ldr	r3, [pc, #112]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800680e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006810:	4a1b      	ldr	r2, [pc, #108]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006812:	f043 0301 	orr.w	r3, r3, #1
 8006816:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006818:	4b19      	ldr	r3, [pc, #100]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a18      	ldr	r2, [pc, #96]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800681e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006824:	f7fa fd8e 	bl	8001344 <HAL_GetTick>
 8006828:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800682a:	e008      	b.n	800683e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800682c:	f7fa fd8a 	bl	8001344 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b02      	cmp	r3, #2
 8006838:	d901      	bls.n	800683e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e090      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800683e:	4b10      	ldr	r3, [pc, #64]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d0f0      	beq.n	800682c <HAL_RCC_OscConfig+0x670>
 800684a:	e088      	b.n	800695e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800684c:	4b0c      	ldr	r3, [pc, #48]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a0b      	ldr	r2, [pc, #44]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006852:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006856:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006858:	f7fa fd74 	bl	8001344 <HAL_GetTick>
 800685c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800685e:	e008      	b.n	8006872 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006860:	f7fa fd70 	bl	8001344 <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	2b02      	cmp	r3, #2
 800686c:	d901      	bls.n	8006872 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800686e:	2303      	movs	r3, #3
 8006870:	e076      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006872:	4b03      	ldr	r3, [pc, #12]	@ (8006880 <HAL_RCC_OscConfig+0x6c4>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1f0      	bne.n	8006860 <HAL_RCC_OscConfig+0x6a4>
 800687e:	e06e      	b.n	800695e <HAL_RCC_OscConfig+0x7a2>
 8006880:	58024400 	.word	0x58024400
 8006884:	fffffc0c 	.word	0xfffffc0c
 8006888:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800688c:	4b36      	ldr	r3, [pc, #216]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 800688e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006890:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006892:	4b35      	ldr	r3, [pc, #212]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 8006894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006896:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689c:	2b01      	cmp	r3, #1
 800689e:	d031      	beq.n	8006904 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	f003 0203 	and.w	r2, r3, #3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d12a      	bne.n	8006904 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	091b      	lsrs	r3, r3, #4
 80068b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d122      	bne.n	8006904 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d11a      	bne.n	8006904 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	0a5b      	lsrs	r3, r3, #9
 80068d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068da:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80068dc:	429a      	cmp	r2, r3
 80068de:	d111      	bne.n	8006904 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	0c1b      	lsrs	r3, r3, #16
 80068e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d108      	bne.n	8006904 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	0e1b      	lsrs	r3, r3, #24
 80068f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068fe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006900:	429a      	cmp	r2, r3
 8006902:	d001      	beq.n	8006908 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e02b      	b.n	8006960 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006908:	4b17      	ldr	r3, [pc, #92]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 800690a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800690c:	08db      	lsrs	r3, r3, #3
 800690e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006912:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006918:	693a      	ldr	r2, [r7, #16]
 800691a:	429a      	cmp	r2, r3
 800691c:	d01f      	beq.n	800695e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800691e:	4b12      	ldr	r3, [pc, #72]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 8006920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006922:	4a11      	ldr	r2, [pc, #68]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 8006924:	f023 0301 	bic.w	r3, r3, #1
 8006928:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800692a:	f7fa fd0b 	bl	8001344 <HAL_GetTick>
 800692e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006930:	bf00      	nop
 8006932:	f7fa fd07 	bl	8001344 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693a:	4293      	cmp	r3, r2
 800693c:	d0f9      	beq.n	8006932 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800693e:	4b0a      	ldr	r3, [pc, #40]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 8006940:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006942:	4b0a      	ldr	r3, [pc, #40]	@ (800696c <HAL_RCC_OscConfig+0x7b0>)
 8006944:	4013      	ands	r3, r2
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800694a:	00d2      	lsls	r2, r2, #3
 800694c:	4906      	ldr	r1, [pc, #24]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 800694e:	4313      	orrs	r3, r2
 8006950:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006952:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 8006954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006956:	4a04      	ldr	r2, [pc, #16]	@ (8006968 <HAL_RCC_OscConfig+0x7ac>)
 8006958:	f043 0301 	orr.w	r3, r3, #1
 800695c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3730      	adds	r7, #48	@ 0x30
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	58024400 	.word	0x58024400
 800696c:	ffff0007 	.word	0xffff0007

08006970 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b086      	sub	sp, #24
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d101      	bne.n	8006984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e19c      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006984:	4b8a      	ldr	r3, [pc, #552]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 030f 	and.w	r3, r3, #15
 800698c:	683a      	ldr	r2, [r7, #0]
 800698e:	429a      	cmp	r2, r3
 8006990:	d910      	bls.n	80069b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006992:	4b87      	ldr	r3, [pc, #540]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f023 020f 	bic.w	r2, r3, #15
 800699a:	4985      	ldr	r1, [pc, #532]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	4313      	orrs	r3, r2
 80069a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069a2:	4b83      	ldr	r3, [pc, #524]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 030f 	and.w	r3, r3, #15
 80069aa:	683a      	ldr	r2, [r7, #0]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d001      	beq.n	80069b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e184      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0304 	and.w	r3, r3, #4
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d010      	beq.n	80069e2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	691a      	ldr	r2, [r3, #16]
 80069c4:	4b7b      	ldr	r3, [pc, #492]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d908      	bls.n	80069e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80069d0:	4b78      	ldr	r3, [pc, #480]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	4975      	ldr	r1, [pc, #468]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 80069de:	4313      	orrs	r3, r2
 80069e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0308 	and.w	r3, r3, #8
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d010      	beq.n	8006a10 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	695a      	ldr	r2, [r3, #20]
 80069f2:	4b70      	ldr	r3, [pc, #448]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 80069f4:	69db      	ldr	r3, [r3, #28]
 80069f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d908      	bls.n	8006a10 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80069fe:	4b6d      	ldr	r3, [pc, #436]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a00:	69db      	ldr	r3, [r3, #28]
 8006a02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	695b      	ldr	r3, [r3, #20]
 8006a0a:	496a      	ldr	r1, [pc, #424]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0310 	and.w	r3, r3, #16
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d010      	beq.n	8006a3e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	699a      	ldr	r2, [r3, #24]
 8006a20:	4b64      	ldr	r3, [pc, #400]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d908      	bls.n	8006a3e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006a2c:	4b61      	ldr	r3, [pc, #388]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a2e:	69db      	ldr	r3, [r3, #28]
 8006a30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	495e      	ldr	r1, [pc, #376]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0320 	and.w	r3, r3, #32
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d010      	beq.n	8006a6c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	69da      	ldr	r2, [r3, #28]
 8006a4e:	4b59      	ldr	r3, [pc, #356]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d908      	bls.n	8006a6c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006a5a:	4b56      	ldr	r3, [pc, #344]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	69db      	ldr	r3, [r3, #28]
 8006a66:	4953      	ldr	r1, [pc, #332]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0302 	and.w	r3, r3, #2
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d010      	beq.n	8006a9a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	68da      	ldr	r2, [r3, #12]
 8006a7c:	4b4d      	ldr	r3, [pc, #308]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	f003 030f 	and.w	r3, r3, #15
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d908      	bls.n	8006a9a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a88:	4b4a      	ldr	r3, [pc, #296]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	f023 020f 	bic.w	r2, r3, #15
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	4947      	ldr	r1, [pc, #284]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d055      	beq.n	8006b52 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006aa6:	4b43      	ldr	r3, [pc, #268]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	4940      	ldr	r1, [pc, #256]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	2b02      	cmp	r3, #2
 8006abe:	d107      	bne.n	8006ad0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006ac0:	4b3c      	ldr	r3, [pc, #240]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d121      	bne.n	8006b10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e0f6      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	2b03      	cmp	r3, #3
 8006ad6:	d107      	bne.n	8006ae8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ad8:	4b36      	ldr	r3, [pc, #216]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d115      	bne.n	8006b10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e0ea      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d107      	bne.n	8006b00 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006af0:	4b30      	ldr	r3, [pc, #192]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d109      	bne.n	8006b10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e0de      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006b00:	4b2c      	ldr	r3, [pc, #176]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d101      	bne.n	8006b10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e0d6      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b10:	4b28      	ldr	r3, [pc, #160]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	f023 0207 	bic.w	r2, r3, #7
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	4925      	ldr	r1, [pc, #148]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b22:	f7fa fc0f 	bl	8001344 <HAL_GetTick>
 8006b26:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b28:	e00a      	b.n	8006b40 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b2a:	f7fa fc0b 	bl	8001344 <HAL_GetTick>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d901      	bls.n	8006b40 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e0be      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b40:	4b1c      	ldr	r3, [pc, #112]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006b42:	691b      	ldr	r3, [r3, #16]
 8006b44:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	00db      	lsls	r3, r3, #3
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d1eb      	bne.n	8006b2a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0302 	and.w	r3, r3, #2
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d010      	beq.n	8006b80 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	68da      	ldr	r2, [r3, #12]
 8006b62:	4b14      	ldr	r3, [pc, #80]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	f003 030f 	and.w	r3, r3, #15
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d208      	bcs.n	8006b80 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b6e:	4b11      	ldr	r3, [pc, #68]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	f023 020f 	bic.w	r2, r3, #15
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	490e      	ldr	r1, [pc, #56]	@ (8006bb4 <HAL_RCC_ClockConfig+0x244>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b80:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 030f 	and.w	r3, r3, #15
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d214      	bcs.n	8006bb8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b8e:	4b08      	ldr	r3, [pc, #32]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f023 020f 	bic.w	r2, r3, #15
 8006b96:	4906      	ldr	r1, [pc, #24]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b9e:	4b04      	ldr	r3, [pc, #16]	@ (8006bb0 <HAL_RCC_ClockConfig+0x240>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	683a      	ldr	r2, [r7, #0]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d005      	beq.n	8006bb8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e086      	b.n	8006cbe <HAL_RCC_ClockConfig+0x34e>
 8006bb0:	52002000 	.word	0x52002000
 8006bb4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0304 	and.w	r3, r3, #4
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d010      	beq.n	8006be6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	691a      	ldr	r2, [r3, #16]
 8006bc8:	4b3f      	ldr	r3, [pc, #252]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d208      	bcs.n	8006be6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006bd4:	4b3c      	ldr	r3, [pc, #240]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	4939      	ldr	r1, [pc, #228]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0308 	and.w	r3, r3, #8
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d010      	beq.n	8006c14 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	695a      	ldr	r2, [r3, #20]
 8006bf6:	4b34      	ldr	r3, [pc, #208]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006bf8:	69db      	ldr	r3, [r3, #28]
 8006bfa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d208      	bcs.n	8006c14 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c02:	4b31      	ldr	r3, [pc, #196]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c04:	69db      	ldr	r3, [r3, #28]
 8006c06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	492e      	ldr	r1, [pc, #184]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0310 	and.w	r3, r3, #16
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d010      	beq.n	8006c42 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	699a      	ldr	r2, [r3, #24]
 8006c24:	4b28      	ldr	r3, [pc, #160]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c26:	69db      	ldr	r3, [r3, #28]
 8006c28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d208      	bcs.n	8006c42 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c30:	4b25      	ldr	r3, [pc, #148]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c32:	69db      	ldr	r3, [r3, #28]
 8006c34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	699b      	ldr	r3, [r3, #24]
 8006c3c:	4922      	ldr	r1, [pc, #136]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0320 	and.w	r3, r3, #32
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d010      	beq.n	8006c70 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	69da      	ldr	r2, [r3, #28]
 8006c52:	4b1d      	ldr	r3, [pc, #116]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d208      	bcs.n	8006c70 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	69db      	ldr	r3, [r3, #28]
 8006c6a:	4917      	ldr	r1, [pc, #92]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006c70:	f000 f834 	bl	8006cdc <HAL_RCC_GetSysClockFreq>
 8006c74:	4602      	mov	r2, r0
 8006c76:	4b14      	ldr	r3, [pc, #80]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	0a1b      	lsrs	r3, r3, #8
 8006c7c:	f003 030f 	and.w	r3, r3, #15
 8006c80:	4912      	ldr	r1, [pc, #72]	@ (8006ccc <HAL_RCC_ClockConfig+0x35c>)
 8006c82:	5ccb      	ldrb	r3, [r1, r3]
 8006c84:	f003 031f 	and.w	r3, r3, #31
 8006c88:	fa22 f303 	lsr.w	r3, r2, r3
 8006c8c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8006cc8 <HAL_RCC_ClockConfig+0x358>)
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	f003 030f 	and.w	r3, r3, #15
 8006c96:	4a0d      	ldr	r2, [pc, #52]	@ (8006ccc <HAL_RCC_ClockConfig+0x35c>)
 8006c98:	5cd3      	ldrb	r3, [r2, r3]
 8006c9a:	f003 031f 	and.w	r3, r3, #31
 8006c9e:	693a      	ldr	r2, [r7, #16]
 8006ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca4:	4a0a      	ldr	r2, [pc, #40]	@ (8006cd0 <HAL_RCC_ClockConfig+0x360>)
 8006ca6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8006cd4 <HAL_RCC_ClockConfig+0x364>)
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006cae:	4b0a      	ldr	r3, [pc, #40]	@ (8006cd8 <HAL_RCC_ClockConfig+0x368>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7fa fafc 	bl	80012b0 <HAL_InitTick>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3718      	adds	r7, #24
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	58024400 	.word	0x58024400
 8006ccc:	0800a1e4 	.word	0x0800a1e4
 8006cd0:	24000004 	.word	0x24000004
 8006cd4:	24000000 	.word	0x24000000
 8006cd8:	24000008 	.word	0x24000008

08006cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b089      	sub	sp, #36	@ 0x24
 8006ce0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ce2:	4bb3      	ldr	r3, [pc, #716]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ce4:	691b      	ldr	r3, [r3, #16]
 8006ce6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cea:	2b18      	cmp	r3, #24
 8006cec:	f200 8155 	bhi.w	8006f9a <HAL_RCC_GetSysClockFreq+0x2be>
 8006cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf6:	bf00      	nop
 8006cf8:	08006d5d 	.word	0x08006d5d
 8006cfc:	08006f9b 	.word	0x08006f9b
 8006d00:	08006f9b 	.word	0x08006f9b
 8006d04:	08006f9b 	.word	0x08006f9b
 8006d08:	08006f9b 	.word	0x08006f9b
 8006d0c:	08006f9b 	.word	0x08006f9b
 8006d10:	08006f9b 	.word	0x08006f9b
 8006d14:	08006f9b 	.word	0x08006f9b
 8006d18:	08006d83 	.word	0x08006d83
 8006d1c:	08006f9b 	.word	0x08006f9b
 8006d20:	08006f9b 	.word	0x08006f9b
 8006d24:	08006f9b 	.word	0x08006f9b
 8006d28:	08006f9b 	.word	0x08006f9b
 8006d2c:	08006f9b 	.word	0x08006f9b
 8006d30:	08006f9b 	.word	0x08006f9b
 8006d34:	08006f9b 	.word	0x08006f9b
 8006d38:	08006d89 	.word	0x08006d89
 8006d3c:	08006f9b 	.word	0x08006f9b
 8006d40:	08006f9b 	.word	0x08006f9b
 8006d44:	08006f9b 	.word	0x08006f9b
 8006d48:	08006f9b 	.word	0x08006f9b
 8006d4c:	08006f9b 	.word	0x08006f9b
 8006d50:	08006f9b 	.word	0x08006f9b
 8006d54:	08006f9b 	.word	0x08006f9b
 8006d58:	08006d8f 	.word	0x08006d8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d5c:	4b94      	ldr	r3, [pc, #592]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0320 	and.w	r3, r3, #32
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d009      	beq.n	8006d7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d68:	4b91      	ldr	r3, [pc, #580]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	08db      	lsrs	r3, r3, #3
 8006d6e:	f003 0303 	and.w	r3, r3, #3
 8006d72:	4a90      	ldr	r2, [pc, #576]	@ (8006fb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d74:	fa22 f303 	lsr.w	r3, r2, r3
 8006d78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006d7a:	e111      	b.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006d7c:	4b8d      	ldr	r3, [pc, #564]	@ (8006fb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d7e:	61bb      	str	r3, [r7, #24]
      break;
 8006d80:	e10e      	b.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006d82:	4b8d      	ldr	r3, [pc, #564]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006d84:	61bb      	str	r3, [r7, #24]
      break;
 8006d86:	e10b      	b.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006d88:	4b8c      	ldr	r3, [pc, #560]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006d8a:	61bb      	str	r3, [r7, #24]
      break;
 8006d8c:	e108      	b.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d8e:	4b88      	ldr	r3, [pc, #544]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d92:	f003 0303 	and.w	r3, r3, #3
 8006d96:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006d98:	4b85      	ldr	r3, [pc, #532]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	091b      	lsrs	r3, r3, #4
 8006d9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006da2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006da4:	4b82      	ldr	r3, [pc, #520]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006dae:	4b80      	ldr	r3, [pc, #512]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006db2:	08db      	lsrs	r3, r3, #3
 8006db4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	fb02 f303 	mul.w	r3, r2, r3
 8006dbe:	ee07 3a90 	vmov	s15, r3
 8006dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dc6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f000 80e1 	beq.w	8006f94 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	f000 8083 	beq.w	8006ee0 <HAL_RCC_GetSysClockFreq+0x204>
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	f200 80a1 	bhi.w	8006f24 <HAL_RCC_GetSysClockFreq+0x248>
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d003      	beq.n	8006df0 <HAL_RCC_GetSysClockFreq+0x114>
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d056      	beq.n	8006e9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8006dee:	e099      	b.n	8006f24 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006df0:	4b6f      	ldr	r3, [pc, #444]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0320 	and.w	r3, r3, #32
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d02d      	beq.n	8006e58 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006dfc:	4b6c      	ldr	r3, [pc, #432]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	08db      	lsrs	r3, r3, #3
 8006e02:	f003 0303 	and.w	r3, r3, #3
 8006e06:	4a6b      	ldr	r2, [pc, #428]	@ (8006fb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e08:	fa22 f303 	lsr.w	r3, r2, r3
 8006e0c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	ee07 3a90 	vmov	s15, r3
 8006e14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	ee07 3a90 	vmov	s15, r3
 8006e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e26:	4b62      	ldr	r3, [pc, #392]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e2e:	ee07 3a90 	vmov	s15, r3
 8006e32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e36:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e3a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006fc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e52:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006e56:	e087      	b.n	8006f68 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	ee07 3a90 	vmov	s15, r3
 8006e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e62:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006fc4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006e66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e6a:	4b51      	ldr	r3, [pc, #324]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e72:	ee07 3a90 	vmov	s15, r3
 8006e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e7e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006fc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e9a:	e065      	b.n	8006f68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	ee07 3a90 	vmov	s15, r3
 8006ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006fc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006eaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eae:	4b40      	ldr	r3, [pc, #256]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eb6:	ee07 3a90 	vmov	s15, r3
 8006eba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ebe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ec2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006fc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ec6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006eca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ece:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ed2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006eda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006ede:	e043      	b.n	8006f68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	ee07 3a90 	vmov	s15, r3
 8006ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006fcc <HAL_RCC_GetSysClockFreq+0x2f0>
 8006eee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ef2:	4b2f      	ldr	r3, [pc, #188]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006efa:	ee07 3a90 	vmov	s15, r3
 8006efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f02:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f06:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006fc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f22:	e021      	b.n	8006f68 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	ee07 3a90 	vmov	s15, r3
 8006f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f2e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006fc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006f32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f36:	4b1e      	ldr	r3, [pc, #120]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f3e:	ee07 3a90 	vmov	s15, r3
 8006f42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f46:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f4a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006fc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f66:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006f68:	4b11      	ldr	r3, [pc, #68]	@ (8006fb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6c:	0a5b      	lsrs	r3, r3, #9
 8006f6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f72:	3301      	adds	r3, #1
 8006f74:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	ee07 3a90 	vmov	s15, r3
 8006f7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006f80:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f8c:	ee17 3a90 	vmov	r3, s15
 8006f90:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006f92:	e005      	b.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006f94:	2300      	movs	r3, #0
 8006f96:	61bb      	str	r3, [r7, #24]
      break;
 8006f98:	e002      	b.n	8006fa0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006f9a:	4b07      	ldr	r3, [pc, #28]	@ (8006fb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006f9c:	61bb      	str	r3, [r7, #24]
      break;
 8006f9e:	bf00      	nop
  }

  return sysclockfreq;
 8006fa0:	69bb      	ldr	r3, [r7, #24]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3724      	adds	r7, #36	@ 0x24
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	58024400 	.word	0x58024400
 8006fb4:	03d09000 	.word	0x03d09000
 8006fb8:	003d0900 	.word	0x003d0900
 8006fbc:	00f42400 	.word	0x00f42400
 8006fc0:	46000000 	.word	0x46000000
 8006fc4:	4c742400 	.word	0x4c742400
 8006fc8:	4a742400 	.word	0x4a742400
 8006fcc:	4b742400 	.word	0x4b742400

08006fd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006fd6:	f7ff fe81 	bl	8006cdc <HAL_RCC_GetSysClockFreq>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	4b10      	ldr	r3, [pc, #64]	@ (8007020 <HAL_RCC_GetHCLKFreq+0x50>)
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	0a1b      	lsrs	r3, r3, #8
 8006fe2:	f003 030f 	and.w	r3, r3, #15
 8006fe6:	490f      	ldr	r1, [pc, #60]	@ (8007024 <HAL_RCC_GetHCLKFreq+0x54>)
 8006fe8:	5ccb      	ldrb	r3, [r1, r3]
 8006fea:	f003 031f 	and.w	r3, r3, #31
 8006fee:	fa22 f303 	lsr.w	r3, r2, r3
 8006ff2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8007020 <HAL_RCC_GetHCLKFreq+0x50>)
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	f003 030f 	and.w	r3, r3, #15
 8006ffc:	4a09      	ldr	r2, [pc, #36]	@ (8007024 <HAL_RCC_GetHCLKFreq+0x54>)
 8006ffe:	5cd3      	ldrb	r3, [r2, r3]
 8007000:	f003 031f 	and.w	r3, r3, #31
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	fa22 f303 	lsr.w	r3, r2, r3
 800700a:	4a07      	ldr	r2, [pc, #28]	@ (8007028 <HAL_RCC_GetHCLKFreq+0x58>)
 800700c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800700e:	4a07      	ldr	r2, [pc, #28]	@ (800702c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007014:	4b04      	ldr	r3, [pc, #16]	@ (8007028 <HAL_RCC_GetHCLKFreq+0x58>)
 8007016:	681b      	ldr	r3, [r3, #0]
}
 8007018:	4618      	mov	r0, r3
 800701a:	3708      	adds	r7, #8
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	58024400 	.word	0x58024400
 8007024:	0800a1e4 	.word	0x0800a1e4
 8007028:	24000004 	.word	0x24000004
 800702c:	24000000 	.word	0x24000000

08007030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007034:	f7ff ffcc 	bl	8006fd0 <HAL_RCC_GetHCLKFreq>
 8007038:	4602      	mov	r2, r0
 800703a:	4b06      	ldr	r3, [pc, #24]	@ (8007054 <HAL_RCC_GetPCLK1Freq+0x24>)
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	091b      	lsrs	r3, r3, #4
 8007040:	f003 0307 	and.w	r3, r3, #7
 8007044:	4904      	ldr	r1, [pc, #16]	@ (8007058 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007046:	5ccb      	ldrb	r3, [r1, r3]
 8007048:	f003 031f 	and.w	r3, r3, #31
 800704c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007050:	4618      	mov	r0, r3
 8007052:	bd80      	pop	{r7, pc}
 8007054:	58024400 	.word	0x58024400
 8007058:	0800a1e4 	.word	0x0800a1e4

0800705c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800705c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007060:	b0c6      	sub	sp, #280	@ 0x118
 8007062:	af00      	add	r7, sp, #0
 8007064:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007068:	2300      	movs	r3, #0
 800706a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800706e:	2300      	movs	r3, #0
 8007070:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007080:	2500      	movs	r5, #0
 8007082:	ea54 0305 	orrs.w	r3, r4, r5
 8007086:	d049      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800708c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800708e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007092:	d02f      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007094:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007098:	d828      	bhi.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800709a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800709e:	d01a      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80070a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070a4:	d822      	bhi.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80070aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070ae:	d007      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80070b0:	e01c      	b.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070b2:	4bab      	ldr	r3, [pc, #684]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80070b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070b6:	4aaa      	ldr	r2, [pc, #680]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80070b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070be:	e01a      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80070c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c4:	3308      	adds	r3, #8
 80070c6:	2102      	movs	r1, #2
 80070c8:	4618      	mov	r0, r3
 80070ca:	f002 fa49 	bl	8009560 <RCCEx_PLL2_Config>
 80070ce:	4603      	mov	r3, r0
 80070d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070d4:	e00f      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070da:	3328      	adds	r3, #40	@ 0x28
 80070dc:	2102      	movs	r1, #2
 80070de:	4618      	mov	r0, r3
 80070e0:	f002 faf0 	bl	80096c4 <RCCEx_PLL3_Config>
 80070e4:	4603      	mov	r3, r0
 80070e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070ea:	e004      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070f2:	e000      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80070f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d10a      	bne.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80070fe:	4b98      	ldr	r3, [pc, #608]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007100:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007102:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007106:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800710c:	4a94      	ldr	r2, [pc, #592]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800710e:	430b      	orrs	r3, r1
 8007110:	6513      	str	r3, [r2, #80]	@ 0x50
 8007112:	e003      	b.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007114:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007118:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800711c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007124:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007128:	f04f 0900 	mov.w	r9, #0
 800712c:	ea58 0309 	orrs.w	r3, r8, r9
 8007130:	d047      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007138:	2b04      	cmp	r3, #4
 800713a:	d82a      	bhi.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800713c:	a201      	add	r2, pc, #4	@ (adr r2, 8007144 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800713e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007142:	bf00      	nop
 8007144:	08007159 	.word	0x08007159
 8007148:	08007167 	.word	0x08007167
 800714c:	0800717d 	.word	0x0800717d
 8007150:	0800719b 	.word	0x0800719b
 8007154:	0800719b 	.word	0x0800719b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007158:	4b81      	ldr	r3, [pc, #516]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800715a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715c:	4a80      	ldr	r2, [pc, #512]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800715e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007162:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007164:	e01a      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800716a:	3308      	adds	r3, #8
 800716c:	2100      	movs	r1, #0
 800716e:	4618      	mov	r0, r3
 8007170:	f002 f9f6 	bl	8009560 <RCCEx_PLL2_Config>
 8007174:	4603      	mov	r3, r0
 8007176:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800717a:	e00f      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800717c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007180:	3328      	adds	r3, #40	@ 0x28
 8007182:	2100      	movs	r1, #0
 8007184:	4618      	mov	r0, r3
 8007186:	f002 fa9d 	bl	80096c4 <RCCEx_PLL3_Config>
 800718a:	4603      	mov	r3, r0
 800718c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007190:	e004      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007198:	e000      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800719a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800719c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d10a      	bne.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071a4:	4b6e      	ldr	r3, [pc, #440]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071a8:	f023 0107 	bic.w	r1, r3, #7
 80071ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071b2:	4a6b      	ldr	r2, [pc, #428]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071b4:	430b      	orrs	r3, r1
 80071b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80071b8:	e003      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80071c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ca:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80071ce:	f04f 0b00 	mov.w	fp, #0
 80071d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80071d6:	d05b      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80071d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80071e0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80071e4:	d03b      	beq.n	800725e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80071e6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80071ea:	d834      	bhi.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80071ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071f0:	d037      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80071f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071f6:	d82e      	bhi.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80071f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80071fc:	d033      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80071fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007202:	d828      	bhi.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007204:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007208:	d01a      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800720a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800720e:	d822      	bhi.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007210:	2b00      	cmp	r3, #0
 8007212:	d003      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007214:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007218:	d007      	beq.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800721a:	e01c      	b.n	8007256 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800721c:	4b50      	ldr	r3, [pc, #320]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800721e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007220:	4a4f      	ldr	r2, [pc, #316]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007222:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007226:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007228:	e01e      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800722a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800722e:	3308      	adds	r3, #8
 8007230:	2100      	movs	r1, #0
 8007232:	4618      	mov	r0, r3
 8007234:	f002 f994 	bl	8009560 <RCCEx_PLL2_Config>
 8007238:	4603      	mov	r3, r0
 800723a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800723e:	e013      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007244:	3328      	adds	r3, #40	@ 0x28
 8007246:	2100      	movs	r1, #0
 8007248:	4618      	mov	r0, r3
 800724a:	f002 fa3b 	bl	80096c4 <RCCEx_PLL3_Config>
 800724e:	4603      	mov	r3, r0
 8007250:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007254:	e008      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800725c:	e004      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800725e:	bf00      	nop
 8007260:	e002      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007262:	bf00      	nop
 8007264:	e000      	b.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007266:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007268:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10b      	bne.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007270:	4b3b      	ldr	r3, [pc, #236]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007274:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007278:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800727c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007280:	4a37      	ldr	r2, [pc, #220]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007282:	430b      	orrs	r3, r1
 8007284:	6593      	str	r3, [r2, #88]	@ 0x58
 8007286:	e003      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007288:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800728c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800729c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80072a0:	2300      	movs	r3, #0
 80072a2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80072a6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80072aa:	460b      	mov	r3, r1
 80072ac:	4313      	orrs	r3, r2
 80072ae:	d05d      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80072b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80072b8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80072bc:	d03b      	beq.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80072be:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80072c2:	d834      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072c8:	d037      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80072ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072ce:	d82e      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072d4:	d033      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80072d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072da:	d828      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072e0:	d01a      	beq.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80072e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072e6:	d822      	bhi.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d003      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80072ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072f0:	d007      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80072f2:	e01c      	b.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072f4:	4b1a      	ldr	r3, [pc, #104]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072f8:	4a19      	ldr	r2, [pc, #100]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007300:	e01e      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007306:	3308      	adds	r3, #8
 8007308:	2100      	movs	r1, #0
 800730a:	4618      	mov	r0, r3
 800730c:	f002 f928 	bl	8009560 <RCCEx_PLL2_Config>
 8007310:	4603      	mov	r3, r0
 8007312:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007316:	e013      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007318:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800731c:	3328      	adds	r3, #40	@ 0x28
 800731e:	2100      	movs	r1, #0
 8007320:	4618      	mov	r0, r3
 8007322:	f002 f9cf 	bl	80096c4 <RCCEx_PLL3_Config>
 8007326:	4603      	mov	r3, r0
 8007328:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800732c:	e008      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800732e:	2301      	movs	r3, #1
 8007330:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007334:	e004      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007336:	bf00      	nop
 8007338:	e002      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800733a:	bf00      	nop
 800733c:	e000      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800733e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007340:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10d      	bne.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007348:	4b05      	ldr	r3, [pc, #20]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800734a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800734c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007350:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007354:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007358:	4a01      	ldr	r2, [pc, #4]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800735a:	430b      	orrs	r3, r1
 800735c:	6593      	str	r3, [r2, #88]	@ 0x58
 800735e:	e005      	b.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007360:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007364:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007368:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800736c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007374:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007378:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800737c:	2300      	movs	r3, #0
 800737e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007382:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007386:	460b      	mov	r3, r1
 8007388:	4313      	orrs	r3, r2
 800738a:	d03a      	beq.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800738c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007392:	2b30      	cmp	r3, #48	@ 0x30
 8007394:	d01f      	beq.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007396:	2b30      	cmp	r3, #48	@ 0x30
 8007398:	d819      	bhi.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x372>
 800739a:	2b20      	cmp	r3, #32
 800739c:	d00c      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d815      	bhi.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x372>
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d019      	beq.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80073a6:	2b10      	cmp	r3, #16
 80073a8:	d111      	bne.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073aa:	4baa      	ldr	r3, [pc, #680]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ae:	4aa9      	ldr	r2, [pc, #676]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80073b6:	e011      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073bc:	3308      	adds	r3, #8
 80073be:	2102      	movs	r1, #2
 80073c0:	4618      	mov	r0, r3
 80073c2:	f002 f8cd 	bl	8009560 <RCCEx_PLL2_Config>
 80073c6:	4603      	mov	r3, r0
 80073c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80073cc:	e006      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073d4:	e002      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80073d6:	bf00      	nop
 80073d8:	e000      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80073da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10a      	bne.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80073e4:	4b9b      	ldr	r3, [pc, #620]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073e8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80073ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073f2:	4a98      	ldr	r2, [pc, #608]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80073f4:	430b      	orrs	r3, r1
 80073f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80073f8:	e003      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800740e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007412:	2300      	movs	r3, #0
 8007414:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007418:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800741c:	460b      	mov	r3, r1
 800741e:	4313      	orrs	r3, r2
 8007420:	d051      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007428:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800742c:	d035      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800742e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007432:	d82e      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007434:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007438:	d031      	beq.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x442>
 800743a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800743e:	d828      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007440:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007444:	d01a      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800744a:	d822      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800744c:	2b00      	cmp	r3, #0
 800744e:	d003      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007454:	d007      	beq.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007456:	e01c      	b.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007458:	4b7e      	ldr	r3, [pc, #504]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800745a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800745c:	4a7d      	ldr	r2, [pc, #500]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800745e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007462:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007464:	e01c      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800746a:	3308      	adds	r3, #8
 800746c:	2100      	movs	r1, #0
 800746e:	4618      	mov	r0, r3
 8007470:	f002 f876 	bl	8009560 <RCCEx_PLL2_Config>
 8007474:	4603      	mov	r3, r0
 8007476:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800747a:	e011      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800747c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007480:	3328      	adds	r3, #40	@ 0x28
 8007482:	2100      	movs	r1, #0
 8007484:	4618      	mov	r0, r3
 8007486:	f002 f91d 	bl	80096c4 <RCCEx_PLL3_Config>
 800748a:	4603      	mov	r3, r0
 800748c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007490:	e006      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007498:	e002      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800749a:	bf00      	nop
 800749c:	e000      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800749e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10a      	bne.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80074a8:	4b6a      	ldr	r3, [pc, #424]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80074b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074b6:	4a67      	ldr	r2, [pc, #412]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074b8:	430b      	orrs	r3, r1
 80074ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80074bc:	e003      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80074c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ce:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80074d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80074d6:	2300      	movs	r3, #0
 80074d8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80074dc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80074e0:	460b      	mov	r3, r1
 80074e2:	4313      	orrs	r3, r2
 80074e4:	d053      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80074e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074f0:	d033      	beq.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 80074f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074f6:	d82c      	bhi.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80074f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074fc:	d02f      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x502>
 80074fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007502:	d826      	bhi.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007504:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007508:	d02b      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800750a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800750e:	d820      	bhi.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007510:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007514:	d012      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8007516:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800751a:	d81a      	bhi.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800751c:	2b00      	cmp	r3, #0
 800751e:	d022      	beq.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8007520:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007524:	d115      	bne.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007526:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752a:	3308      	adds	r3, #8
 800752c:	2101      	movs	r1, #1
 800752e:	4618      	mov	r0, r3
 8007530:	f002 f816 	bl	8009560 <RCCEx_PLL2_Config>
 8007534:	4603      	mov	r3, r0
 8007536:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800753a:	e015      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800753c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007540:	3328      	adds	r3, #40	@ 0x28
 8007542:	2101      	movs	r1, #1
 8007544:	4618      	mov	r0, r3
 8007546:	f002 f8bd 	bl	80096c4 <RCCEx_PLL3_Config>
 800754a:	4603      	mov	r3, r0
 800754c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007550:	e00a      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007558:	e006      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800755a:	bf00      	nop
 800755c:	e004      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800755e:	bf00      	nop
 8007560:	e002      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007562:	bf00      	nop
 8007564:	e000      	b.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007566:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007568:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800756c:	2b00      	cmp	r3, #0
 800756e:	d10a      	bne.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007570:	4b38      	ldr	r3, [pc, #224]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007574:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800757c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800757e:	4a35      	ldr	r2, [pc, #212]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007580:	430b      	orrs	r3, r1
 8007582:	6513      	str	r3, [r2, #80]	@ 0x50
 8007584:	e003      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007586:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800758a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800758e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007596:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800759a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800759e:	2300      	movs	r3, #0
 80075a0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80075a4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80075a8:	460b      	mov	r3, r1
 80075aa:	4313      	orrs	r3, r2
 80075ac:	d058      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80075ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80075b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075ba:	d033      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80075bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075c0:	d82c      	bhi.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075c6:	d02f      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80075c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075cc:	d826      	bhi.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075d2:	d02b      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80075d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075d8:	d820      	bhi.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075de:	d012      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80075e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075e4:	d81a      	bhi.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d022      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80075ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075ee:	d115      	bne.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f4:	3308      	adds	r3, #8
 80075f6:	2101      	movs	r1, #1
 80075f8:	4618      	mov	r0, r3
 80075fa:	f001 ffb1 	bl	8009560 <RCCEx_PLL2_Config>
 80075fe:	4603      	mov	r3, r0
 8007600:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007604:	e015      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800760a:	3328      	adds	r3, #40	@ 0x28
 800760c:	2101      	movs	r1, #1
 800760e:	4618      	mov	r0, r3
 8007610:	f002 f858 	bl	80096c4 <RCCEx_PLL3_Config>
 8007614:	4603      	mov	r3, r0
 8007616:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800761a:	e00a      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007622:	e006      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007624:	bf00      	nop
 8007626:	e004      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007628:	bf00      	nop
 800762a:	e002      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800762c:	bf00      	nop
 800762e:	e000      	b.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007632:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10e      	bne.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800763a:	4b06      	ldr	r3, [pc, #24]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800763c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800763e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007646:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800764a:	4a02      	ldr	r2, [pc, #8]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800764c:	430b      	orrs	r3, r1
 800764e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007650:	e006      	b.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007652:	bf00      	nop
 8007654:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007658:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800765c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007668:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800766c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007670:	2300      	movs	r3, #0
 8007672:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007676:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800767a:	460b      	mov	r3, r1
 800767c:	4313      	orrs	r3, r2
 800767e:	d037      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800768a:	d00e      	beq.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800768c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007690:	d816      	bhi.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007692:	2b00      	cmp	r3, #0
 8007694:	d018      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007696:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800769a:	d111      	bne.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800769c:	4bc4      	ldr	r3, [pc, #784]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800769e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a0:	4ac3      	ldr	r2, [pc, #780]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80076a8:	e00f      	b.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ae:	3308      	adds	r3, #8
 80076b0:	2101      	movs	r1, #1
 80076b2:	4618      	mov	r0, r3
 80076b4:	f001 ff54 	bl	8009560 <RCCEx_PLL2_Config>
 80076b8:	4603      	mov	r3, r0
 80076ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80076be:	e004      	b.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076c6:	e000      	b.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80076c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10a      	bne.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076d2:	4bb7      	ldr	r3, [pc, #732]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076d6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80076da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076e0:	4ab3      	ldr	r2, [pc, #716]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80076e2:	430b      	orrs	r3, r1
 80076e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80076e6:	e003      	b.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80076f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80076fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007700:	2300      	movs	r3, #0
 8007702:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007706:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800770a:	460b      	mov	r3, r1
 800770c:	4313      	orrs	r3, r2
 800770e:	d039      	beq.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007716:	2b03      	cmp	r3, #3
 8007718:	d81c      	bhi.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800771a:	a201      	add	r2, pc, #4	@ (adr r2, 8007720 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800771c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007720:	0800775d 	.word	0x0800775d
 8007724:	08007731 	.word	0x08007731
 8007728:	0800773f 	.word	0x0800773f
 800772c:	0800775d 	.word	0x0800775d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007730:	4b9f      	ldr	r3, [pc, #636]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007734:	4a9e      	ldr	r2, [pc, #632]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800773a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800773c:	e00f      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800773e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007742:	3308      	adds	r3, #8
 8007744:	2102      	movs	r1, #2
 8007746:	4618      	mov	r0, r3
 8007748:	f001 ff0a 	bl	8009560 <RCCEx_PLL2_Config>
 800774c:	4603      	mov	r3, r0
 800774e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007752:	e004      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800775a:	e000      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800775c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800775e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007762:	2b00      	cmp	r3, #0
 8007764:	d10a      	bne.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007766:	4b92      	ldr	r3, [pc, #584]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800776a:	f023 0103 	bic.w	r1, r3, #3
 800776e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007772:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007774:	4a8e      	ldr	r2, [pc, #568]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007776:	430b      	orrs	r3, r1
 8007778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800777a:	e003      	b.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800777c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007780:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007790:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007794:	2300      	movs	r3, #0
 8007796:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800779a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800779e:	460b      	mov	r3, r1
 80077a0:	4313      	orrs	r3, r2
 80077a2:	f000 8099 	beq.w	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077a6:	4b83      	ldr	r3, [pc, #524]	@ (80079b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a82      	ldr	r2, [pc, #520]	@ (80079b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80077ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077b2:	f7f9 fdc7 	bl	8001344 <HAL_GetTick>
 80077b6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077ba:	e00b      	b.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077bc:	f7f9 fdc2 	bl	8001344 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	2b64      	cmp	r3, #100	@ 0x64
 80077ca:	d903      	bls.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077d2:	e005      	b.n	80077e0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077d4:	4b77      	ldr	r3, [pc, #476]	@ (80079b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d0ed      	beq.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80077e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d173      	bne.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80077e8:	4b71      	ldr	r3, [pc, #452]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80077ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077f4:	4053      	eors	r3, r2
 80077f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d015      	beq.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80077fe:	4b6c      	ldr	r3, [pc, #432]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007802:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007806:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800780a:	4b69      	ldr	r3, [pc, #420]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800780c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800780e:	4a68      	ldr	r2, [pc, #416]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007814:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007816:	4b66      	ldr	r3, [pc, #408]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800781a:	4a65      	ldr	r2, [pc, #404]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800781c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007820:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007822:	4a63      	ldr	r2, [pc, #396]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007824:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007828:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800782a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007832:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007836:	d118      	bne.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007838:	f7f9 fd84 	bl	8001344 <HAL_GetTick>
 800783c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007840:	e00d      	b.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007842:	f7f9 fd7f 	bl	8001344 <HAL_GetTick>
 8007846:	4602      	mov	r2, r0
 8007848:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800784c:	1ad2      	subs	r2, r2, r3
 800784e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007852:	429a      	cmp	r2, r3
 8007854:	d903      	bls.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800785c:	e005      	b.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800785e:	4b54      	ldr	r3, [pc, #336]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007862:	f003 0302 	and.w	r3, r3, #2
 8007866:	2b00      	cmp	r3, #0
 8007868:	d0eb      	beq.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800786a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800786e:	2b00      	cmp	r3, #0
 8007870:	d129      	bne.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007876:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800787a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800787e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007882:	d10e      	bne.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007884:	4b4a      	ldr	r3, [pc, #296]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007886:	691b      	ldr	r3, [r3, #16]
 8007888:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800788c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007890:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007894:	091a      	lsrs	r2, r3, #4
 8007896:	4b48      	ldr	r3, [pc, #288]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007898:	4013      	ands	r3, r2
 800789a:	4a45      	ldr	r2, [pc, #276]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800789c:	430b      	orrs	r3, r1
 800789e:	6113      	str	r3, [r2, #16]
 80078a0:	e005      	b.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x852>
 80078a2:	4b43      	ldr	r3, [pc, #268]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	4a42      	ldr	r2, [pc, #264]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80078ac:	6113      	str	r3, [r2, #16]
 80078ae:	4b40      	ldr	r3, [pc, #256]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078b0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80078b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078be:	4a3c      	ldr	r2, [pc, #240]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078c0:	430b      	orrs	r3, r1
 80078c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80078c4:	e008      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80078c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80078ce:	e003      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80078d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e0:	f002 0301 	and.w	r3, r2, #1
 80078e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80078e8:	2300      	movs	r3, #0
 80078ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80078ee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80078f2:	460b      	mov	r3, r1
 80078f4:	4313      	orrs	r3, r2
 80078f6:	f000 808f 	beq.w	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80078fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007900:	2b28      	cmp	r3, #40	@ 0x28
 8007902:	d871      	bhi.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007904:	a201      	add	r2, pc, #4	@ (adr r2, 800790c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790a:	bf00      	nop
 800790c:	080079f1 	.word	0x080079f1
 8007910:	080079e9 	.word	0x080079e9
 8007914:	080079e9 	.word	0x080079e9
 8007918:	080079e9 	.word	0x080079e9
 800791c:	080079e9 	.word	0x080079e9
 8007920:	080079e9 	.word	0x080079e9
 8007924:	080079e9 	.word	0x080079e9
 8007928:	080079e9 	.word	0x080079e9
 800792c:	080079bd 	.word	0x080079bd
 8007930:	080079e9 	.word	0x080079e9
 8007934:	080079e9 	.word	0x080079e9
 8007938:	080079e9 	.word	0x080079e9
 800793c:	080079e9 	.word	0x080079e9
 8007940:	080079e9 	.word	0x080079e9
 8007944:	080079e9 	.word	0x080079e9
 8007948:	080079e9 	.word	0x080079e9
 800794c:	080079d3 	.word	0x080079d3
 8007950:	080079e9 	.word	0x080079e9
 8007954:	080079e9 	.word	0x080079e9
 8007958:	080079e9 	.word	0x080079e9
 800795c:	080079e9 	.word	0x080079e9
 8007960:	080079e9 	.word	0x080079e9
 8007964:	080079e9 	.word	0x080079e9
 8007968:	080079e9 	.word	0x080079e9
 800796c:	080079f1 	.word	0x080079f1
 8007970:	080079e9 	.word	0x080079e9
 8007974:	080079e9 	.word	0x080079e9
 8007978:	080079e9 	.word	0x080079e9
 800797c:	080079e9 	.word	0x080079e9
 8007980:	080079e9 	.word	0x080079e9
 8007984:	080079e9 	.word	0x080079e9
 8007988:	080079e9 	.word	0x080079e9
 800798c:	080079f1 	.word	0x080079f1
 8007990:	080079e9 	.word	0x080079e9
 8007994:	080079e9 	.word	0x080079e9
 8007998:	080079e9 	.word	0x080079e9
 800799c:	080079e9 	.word	0x080079e9
 80079a0:	080079e9 	.word	0x080079e9
 80079a4:	080079e9 	.word	0x080079e9
 80079a8:	080079e9 	.word	0x080079e9
 80079ac:	080079f1 	.word	0x080079f1
 80079b0:	58024400 	.word	0x58024400
 80079b4:	58024800 	.word	0x58024800
 80079b8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c0:	3308      	adds	r3, #8
 80079c2:	2101      	movs	r1, #1
 80079c4:	4618      	mov	r0, r3
 80079c6:	f001 fdcb 	bl	8009560 <RCCEx_PLL2_Config>
 80079ca:	4603      	mov	r3, r0
 80079cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80079d0:	e00f      	b.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80079d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079d6:	3328      	adds	r3, #40	@ 0x28
 80079d8:	2101      	movs	r1, #1
 80079da:	4618      	mov	r0, r3
 80079dc:	f001 fe72 	bl	80096c4 <RCCEx_PLL3_Config>
 80079e0:	4603      	mov	r3, r0
 80079e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80079e6:	e004      	b.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80079ee:	e000      	b.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80079f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10a      	bne.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80079fa:	4bbf      	ldr	r3, [pc, #764]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80079fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079fe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007a02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a08:	4abb      	ldr	r2, [pc, #748]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007a0a:	430b      	orrs	r3, r1
 8007a0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a0e:	e003      	b.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a20:	f002 0302 	and.w	r3, r2, #2
 8007a24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a28:	2300      	movs	r3, #0
 8007a2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a2e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007a32:	460b      	mov	r3, r1
 8007a34:	4313      	orrs	r3, r2
 8007a36:	d041      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a3e:	2b05      	cmp	r3, #5
 8007a40:	d824      	bhi.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007a42:	a201      	add	r2, pc, #4	@ (adr r2, 8007a48 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a48:	08007a95 	.word	0x08007a95
 8007a4c:	08007a61 	.word	0x08007a61
 8007a50:	08007a77 	.word	0x08007a77
 8007a54:	08007a95 	.word	0x08007a95
 8007a58:	08007a95 	.word	0x08007a95
 8007a5c:	08007a95 	.word	0x08007a95
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a64:	3308      	adds	r3, #8
 8007a66:	2101      	movs	r1, #1
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f001 fd79 	bl	8009560 <RCCEx_PLL2_Config>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a74:	e00f      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a7a:	3328      	adds	r3, #40	@ 0x28
 8007a7c:	2101      	movs	r1, #1
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f001 fe20 	bl	80096c4 <RCCEx_PLL3_Config>
 8007a84:	4603      	mov	r3, r0
 8007a86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a8a:	e004      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a92:	e000      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007a94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d10a      	bne.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007a9e:	4b96      	ldr	r3, [pc, #600]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aa2:	f023 0107 	bic.w	r1, r3, #7
 8007aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aac:	4a92      	ldr	r2, [pc, #584]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007aae:	430b      	orrs	r3, r1
 8007ab0:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ab2:	e003      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ab4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ab8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac4:	f002 0304 	and.w	r3, r2, #4
 8007ac8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007acc:	2300      	movs	r3, #0
 8007ace:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ad2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	d044      	beq.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ae4:	2b05      	cmp	r3, #5
 8007ae6:	d825      	bhi.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8007af0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aee:	bf00      	nop
 8007af0:	08007b3d 	.word	0x08007b3d
 8007af4:	08007b09 	.word	0x08007b09
 8007af8:	08007b1f 	.word	0x08007b1f
 8007afc:	08007b3d 	.word	0x08007b3d
 8007b00:	08007b3d 	.word	0x08007b3d
 8007b04:	08007b3d 	.word	0x08007b3d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b0c:	3308      	adds	r3, #8
 8007b0e:	2101      	movs	r1, #1
 8007b10:	4618      	mov	r0, r3
 8007b12:	f001 fd25 	bl	8009560 <RCCEx_PLL2_Config>
 8007b16:	4603      	mov	r3, r0
 8007b18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b1c:	e00f      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b22:	3328      	adds	r3, #40	@ 0x28
 8007b24:	2101      	movs	r1, #1
 8007b26:	4618      	mov	r0, r3
 8007b28:	f001 fdcc 	bl	80096c4 <RCCEx_PLL3_Config>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b32:	e004      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b3a:	e000      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007b3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b3e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d10b      	bne.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b46:	4b6c      	ldr	r3, [pc, #432]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b4a:	f023 0107 	bic.w	r1, r3, #7
 8007b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b56:	4a68      	ldr	r2, [pc, #416]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b58:	430b      	orrs	r3, r1
 8007b5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b5c:	e003      	b.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b62:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b6e:	f002 0320 	and.w	r3, r2, #32
 8007b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b76:	2300      	movs	r3, #0
 8007b78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b7c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007b80:	460b      	mov	r3, r1
 8007b82:	4313      	orrs	r3, r2
 8007b84:	d055      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007b86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b92:	d033      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007b94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b98:	d82c      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b9e:	d02f      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ba4:	d826      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007ba6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007baa:	d02b      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007bac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007bb0:	d820      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007bb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bb6:	d012      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007bb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bbc:	d81a      	bhi.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d022      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007bc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bc6:	d115      	bne.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bcc:	3308      	adds	r3, #8
 8007bce:	2100      	movs	r1, #0
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f001 fcc5 	bl	8009560 <RCCEx_PLL2_Config>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007bdc:	e015      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007be2:	3328      	adds	r3, #40	@ 0x28
 8007be4:	2102      	movs	r1, #2
 8007be6:	4618      	mov	r0, r3
 8007be8:	f001 fd6c 	bl	80096c4 <RCCEx_PLL3_Config>
 8007bec:	4603      	mov	r3, r0
 8007bee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007bf2:	e00a      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007bfa:	e006      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007bfc:	bf00      	nop
 8007bfe:	e004      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c00:	bf00      	nop
 8007c02:	e002      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c04:	bf00      	nop
 8007c06:	e000      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007c08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d10b      	bne.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c12:	4b39      	ldr	r3, [pc, #228]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c16:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c22:	4a35      	ldr	r2, [pc, #212]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c24:	430b      	orrs	r3, r1
 8007c26:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c28:	e003      	b.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c2e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007c32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007c3e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c42:	2300      	movs	r3, #0
 8007c44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c48:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	d058      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007c52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c5a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c5e:	d033      	beq.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007c60:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c64:	d82c      	bhi.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c6a:	d02f      	beq.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c70:	d826      	bhi.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c76:	d02b      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007c78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c7c:	d820      	bhi.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c82:	d012      	beq.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007c84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c88:	d81a      	bhi.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d022      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c92:	d115      	bne.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c98:	3308      	adds	r3, #8
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f001 fc5f 	bl	8009560 <RCCEx_PLL2_Config>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007ca8:	e015      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cae:	3328      	adds	r3, #40	@ 0x28
 8007cb0:	2102      	movs	r1, #2
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f001 fd06 	bl	80096c4 <RCCEx_PLL3_Config>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007cbe:	e00a      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007cc6:	e006      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007cc8:	bf00      	nop
 8007cca:	e004      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007ccc:	bf00      	nop
 8007cce:	e002      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007cd0:	bf00      	nop
 8007cd2:	e000      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007cd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10e      	bne.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007cde:	4b06      	ldr	r3, [pc, #24]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ce2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007cee:	4a02      	ldr	r2, [pc, #8]	@ (8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007cf0:	430b      	orrs	r3, r1
 8007cf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cf4:	e006      	b.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007cf6:	bf00      	nop
 8007cf8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007d10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d14:	2300      	movs	r3, #0
 8007d16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d1a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007d1e:	460b      	mov	r3, r1
 8007d20:	4313      	orrs	r3, r2
 8007d22:	d055      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d2c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d30:	d033      	beq.n	8007d9a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007d32:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d36:	d82c      	bhi.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d3c:	d02f      	beq.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007d3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d42:	d826      	bhi.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d44:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d48:	d02b      	beq.n	8007da2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007d4a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d4e:	d820      	bhi.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d54:	d012      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007d56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d5a:	d81a      	bhi.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d022      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007d60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d64:	d115      	bne.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d6a:	3308      	adds	r3, #8
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f001 fbf6 	bl	8009560 <RCCEx_PLL2_Config>
 8007d74:	4603      	mov	r3, r0
 8007d76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d7a:	e015      	b.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d80:	3328      	adds	r3, #40	@ 0x28
 8007d82:	2102      	movs	r1, #2
 8007d84:	4618      	mov	r0, r3
 8007d86:	f001 fc9d 	bl	80096c4 <RCCEx_PLL3_Config>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d90:	e00a      	b.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d98:	e006      	b.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007d9a:	bf00      	nop
 8007d9c:	e004      	b.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007d9e:	bf00      	nop
 8007da0:	e002      	b.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007da2:	bf00      	nop
 8007da4:	e000      	b.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007da6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007da8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10b      	bne.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007db0:	4ba0      	ldr	r3, [pc, #640]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007db4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007db8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007dc0:	4a9c      	ldr	r2, [pc, #624]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007dc2:	430b      	orrs	r3, r1
 8007dc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007dc6:	e003      	b.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dc8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dcc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd8:	f002 0308 	and.w	r3, r2, #8
 8007ddc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007de0:	2300      	movs	r3, #0
 8007de2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007de6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007dea:	460b      	mov	r3, r1
 8007dec:	4313      	orrs	r3, r2
 8007dee:	d01e      	beq.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007df8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dfc:	d10c      	bne.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e02:	3328      	adds	r3, #40	@ 0x28
 8007e04:	2102      	movs	r1, #2
 8007e06:	4618      	mov	r0, r3
 8007e08:	f001 fc5c 	bl	80096c4 <RCCEx_PLL3_Config>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d002      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007e18:	4b86      	ldr	r3, [pc, #536]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e1c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e28:	4a82      	ldr	r2, [pc, #520]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e2a:	430b      	orrs	r3, r1
 8007e2c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e36:	f002 0310 	and.w	r3, r2, #16
 8007e3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e3e:	2300      	movs	r3, #0
 8007e40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e44:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	d01e      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e5a:	d10c      	bne.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e60:	3328      	adds	r3, #40	@ 0x28
 8007e62:	2102      	movs	r1, #2
 8007e64:	4618      	mov	r0, r3
 8007e66:	f001 fc2d 	bl	80096c4 <RCCEx_PLL3_Config>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d002      	beq.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007e70:	2301      	movs	r3, #1
 8007e72:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e76:	4b6f      	ldr	r3, [pc, #444]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e86:	4a6b      	ldr	r2, [pc, #428]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e88:	430b      	orrs	r3, r1
 8007e8a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e94:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007e98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e9e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	d03e      	beq.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007eb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007eb4:	d022      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007eb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007eba:	d81b      	bhi.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d003      	beq.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ec4:	d00b      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007ec6:	e015      	b.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ecc:	3308      	adds	r3, #8
 8007ece:	2100      	movs	r1, #0
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f001 fb45 	bl	8009560 <RCCEx_PLL2_Config>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007edc:	e00f      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee2:	3328      	adds	r3, #40	@ 0x28
 8007ee4:	2102      	movs	r1, #2
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f001 fbec 	bl	80096c4 <RCCEx_PLL3_Config>
 8007eec:	4603      	mov	r3, r0
 8007eee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007ef2:	e004      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007efa:	e000      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007efc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007efe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d10b      	bne.n	8007f1e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f06:	4b4b      	ldr	r3, [pc, #300]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f0a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007f0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f16:	4a47      	ldr	r2, [pc, #284]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f18:	430b      	orrs	r3, r1
 8007f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f1c:	e003      	b.n	8007f26 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f22:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007f32:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f34:	2300      	movs	r3, #0
 8007f36:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f38:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	d03b      	beq.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f4e:	d01f      	beq.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007f50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f54:	d818      	bhi.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007f56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f5a:	d003      	beq.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007f5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f60:	d007      	beq.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007f62:	e011      	b.n	8007f88 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f64:	4b33      	ldr	r3, [pc, #204]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f68:	4a32      	ldr	r2, [pc, #200]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f70:	e00f      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f76:	3328      	adds	r3, #40	@ 0x28
 8007f78:	2101      	movs	r1, #1
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f001 fba2 	bl	80096c4 <RCCEx_PLL3_Config>
 8007f80:	4603      	mov	r3, r0
 8007f82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f86:	e004      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f8e:	e000      	b.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007f90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f9a:	4b26      	ldr	r3, [pc, #152]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f9e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007fa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007faa:	4a22      	ldr	r2, [pc, #136]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fac:	430b      	orrs	r3, r1
 8007fae:	6553      	str	r3, [r2, #84]	@ 0x54
 8007fb0:	e003      	b.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fb6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007fc6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fc8:	2300      	movs	r3, #0
 8007fca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fcc:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	d034      	beq.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007fd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d003      	beq.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fe4:	d007      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007fe6:	e011      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fe8:	4b12      	ldr	r3, [pc, #72]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fec:	4a11      	ldr	r2, [pc, #68]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ff2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007ff4:	e00e      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ffa:	3308      	adds	r3, #8
 8007ffc:	2102      	movs	r1, #2
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 faae 	bl	8009560 <RCCEx_PLL2_Config>
 8008004:	4603      	mov	r3, r0
 8008006:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800800a:	e003      	b.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008012:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008014:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10d      	bne.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800801c:	4b05      	ldr	r3, [pc, #20]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800801e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008020:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008024:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800802a:	4a02      	ldr	r2, [pc, #8]	@ (8008034 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800802c:	430b      	orrs	r3, r1
 800802e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008030:	e006      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008032:	bf00      	nop
 8008034:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008038:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800803c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008040:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008048:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800804c:	663b      	str	r3, [r7, #96]	@ 0x60
 800804e:	2300      	movs	r3, #0
 8008050:	667b      	str	r3, [r7, #100]	@ 0x64
 8008052:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008056:	460b      	mov	r3, r1
 8008058:	4313      	orrs	r3, r2
 800805a:	d00c      	beq.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800805c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008060:	3328      	adds	r3, #40	@ 0x28
 8008062:	2102      	movs	r1, #2
 8008064:	4618      	mov	r0, r3
 8008066:	f001 fb2d 	bl	80096c4 <RCCEx_PLL3_Config>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800807a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008082:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008084:	2300      	movs	r3, #0
 8008086:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008088:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800808c:	460b      	mov	r3, r1
 800808e:	4313      	orrs	r3, r2
 8008090:	d036      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008092:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008096:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008098:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800809c:	d018      	beq.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800809e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080a2:	d811      	bhi.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80080a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080a8:	d014      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80080aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080ae:	d80b      	bhi.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d011      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80080b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080b8:	d106      	bne.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080ba:	4bb7      	ldr	r3, [pc, #732]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080be:	4ab6      	ldr	r2, [pc, #728]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80080c6:	e008      	b.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080ce:	e004      	b.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80080d0:	bf00      	nop
 80080d2:	e002      	b.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80080d4:	bf00      	nop
 80080d6:	e000      	b.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80080d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d10a      	bne.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80080e2:	4bad      	ldr	r3, [pc, #692]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80080ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080f0:	4aa9      	ldr	r2, [pc, #676]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80080f2:	430b      	orrs	r3, r1
 80080f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80080f6:	e003      	b.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008100:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008108:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800810c:	653b      	str	r3, [r7, #80]	@ 0x50
 800810e:	2300      	movs	r3, #0
 8008110:	657b      	str	r3, [r7, #84]	@ 0x54
 8008112:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008116:	460b      	mov	r3, r1
 8008118:	4313      	orrs	r3, r2
 800811a:	d009      	beq.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800811c:	4b9e      	ldr	r3, [pc, #632]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800811e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008120:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800812a:	4a9b      	ldr	r2, [pc, #620]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800812c:	430b      	orrs	r3, r1
 800812e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800813c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800813e:	2300      	movs	r3, #0
 8008140:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008142:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008146:	460b      	mov	r3, r1
 8008148:	4313      	orrs	r3, r2
 800814a:	d009      	beq.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800814c:	4b92      	ldr	r3, [pc, #584]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800814e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008150:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008158:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800815a:	4a8f      	ldr	r2, [pc, #572]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800815c:	430b      	orrs	r3, r1
 800815e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008168:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800816c:	643b      	str	r3, [r7, #64]	@ 0x40
 800816e:	2300      	movs	r3, #0
 8008170:	647b      	str	r3, [r7, #68]	@ 0x44
 8008172:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008176:	460b      	mov	r3, r1
 8008178:	4313      	orrs	r3, r2
 800817a:	d00e      	beq.n	800819a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800817c:	4b86      	ldr	r3, [pc, #536]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	4a85      	ldr	r2, [pc, #532]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008182:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008186:	6113      	str	r3, [r2, #16]
 8008188:	4b83      	ldr	r3, [pc, #524]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800818a:	6919      	ldr	r1, [r3, #16]
 800818c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008190:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008194:	4a80      	ldr	r2, [pc, #512]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008196:	430b      	orrs	r3, r1
 8008198:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800819a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800819e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80081a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081a8:	2300      	movs	r3, #0
 80081aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081ac:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80081b0:	460b      	mov	r3, r1
 80081b2:	4313      	orrs	r3, r2
 80081b4:	d009      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80081b6:	4b78      	ldr	r3, [pc, #480]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081ba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80081be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081c4:	4a74      	ldr	r2, [pc, #464]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081c6:	430b      	orrs	r3, r1
 80081c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80081ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80081d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80081d8:	2300      	movs	r3, #0
 80081da:	637b      	str	r3, [r7, #52]	@ 0x34
 80081dc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80081e0:	460b      	mov	r3, r1
 80081e2:	4313      	orrs	r3, r2
 80081e4:	d00a      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80081e6:	4b6c      	ldr	r3, [pc, #432]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081ea:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80081ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081f6:	4a68      	ldr	r2, [pc, #416]	@ (8008398 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081f8:	430b      	orrs	r3, r1
 80081fa:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80081fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008204:	2100      	movs	r1, #0
 8008206:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008208:	f003 0301 	and.w	r3, r3, #1
 800820c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800820e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008212:	460b      	mov	r3, r1
 8008214:	4313      	orrs	r3, r2
 8008216:	d011      	beq.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800821c:	3308      	adds	r3, #8
 800821e:	2100      	movs	r1, #0
 8008220:	4618      	mov	r0, r3
 8008222:	f001 f99d 	bl	8009560 <RCCEx_PLL2_Config>
 8008226:	4603      	mov	r3, r0
 8008228:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800822c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008230:	2b00      	cmp	r3, #0
 8008232:	d003      	beq.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008234:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008238:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800823c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008244:	2100      	movs	r1, #0
 8008246:	6239      	str	r1, [r7, #32]
 8008248:	f003 0302 	and.w	r3, r3, #2
 800824c:	627b      	str	r3, [r7, #36]	@ 0x24
 800824e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008252:	460b      	mov	r3, r1
 8008254:	4313      	orrs	r3, r2
 8008256:	d011      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800825c:	3308      	adds	r3, #8
 800825e:	2101      	movs	r1, #1
 8008260:	4618      	mov	r0, r3
 8008262:	f001 f97d 	bl	8009560 <RCCEx_PLL2_Config>
 8008266:	4603      	mov	r3, r0
 8008268:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800826c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008270:	2b00      	cmp	r3, #0
 8008272:	d003      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008274:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008278:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800827c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008284:	2100      	movs	r1, #0
 8008286:	61b9      	str	r1, [r7, #24]
 8008288:	f003 0304 	and.w	r3, r3, #4
 800828c:	61fb      	str	r3, [r7, #28]
 800828e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008292:	460b      	mov	r3, r1
 8008294:	4313      	orrs	r3, r2
 8008296:	d011      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800829c:	3308      	adds	r3, #8
 800829e:	2102      	movs	r1, #2
 80082a0:	4618      	mov	r0, r3
 80082a2:	f001 f95d 	bl	8009560 <RCCEx_PLL2_Config>
 80082a6:	4603      	mov	r3, r0
 80082a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80082ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d003      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80082bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c4:	2100      	movs	r1, #0
 80082c6:	6139      	str	r1, [r7, #16]
 80082c8:	f003 0308 	and.w	r3, r3, #8
 80082cc:	617b      	str	r3, [r7, #20]
 80082ce:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80082d2:	460b      	mov	r3, r1
 80082d4:	4313      	orrs	r3, r2
 80082d6:	d011      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082dc:	3328      	adds	r3, #40	@ 0x28
 80082de:	2100      	movs	r1, #0
 80082e0:	4618      	mov	r0, r3
 80082e2:	f001 f9ef 	bl	80096c4 <RCCEx_PLL3_Config>
 80082e6:	4603      	mov	r3, r0
 80082e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80082ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d003      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80082fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008304:	2100      	movs	r1, #0
 8008306:	60b9      	str	r1, [r7, #8]
 8008308:	f003 0310 	and.w	r3, r3, #16
 800830c:	60fb      	str	r3, [r7, #12]
 800830e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008312:	460b      	mov	r3, r1
 8008314:	4313      	orrs	r3, r2
 8008316:	d011      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008318:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800831c:	3328      	adds	r3, #40	@ 0x28
 800831e:	2101      	movs	r1, #1
 8008320:	4618      	mov	r0, r3
 8008322:	f001 f9cf 	bl	80096c4 <RCCEx_PLL3_Config>
 8008326:	4603      	mov	r3, r0
 8008328:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800832c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008330:	2b00      	cmp	r3, #0
 8008332:	d003      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008338:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800833c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008344:	2100      	movs	r1, #0
 8008346:	6039      	str	r1, [r7, #0]
 8008348:	f003 0320 	and.w	r3, r3, #32
 800834c:	607b      	str	r3, [r7, #4]
 800834e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008352:	460b      	mov	r3, r1
 8008354:	4313      	orrs	r3, r2
 8008356:	d011      	beq.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800835c:	3328      	adds	r3, #40	@ 0x28
 800835e:	2102      	movs	r1, #2
 8008360:	4618      	mov	r0, r3
 8008362:	f001 f9af 	bl	80096c4 <RCCEx_PLL3_Config>
 8008366:	4603      	mov	r3, r0
 8008368:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800836c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008370:	2b00      	cmp	r3, #0
 8008372:	d003      	beq.n	800837c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008374:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008378:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800837c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008380:	2b00      	cmp	r3, #0
 8008382:	d101      	bne.n	8008388 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8008384:	2300      	movs	r3, #0
 8008386:	e000      	b.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008388:	2301      	movs	r3, #1
}
 800838a:	4618      	mov	r0, r3
 800838c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008390:	46bd      	mov	sp, r7
 8008392:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008396:	bf00      	nop
 8008398:	58024400 	.word	0x58024400

0800839c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b090      	sub	sp, #64	@ 0x40
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80083a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083aa:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80083ae:	430b      	orrs	r3, r1
 80083b0:	f040 8094 	bne.w	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80083b4:	4b9b      	ldr	r3, [pc, #620]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083b8:	f003 0307 	and.w	r3, r3, #7
 80083bc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80083be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c0:	2b04      	cmp	r3, #4
 80083c2:	f200 8087 	bhi.w	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80083c6:	a201      	add	r2, pc, #4	@ (adr r2, 80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80083c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083cc:	080083e1 	.word	0x080083e1
 80083d0:	08008409 	.word	0x08008409
 80083d4:	08008431 	.word	0x08008431
 80083d8:	080084cd 	.word	0x080084cd
 80083dc:	08008459 	.word	0x08008459
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083e0:	4b90      	ldr	r3, [pc, #576]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083ec:	d108      	bne.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083f2:	4618      	mov	r0, r3
 80083f4:	f000 ff62 	bl	80092bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083fc:	f000 bc93 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008400:	2300      	movs	r3, #0
 8008402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008404:	f000 bc8f 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008408:	4b86      	ldr	r3, [pc, #536]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008410:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008414:	d108      	bne.n	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008416:	f107 0318 	add.w	r3, r7, #24
 800841a:	4618      	mov	r0, r3
 800841c:	f000 fca6 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008424:	f000 bc7f 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008428:	2300      	movs	r3, #0
 800842a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800842c:	f000 bc7b 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008430:	4b7c      	ldr	r3, [pc, #496]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800843c:	d108      	bne.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800843e:	f107 030c 	add.w	r3, r7, #12
 8008442:	4618      	mov	r0, r3
 8008444:	f000 fde6 	bl	8009014 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800844c:	f000 bc6b 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008450:	2300      	movs	r3, #0
 8008452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008454:	f000 bc67 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008458:	4b72      	ldr	r3, [pc, #456]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800845a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800845c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008460:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008462:	4b70      	ldr	r3, [pc, #448]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f003 0304 	and.w	r3, r3, #4
 800846a:	2b04      	cmp	r3, #4
 800846c:	d10c      	bne.n	8008488 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800846e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008470:	2b00      	cmp	r3, #0
 8008472:	d109      	bne.n	8008488 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008474:	4b6b      	ldr	r3, [pc, #428]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	08db      	lsrs	r3, r3, #3
 800847a:	f003 0303 	and.w	r3, r3, #3
 800847e:	4a6a      	ldr	r2, [pc, #424]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008480:	fa22 f303 	lsr.w	r3, r2, r3
 8008484:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008486:	e01f      	b.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008488:	4b66      	ldr	r3, [pc, #408]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008494:	d106      	bne.n	80084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008498:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800849c:	d102      	bne.n	80084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800849e:	4b63      	ldr	r3, [pc, #396]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80084a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084a2:	e011      	b.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084a4:	4b5f      	ldr	r3, [pc, #380]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084b0:	d106      	bne.n	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80084b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084b8:	d102      	bne.n	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80084ba:	4b5d      	ldr	r3, [pc, #372]	@ (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084be:	e003      	b.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80084c0:	2300      	movs	r3, #0
 80084c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80084c4:	f000 bc2f 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80084c8:	f000 bc2d 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80084cc:	4b59      	ldr	r3, [pc, #356]	@ (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80084ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d0:	f000 bc29 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80084d4:	2300      	movs	r3, #0
 80084d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d8:	f000 bc25 	b.w	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80084dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084e0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80084e4:	430b      	orrs	r3, r1
 80084e6:	f040 80a7 	bne.w	8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80084ea:	4b4e      	ldr	r3, [pc, #312]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ee:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80084f2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80084f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80084fa:	d054      	beq.n	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80084fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008502:	f200 808b 	bhi.w	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008508:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800850c:	f000 8083 	beq.w	8008616 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8008510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008512:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008516:	f200 8081 	bhi.w	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800851a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008520:	d02f      	beq.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008528:	d878      	bhi.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800852a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852c:	2b00      	cmp	r3, #0
 800852e:	d004      	beq.n	800853a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8008530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008532:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008536:	d012      	beq.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8008538:	e070      	b.n	800861c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800853a:	4b3a      	ldr	r3, [pc, #232]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008542:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008546:	d107      	bne.n	8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008548:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800854c:	4618      	mov	r0, r3
 800854e:	f000 feb5 	bl	80092bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008556:	e3e6      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008558:	2300      	movs	r3, #0
 800855a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800855c:	e3e3      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800855e:	4b31      	ldr	r3, [pc, #196]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800856a:	d107      	bne.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800856c:	f107 0318 	add.w	r3, r7, #24
 8008570:	4618      	mov	r0, r3
 8008572:	f000 fbfb 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800857a:	e3d4      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800857c:	2300      	movs	r3, #0
 800857e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008580:	e3d1      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008582:	4b28      	ldr	r3, [pc, #160]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800858a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800858e:	d107      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008590:	f107 030c 	add.w	r3, r7, #12
 8008594:	4618      	mov	r0, r3
 8008596:	f000 fd3d 	bl	8009014 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800859e:	e3c2      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085a0:	2300      	movs	r3, #0
 80085a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085a4:	e3bf      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085a6:	4b1f      	ldr	r3, [pc, #124]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80085ae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085b0:	4b1c      	ldr	r3, [pc, #112]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 0304 	and.w	r3, r3, #4
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d10c      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80085bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d109      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085c2:	4b18      	ldr	r3, [pc, #96]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	08db      	lsrs	r3, r3, #3
 80085c8:	f003 0303 	and.w	r3, r3, #3
 80085cc:	4a16      	ldr	r2, [pc, #88]	@ (8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80085ce:	fa22 f303 	lsr.w	r3, r2, r3
 80085d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085d4:	e01e      	b.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085d6:	4b13      	ldr	r3, [pc, #76]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085e2:	d106      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 80085e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085ea:	d102      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80085ec:	4b0f      	ldr	r3, [pc, #60]	@ (800862c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80085ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085f0:	e010      	b.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008624 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085fe:	d106      	bne.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8008600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008602:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008606:	d102      	bne.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008608:	4b09      	ldr	r3, [pc, #36]	@ (8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800860a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800860c:	e002      	b.n	8008614 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800860e:	2300      	movs	r3, #0
 8008610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008612:	e388      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008614:	e387      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008616:	4b07      	ldr	r3, [pc, #28]	@ (8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800861a:	e384      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008620:	e381      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008622:	bf00      	nop
 8008624:	58024400 	.word	0x58024400
 8008628:	03d09000 	.word	0x03d09000
 800862c:	003d0900 	.word	0x003d0900
 8008630:	00f42400 	.word	0x00f42400
 8008634:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800863c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008640:	430b      	orrs	r3, r1
 8008642:	f040 809c 	bne.w	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008646:	4b9e      	ldr	r3, [pc, #632]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800864a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800864e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008652:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008656:	d054      	beq.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800865e:	f200 808b 	bhi.w	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008664:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008668:	f000 8083 	beq.w	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800866c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008672:	f200 8081 	bhi.w	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008678:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800867c:	d02f      	beq.n	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800867e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008680:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008684:	d878      	bhi.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008688:	2b00      	cmp	r3, #0
 800868a:	d004      	beq.n	8008696 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800868c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008692:	d012      	beq.n	80086ba <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008694:	e070      	b.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008696:	4b8a      	ldr	r3, [pc, #552]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800869e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086a2:	d107      	bne.n	80086b4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 fe07 	bl	80092bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086b2:	e338      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086b4:	2300      	movs	r3, #0
 80086b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086b8:	e335      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086ba:	4b81      	ldr	r3, [pc, #516]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086c6:	d107      	bne.n	80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086c8:	f107 0318 	add.w	r3, r7, #24
 80086cc:	4618      	mov	r0, r3
 80086ce:	f000 fb4d 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086d6:	e326      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086d8:	2300      	movs	r3, #0
 80086da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086dc:	e323      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086de:	4b78      	ldr	r3, [pc, #480]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ea:	d107      	bne.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086ec:	f107 030c 	add.w	r3, r7, #12
 80086f0:	4618      	mov	r0, r3
 80086f2:	f000 fc8f 	bl	8009014 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086fa:	e314      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086fc:	2300      	movs	r3, #0
 80086fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008700:	e311      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008702:	4b6f      	ldr	r3, [pc, #444]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008706:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800870a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800870c:	4b6c      	ldr	r3, [pc, #432]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	2b04      	cmp	r3, #4
 8008716:	d10c      	bne.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8008718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800871a:	2b00      	cmp	r3, #0
 800871c:	d109      	bne.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800871e:	4b68      	ldr	r3, [pc, #416]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	08db      	lsrs	r3, r3, #3
 8008724:	f003 0303 	and.w	r3, r3, #3
 8008728:	4a66      	ldr	r2, [pc, #408]	@ (80088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800872a:	fa22 f303 	lsr.w	r3, r2, r3
 800872e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008730:	e01e      	b.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008732:	4b63      	ldr	r3, [pc, #396]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800873a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800873e:	d106      	bne.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008742:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008746:	d102      	bne.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008748:	4b5f      	ldr	r3, [pc, #380]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800874a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800874c:	e010      	b.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800874e:	4b5c      	ldr	r3, [pc, #368]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008756:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800875a:	d106      	bne.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800875c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800875e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008762:	d102      	bne.n	800876a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008764:	4b59      	ldr	r3, [pc, #356]	@ (80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008766:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008768:	e002      	b.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800876a:	2300      	movs	r3, #0
 800876c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800876e:	e2da      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008770:	e2d9      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008772:	4b57      	ldr	r3, [pc, #348]	@ (80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008776:	e2d6      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008778:	2300      	movs	r3, #0
 800877a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800877c:	e2d3      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800877e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008782:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008786:	430b      	orrs	r3, r1
 8008788:	f040 80a7 	bne.w	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800878c:	4b4c      	ldr	r3, [pc, #304]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800878e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008790:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008794:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008798:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800879c:	d055      	beq.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800879e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087a4:	f200 8096 	bhi.w	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80087a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087ae:	f000 8084 	beq.w	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80087b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087b8:	f200 808c 	bhi.w	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80087bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087c2:	d030      	beq.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80087c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087ca:	f200 8083 	bhi.w	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80087ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d004      	beq.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80087d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087da:	d012      	beq.n	8008802 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80087dc:	e07a      	b.n	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087de:	4b38      	ldr	r3, [pc, #224]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087ea:	d107      	bne.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087f0:	4618      	mov	r0, r3
 80087f2:	f000 fd63 	bl	80092bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087fa:	e294      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087fc:	2300      	movs	r3, #0
 80087fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008800:	e291      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008802:	4b2f      	ldr	r3, [pc, #188]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800880a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800880e:	d107      	bne.n	8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008810:	f107 0318 	add.w	r3, r7, #24
 8008814:	4618      	mov	r0, r3
 8008816:	f000 faa9 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800881a:	69bb      	ldr	r3, [r7, #24]
 800881c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800881e:	e282      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008820:	2300      	movs	r3, #0
 8008822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008824:	e27f      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008826:	4b26      	ldr	r3, [pc, #152]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800882e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008832:	d107      	bne.n	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008834:	f107 030c 	add.w	r3, r7, #12
 8008838:	4618      	mov	r0, r3
 800883a:	f000 fbeb 	bl	8009014 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008842:	e270      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008844:	2300      	movs	r3, #0
 8008846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008848:	e26d      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800884a:	4b1d      	ldr	r3, [pc, #116]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800884c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800884e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008852:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008854:	4b1a      	ldr	r3, [pc, #104]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f003 0304 	and.w	r3, r3, #4
 800885c:	2b04      	cmp	r3, #4
 800885e:	d10c      	bne.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008862:	2b00      	cmp	r3, #0
 8008864:	d109      	bne.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008866:	4b16      	ldr	r3, [pc, #88]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	08db      	lsrs	r3, r3, #3
 800886c:	f003 0303 	and.w	r3, r3, #3
 8008870:	4a14      	ldr	r2, [pc, #80]	@ (80088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008872:	fa22 f303 	lsr.w	r3, r2, r3
 8008876:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008878:	e01e      	b.n	80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800887a:	4b11      	ldr	r3, [pc, #68]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008882:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008886:	d106      	bne.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800888a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800888e:	d102      	bne.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008890:	4b0d      	ldr	r3, [pc, #52]	@ (80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008894:	e010      	b.n	80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008896:	4b0a      	ldr	r3, [pc, #40]	@ (80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800889e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088a2:	d106      	bne.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80088a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088aa:	d102      	bne.n	80088b2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80088ac:	4b07      	ldr	r3, [pc, #28]	@ (80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088b0:	e002      	b.n	80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80088b2:	2300      	movs	r3, #0
 80088b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80088b6:	e236      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80088b8:	e235      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80088ba:	4b05      	ldr	r3, [pc, #20]	@ (80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80088bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088be:	e232      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80088c0:	58024400 	.word	0x58024400
 80088c4:	03d09000 	.word	0x03d09000
 80088c8:	003d0900 	.word	0x003d0900
 80088cc:	00f42400 	.word	0x00f42400
 80088d0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80088d4:	2300      	movs	r3, #0
 80088d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d8:	e225      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80088da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088de:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80088e2:	430b      	orrs	r3, r1
 80088e4:	f040 8085 	bne.w	80089f2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80088e8:	4b9c      	ldr	r3, [pc, #624]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80088ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088ec:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80088f0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80088f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80088f8:	d06b      	beq.n	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80088fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008900:	d874      	bhi.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008904:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008908:	d056      	beq.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800890a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800890c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008910:	d86c      	bhi.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008914:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008918:	d03b      	beq.n	8008992 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800891a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008920:	d864      	bhi.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008924:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008928:	d021      	beq.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800892a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008930:	d85c      	bhi.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008934:	2b00      	cmp	r3, #0
 8008936:	d004      	beq.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8008938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800893e:	d004      	beq.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008940:	e054      	b.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008942:	f7fe fb75 	bl	8007030 <HAL_RCC_GetPCLK1Freq>
 8008946:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008948:	e1ed      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800894a:	4b84      	ldr	r3, [pc, #528]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008952:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008956:	d107      	bne.n	8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008958:	f107 0318 	add.w	r3, r7, #24
 800895c:	4618      	mov	r0, r3
 800895e:	f000 fa05 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008962:	69fb      	ldr	r3, [r7, #28]
 8008964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008966:	e1de      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008968:	2300      	movs	r3, #0
 800896a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800896c:	e1db      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800896e:	4b7b      	ldr	r3, [pc, #492]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800897a:	d107      	bne.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800897c:	f107 030c 	add.w	r3, r7, #12
 8008980:	4618      	mov	r0, r3
 8008982:	f000 fb47 	bl	8009014 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800898a:	e1cc      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800898c:	2300      	movs	r3, #0
 800898e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008990:	e1c9      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008992:	4b72      	ldr	r3, [pc, #456]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 0304 	and.w	r3, r3, #4
 800899a:	2b04      	cmp	r3, #4
 800899c:	d109      	bne.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800899e:	4b6f      	ldr	r3, [pc, #444]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	08db      	lsrs	r3, r3, #3
 80089a4:	f003 0303 	and.w	r3, r3, #3
 80089a8:	4a6d      	ldr	r2, [pc, #436]	@ (8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80089aa:	fa22 f303 	lsr.w	r3, r2, r3
 80089ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089b0:	e1b9      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089b2:	2300      	movs	r3, #0
 80089b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089b6:	e1b6      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80089b8:	4b68      	ldr	r3, [pc, #416]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089c4:	d102      	bne.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 80089c6:	4b67      	ldr	r3, [pc, #412]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80089c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089ca:	e1ac      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089cc:	2300      	movs	r3, #0
 80089ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089d0:	e1a9      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80089d2:	4b62      	ldr	r3, [pc, #392]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089de:	d102      	bne.n	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80089e0:	4b61      	ldr	r3, [pc, #388]	@ (8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80089e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089e4:	e19f      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80089e6:	2300      	movs	r3, #0
 80089e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089ea:	e19c      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80089ec:	2300      	movs	r3, #0
 80089ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089f0:	e199      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80089f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089f6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80089fa:	430b      	orrs	r3, r1
 80089fc:	d173      	bne.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80089fe:	4b57      	ldr	r3, [pc, #348]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a06:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a0e:	d02f      	beq.n	8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a16:	d863      	bhi.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d004      	beq.n	8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a24:	d012      	beq.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8008a26:	e05b      	b.n	8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a28:	4b4c      	ldr	r3, [pc, #304]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a34:	d107      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a36:	f107 0318 	add.w	r3, r7, #24
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f000 f996 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008a40:	69bb      	ldr	r3, [r7, #24]
 8008a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a44:	e16f      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a46:	2300      	movs	r3, #0
 8008a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a4a:	e16c      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a4c:	4b43      	ldr	r3, [pc, #268]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a58:	d107      	bne.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a5a:	f107 030c 	add.w	r3, r7, #12
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f000 fad8 	bl	8009014 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a68:	e15d      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a6e:	e15a      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a70:	4b3a      	ldr	r3, [pc, #232]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008a78:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a7a:	4b38      	ldr	r3, [pc, #224]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f003 0304 	and.w	r3, r3, #4
 8008a82:	2b04      	cmp	r3, #4
 8008a84:	d10c      	bne.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d109      	bne.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a8c:	4b33      	ldr	r3, [pc, #204]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	08db      	lsrs	r3, r3, #3
 8008a92:	f003 0303 	and.w	r3, r3, #3
 8008a96:	4a32      	ldr	r2, [pc, #200]	@ (8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008a98:	fa22 f303 	lsr.w	r3, r2, r3
 8008a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a9e:	e01e      	b.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aac:	d106      	bne.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ab4:	d102      	bne.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008aba:	e010      	b.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008abc:	4b27      	ldr	r3, [pc, #156]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ac8:	d106      	bne.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008acc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ad0:	d102      	bne.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ad2:	4b25      	ldr	r3, [pc, #148]	@ (8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ad6:	e002      	b.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008adc:	e123      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008ade:	e122      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ae4:	e11f      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008ae6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aea:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008aee:	430b      	orrs	r3, r1
 8008af0:	d13c      	bne.n	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008af2:	4b1a      	ldr	r3, [pc, #104]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008af6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008afa:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d004      	beq.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b08:	d012      	beq.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008b0a:	e023      	b.n	8008b54 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b0c:	4b13      	ldr	r3, [pc, #76]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b18:	d107      	bne.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f000 fbcc 	bl	80092bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b28:	e0fd      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b2e:	e0fa      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b30:	4b0a      	ldr	r3, [pc, #40]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b3c:	d107      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b3e:	f107 0318 	add.w	r3, r7, #24
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 f912 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008b48:	6a3b      	ldr	r3, [r7, #32]
 8008b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b4c:	e0eb      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b52:	e0e8      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008b54:	2300      	movs	r3, #0
 8008b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b58:	e0e5      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008b5a:	bf00      	nop
 8008b5c:	58024400 	.word	0x58024400
 8008b60:	03d09000 	.word	0x03d09000
 8008b64:	003d0900 	.word	0x003d0900
 8008b68:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008b6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b70:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008b74:	430b      	orrs	r3, r1
 8008b76:	f040 8085 	bne.w	8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008b7a:	4b6d      	ldr	r3, [pc, #436]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b7e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008b82:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b8a:	d06b      	beq.n	8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008b92:	d874      	bhi.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b9a:	d056      	beq.n	8008c4a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ba2:	d86c      	bhi.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008baa:	d03b      	beq.n	8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008bb2:	d864      	bhi.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bba:	d021      	beq.n	8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bc2:	d85c      	bhi.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d004      	beq.n	8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bd0:	d004      	beq.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008bd2:	e054      	b.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008bd4:	f000 f8b4 	bl	8008d40 <HAL_RCCEx_GetD3PCLK1Freq>
 8008bd8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008bda:	e0a4      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bdc:	4b54      	ldr	r3, [pc, #336]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008be4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008be8:	d107      	bne.n	8008bfa <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bea:	f107 0318 	add.w	r3, r7, #24
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f000 f8bc 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008bf4:	69fb      	ldr	r3, [r7, #28]
 8008bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bf8:	e095      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bfe:	e092      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c00:	4b4b      	ldr	r3, [pc, #300]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c0c:	d107      	bne.n	8008c1e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c0e:	f107 030c 	add.w	r3, r7, #12
 8008c12:	4618      	mov	r0, r3
 8008c14:	f000 f9fe 	bl	8009014 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c1c:	e083      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c22:	e080      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c24:	4b42      	ldr	r3, [pc, #264]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 0304 	and.w	r3, r3, #4
 8008c2c:	2b04      	cmp	r3, #4
 8008c2e:	d109      	bne.n	8008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c30:	4b3f      	ldr	r3, [pc, #252]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	08db      	lsrs	r3, r3, #3
 8008c36:	f003 0303 	and.w	r3, r3, #3
 8008c3a:	4a3e      	ldr	r2, [pc, #248]	@ (8008d34 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c42:	e070      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c44:	2300      	movs	r3, #0
 8008c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c48:	e06d      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008c4a:	4b39      	ldr	r3, [pc, #228]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c56:	d102      	bne.n	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008c58:	4b37      	ldr	r3, [pc, #220]	@ (8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c5c:	e063      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c62:	e060      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008c64:	4b32      	ldr	r3, [pc, #200]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c70:	d102      	bne.n	8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008c72:	4b32      	ldr	r3, [pc, #200]	@ (8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c76:	e056      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c7c:	e053      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c82:	e050      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008c84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c88:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008c8c:	430b      	orrs	r3, r1
 8008c8e:	d148      	bne.n	8008d22 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008c90:	4b27      	ldr	r3, [pc, #156]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c94:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008c98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ca0:	d02a      	beq.n	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ca8:	d838      	bhi.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d004      	beq.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cb6:	d00d      	beq.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008cb8:	e030      	b.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008cba:	4b1d      	ldr	r3, [pc, #116]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cc6:	d102      	bne.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ccc:	e02b      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cd2:	e028      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008cd4:	4b16      	ldr	r3, [pc, #88]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cdc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ce0:	d107      	bne.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ce2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f000 fae8 	bl	80092bc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cf0:	e019      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cf6:	e016      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d00:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d04:	d107      	bne.n	8008d16 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d06:	f107 0318 	add.w	r3, r7, #24
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f000 f82e 	bl	8008d6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d14:	e007      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d16:	2300      	movs	r3, #0
 8008d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d1a:	e004      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d20:	e001      	b.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008d22:	2300      	movs	r3, #0
 8008d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008d26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3740      	adds	r7, #64	@ 0x40
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}
 8008d30:	58024400 	.word	0x58024400
 8008d34:	03d09000 	.word	0x03d09000
 8008d38:	003d0900 	.word	0x003d0900
 8008d3c:	00f42400 	.word	0x00f42400

08008d40 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008d44:	f7fe f944 	bl	8006fd0 <HAL_RCC_GetHCLKFreq>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	4b06      	ldr	r3, [pc, #24]	@ (8008d64 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008d4c:	6a1b      	ldr	r3, [r3, #32]
 8008d4e:	091b      	lsrs	r3, r3, #4
 8008d50:	f003 0307 	and.w	r3, r3, #7
 8008d54:	4904      	ldr	r1, [pc, #16]	@ (8008d68 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008d56:	5ccb      	ldrb	r3, [r1, r3]
 8008d58:	f003 031f 	and.w	r3, r3, #31
 8008d5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	bd80      	pop	{r7, pc}
 8008d64:	58024400 	.word	0x58024400
 8008d68:	0800a1e4 	.word	0x0800a1e4

08008d6c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b089      	sub	sp, #36	@ 0x24
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d74:	4ba1      	ldr	r3, [pc, #644]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d78:	f003 0303 	and.w	r3, r3, #3
 8008d7c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008d7e:	4b9f      	ldr	r3, [pc, #636]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d82:	0b1b      	lsrs	r3, r3, #12
 8008d84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d88:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008d8a:	4b9c      	ldr	r3, [pc, #624]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d8e:	091b      	lsrs	r3, r3, #4
 8008d90:	f003 0301 	and.w	r3, r3, #1
 8008d94:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008d96:	4b99      	ldr	r3, [pc, #612]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d9a:	08db      	lsrs	r3, r3, #3
 8008d9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008da0:	693a      	ldr	r2, [r7, #16]
 8008da2:	fb02 f303 	mul.w	r3, r2, r3
 8008da6:	ee07 3a90 	vmov	s15, r3
 8008daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f000 8111 	beq.w	8008fdc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008dba:	69bb      	ldr	r3, [r7, #24]
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	f000 8083 	beq.w	8008ec8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008dc2:	69bb      	ldr	r3, [r7, #24]
 8008dc4:	2b02      	cmp	r3, #2
 8008dc6:	f200 80a1 	bhi.w	8008f0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008dca:	69bb      	ldr	r3, [r7, #24]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d003      	beq.n	8008dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008dd0:	69bb      	ldr	r3, [r7, #24]
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d056      	beq.n	8008e84 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008dd6:	e099      	b.n	8008f0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008dd8:	4b88      	ldr	r3, [pc, #544]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f003 0320 	and.w	r3, r3, #32
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d02d      	beq.n	8008e40 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008de4:	4b85      	ldr	r3, [pc, #532]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	08db      	lsrs	r3, r3, #3
 8008dea:	f003 0303 	and.w	r3, r3, #3
 8008dee:	4a84      	ldr	r2, [pc, #528]	@ (8009000 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008df0:	fa22 f303 	lsr.w	r3, r2, r3
 8008df4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	ee07 3a90 	vmov	s15, r3
 8008dfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	ee07 3a90 	vmov	s15, r3
 8008e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e0e:	4b7b      	ldr	r3, [pc, #492]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e16:	ee07 3a90 	vmov	s15, r3
 8008e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e22:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008e3e:	e087      	b.n	8008f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	ee07 3a90 	vmov	s15, r3
 8008e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e4a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009008 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008e4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e52:	4b6a      	ldr	r3, [pc, #424]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e5a:	ee07 3a90 	vmov	s15, r3
 8008e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e62:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e66:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e82:	e065      	b.n	8008f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	ee07 3a90 	vmov	s15, r3
 8008e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e8e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800900c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008e92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e96:	4b59      	ldr	r3, [pc, #356]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e9e:	ee07 3a90 	vmov	s15, r3
 8008ea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ea6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eaa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008eae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008eba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ec2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ec6:	e043      	b.n	8008f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	ee07 3a90 	vmov	s15, r3
 8008ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ed2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009010 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008ed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eda:	4b48      	ldr	r3, [pc, #288]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ee2:	ee07 3a90 	vmov	s15, r3
 8008ee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eea:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008efa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008efe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f0a:	e021      	b.n	8008f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	ee07 3a90 	vmov	s15, r3
 8008f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800900c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f1e:	4b37      	ldr	r3, [pc, #220]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f26:	ee07 3a90 	vmov	s15, r3
 8008f2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f4e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008f50:	4b2a      	ldr	r3, [pc, #168]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f54:	0a5b      	lsrs	r3, r3, #9
 8008f56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f5a:	ee07 3a90 	vmov	s15, r3
 8008f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f76:	ee17 2a90 	vmov	r2, s15
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f82:	0c1b      	lsrs	r3, r3, #16
 8008f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f88:	ee07 3a90 	vmov	s15, r3
 8008f8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f98:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fa4:	ee17 2a90 	vmov	r2, s15
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008fac:	4b13      	ldr	r3, [pc, #76]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb0:	0e1b      	lsrs	r3, r3, #24
 8008fb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fb6:	ee07 3a90 	vmov	s15, r3
 8008fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fd2:	ee17 2a90 	vmov	r2, s15
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008fda:	e008      	b.n	8008fee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2200      	movs	r2, #0
 8008fec:	609a      	str	r2, [r3, #8]
}
 8008fee:	bf00      	nop
 8008ff0:	3724      	adds	r7, #36	@ 0x24
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff8:	4770      	bx	lr
 8008ffa:	bf00      	nop
 8008ffc:	58024400 	.word	0x58024400
 8009000:	03d09000 	.word	0x03d09000
 8009004:	46000000 	.word	0x46000000
 8009008:	4c742400 	.word	0x4c742400
 800900c:	4a742400 	.word	0x4a742400
 8009010:	4b742400 	.word	0x4b742400

08009014 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009014:	b480      	push	{r7}
 8009016:	b089      	sub	sp, #36	@ 0x24
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800901c:	4ba1      	ldr	r3, [pc, #644]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800901e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009020:	f003 0303 	and.w	r3, r3, #3
 8009024:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009026:	4b9f      	ldr	r3, [pc, #636]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800902a:	0d1b      	lsrs	r3, r3, #20
 800902c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009030:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009032:	4b9c      	ldr	r3, [pc, #624]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009036:	0a1b      	lsrs	r3, r3, #8
 8009038:	f003 0301 	and.w	r3, r3, #1
 800903c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800903e:	4b99      	ldr	r3, [pc, #612]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009042:	08db      	lsrs	r3, r3, #3
 8009044:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009048:	693a      	ldr	r2, [r7, #16]
 800904a:	fb02 f303 	mul.w	r3, r2, r3
 800904e:	ee07 3a90 	vmov	s15, r3
 8009052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009056:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	2b00      	cmp	r3, #0
 800905e:	f000 8111 	beq.w	8009284 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	2b02      	cmp	r3, #2
 8009066:	f000 8083 	beq.w	8009170 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	2b02      	cmp	r3, #2
 800906e:	f200 80a1 	bhi.w	80091b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d003      	beq.n	8009080 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	2b01      	cmp	r3, #1
 800907c:	d056      	beq.n	800912c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800907e:	e099      	b.n	80091b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009080:	4b88      	ldr	r3, [pc, #544]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f003 0320 	and.w	r3, r3, #32
 8009088:	2b00      	cmp	r3, #0
 800908a:	d02d      	beq.n	80090e8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800908c:	4b85      	ldr	r3, [pc, #532]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	08db      	lsrs	r3, r3, #3
 8009092:	f003 0303 	and.w	r3, r3, #3
 8009096:	4a84      	ldr	r2, [pc, #528]	@ (80092a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009098:	fa22 f303 	lsr.w	r3, r2, r3
 800909c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	ee07 3a90 	vmov	s15, r3
 80090a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	ee07 3a90 	vmov	s15, r3
 80090ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090b6:	4b7b      	ldr	r3, [pc, #492]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090be:	ee07 3a90 	vmov	s15, r3
 80090c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80090ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80090ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80090e6:	e087      	b.n	80091f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	ee07 3a90 	vmov	s15, r3
 80090ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80092b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80090f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090fa:	4b6a      	ldr	r3, [pc, #424]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009102:	ee07 3a90 	vmov	s15, r3
 8009106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800910a:	ed97 6a03 	vldr	s12, [r7, #12]
 800910e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800911a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800911e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009126:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800912a:	e065      	b.n	80091f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	ee07 3a90 	vmov	s15, r3
 8009132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009136:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800913a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800913e:	4b59      	ldr	r3, [pc, #356]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009146:	ee07 3a90 	vmov	s15, r3
 800914a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800914e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009152:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009156:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800915a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800915e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009162:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800916a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800916e:	e043      	b.n	80091f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	ee07 3a90 	vmov	s15, r3
 8009176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800917a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80092b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800917e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009182:	4b48      	ldr	r3, [pc, #288]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800918a:	ee07 3a90 	vmov	s15, r3
 800918e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009192:	ed97 6a03 	vldr	s12, [r7, #12]
 8009196:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800919a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800919e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091b2:	e021      	b.n	80091f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	ee07 3a90 	vmov	s15, r3
 80091ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80092b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80091c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091c6:	4b37      	ldr	r3, [pc, #220]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ce:	ee07 3a90 	vmov	s15, r3
 80091d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80091da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091f6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80091f8:	4b2a      	ldr	r3, [pc, #168]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091fc:	0a5b      	lsrs	r3, r3, #9
 80091fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009202:	ee07 3a90 	vmov	s15, r3
 8009206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800920a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800920e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009212:	edd7 6a07 	vldr	s13, [r7, #28]
 8009216:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800921a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800921e:	ee17 2a90 	vmov	r2, s15
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009226:	4b1f      	ldr	r3, [pc, #124]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800922a:	0c1b      	lsrs	r3, r3, #16
 800922c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009230:	ee07 3a90 	vmov	s15, r3
 8009234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009238:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800923c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009240:	edd7 6a07 	vldr	s13, [r7, #28]
 8009244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009248:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800924c:	ee17 2a90 	vmov	r2, s15
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009254:	4b13      	ldr	r3, [pc, #76]	@ (80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009258:	0e1b      	lsrs	r3, r3, #24
 800925a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800925e:	ee07 3a90 	vmov	s15, r3
 8009262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009266:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800926a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800926e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800927a:	ee17 2a90 	vmov	r2, s15
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009282:	e008      	b.n	8009296 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2200      	movs	r2, #0
 8009294:	609a      	str	r2, [r3, #8]
}
 8009296:	bf00      	nop
 8009298:	3724      	adds	r7, #36	@ 0x24
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	58024400 	.word	0x58024400
 80092a8:	03d09000 	.word	0x03d09000
 80092ac:	46000000 	.word	0x46000000
 80092b0:	4c742400 	.word	0x4c742400
 80092b4:	4a742400 	.word	0x4a742400
 80092b8:	4b742400 	.word	0x4b742400

080092bc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80092bc:	b480      	push	{r7}
 80092be:	b089      	sub	sp, #36	@ 0x24
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80092c4:	4ba0      	ldr	r3, [pc, #640]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092c8:	f003 0303 	and.w	r3, r3, #3
 80092cc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80092ce:	4b9e      	ldr	r3, [pc, #632]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d2:	091b      	lsrs	r3, r3, #4
 80092d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80092d8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80092da:	4b9b      	ldr	r3, [pc, #620]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80092e4:	4b98      	ldr	r3, [pc, #608]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092e8:	08db      	lsrs	r3, r3, #3
 80092ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80092ee:	693a      	ldr	r2, [r7, #16]
 80092f0:	fb02 f303 	mul.w	r3, r2, r3
 80092f4:	ee07 3a90 	vmov	s15, r3
 80092f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092fc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	2b00      	cmp	r3, #0
 8009304:	f000 8111 	beq.w	800952a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	2b02      	cmp	r3, #2
 800930c:	f000 8083 	beq.w	8009416 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	2b02      	cmp	r3, #2
 8009314:	f200 80a1 	bhi.w	800945a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009318:	69bb      	ldr	r3, [r7, #24]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d003      	beq.n	8009326 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800931e:	69bb      	ldr	r3, [r7, #24]
 8009320:	2b01      	cmp	r3, #1
 8009322:	d056      	beq.n	80093d2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009324:	e099      	b.n	800945a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009326:	4b88      	ldr	r3, [pc, #544]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f003 0320 	and.w	r3, r3, #32
 800932e:	2b00      	cmp	r3, #0
 8009330:	d02d      	beq.n	800938e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009332:	4b85      	ldr	r3, [pc, #532]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	08db      	lsrs	r3, r3, #3
 8009338:	f003 0303 	and.w	r3, r3, #3
 800933c:	4a83      	ldr	r2, [pc, #524]	@ (800954c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800933e:	fa22 f303 	lsr.w	r3, r2, r3
 8009342:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	ee07 3a90 	vmov	s15, r3
 800934a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	ee07 3a90 	vmov	s15, r3
 8009354:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009358:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800935c:	4b7a      	ldr	r3, [pc, #488]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800935e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009360:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009364:	ee07 3a90 	vmov	s15, r3
 8009368:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800936c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009370:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009374:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009378:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800937c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009380:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009388:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800938c:	e087      	b.n	800949e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	ee07 3a90 	vmov	s15, r3
 8009394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009398:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009554 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800939c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093a0:	4b69      	ldr	r3, [pc, #420]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093a8:	ee07 3a90 	vmov	s15, r3
 80093ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093b0:	ed97 6a03 	vldr	s12, [r7, #12]
 80093b4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80093b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093cc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093d0:	e065      	b.n	800949e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	ee07 3a90 	vmov	s15, r3
 80093d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093dc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009558 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80093e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093e4:	4b58      	ldr	r3, [pc, #352]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093ec:	ee07 3a90 	vmov	s15, r3
 80093f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093f4:	ed97 6a03 	vldr	s12, [r7, #12]
 80093f8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80093fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009400:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009404:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009408:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800940c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009410:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009414:	e043      	b.n	800949e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	ee07 3a90 	vmov	s15, r3
 800941c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009420:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800955c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009424:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009428:	4b47      	ldr	r3, [pc, #284]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800942a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800942c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009430:	ee07 3a90 	vmov	s15, r3
 8009434:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009438:	ed97 6a03 	vldr	s12, [r7, #12]
 800943c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009440:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009444:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009448:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800944c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009454:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009458:	e021      	b.n	800949e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	ee07 3a90 	vmov	s15, r3
 8009460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009464:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009554 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009468:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800946c:	4b36      	ldr	r3, [pc, #216]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800946e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009474:	ee07 3a90 	vmov	s15, r3
 8009478:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800947c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009480:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009550 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009484:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009488:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800948c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009490:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009498:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800949c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800949e:	4b2a      	ldr	r3, [pc, #168]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094a2:	0a5b      	lsrs	r3, r3, #9
 80094a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094a8:	ee07 3a90 	vmov	s15, r3
 80094ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80094b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80094bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094c4:	ee17 2a90 	vmov	r2, s15
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80094cc:	4b1e      	ldr	r3, [pc, #120]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d0:	0c1b      	lsrs	r3, r3, #16
 80094d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094d6:	ee07 3a90 	vmov	s15, r3
 80094da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80094e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80094ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094f2:	ee17 2a90 	vmov	r2, s15
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80094fa:	4b13      	ldr	r3, [pc, #76]	@ (8009548 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094fe:	0e1b      	lsrs	r3, r3, #24
 8009500:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009504:	ee07 3a90 	vmov	s15, r3
 8009508:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800950c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009510:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009514:	edd7 6a07 	vldr	s13, [r7, #28]
 8009518:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800951c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009520:	ee17 2a90 	vmov	r2, s15
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009528:	e008      	b.n	800953c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2200      	movs	r2, #0
 800952e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	609a      	str	r2, [r3, #8]
}
 800953c:	bf00      	nop
 800953e:	3724      	adds	r7, #36	@ 0x24
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr
 8009548:	58024400 	.word	0x58024400
 800954c:	03d09000 	.word	0x03d09000
 8009550:	46000000 	.word	0x46000000
 8009554:	4c742400 	.word	0x4c742400
 8009558:	4a742400 	.word	0x4a742400
 800955c:	4b742400 	.word	0x4b742400

08009560 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800956a:	2300      	movs	r3, #0
 800956c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800956e:	4b53      	ldr	r3, [pc, #332]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009572:	f003 0303 	and.w	r3, r3, #3
 8009576:	2b03      	cmp	r3, #3
 8009578:	d101      	bne.n	800957e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	e099      	b.n	80096b2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800957e:	4b4f      	ldr	r3, [pc, #316]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a4e      	ldr	r2, [pc, #312]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009584:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009588:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800958a:	f7f7 fedb 	bl	8001344 <HAL_GetTick>
 800958e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009590:	e008      	b.n	80095a4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009592:	f7f7 fed7 	bl	8001344 <HAL_GetTick>
 8009596:	4602      	mov	r2, r0
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	1ad3      	subs	r3, r2, r3
 800959c:	2b02      	cmp	r3, #2
 800959e:	d901      	bls.n	80095a4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80095a0:	2303      	movs	r3, #3
 80095a2:	e086      	b.n	80096b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80095a4:	4b45      	ldr	r3, [pc, #276]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d1f0      	bne.n	8009592 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80095b0:	4b42      	ldr	r3, [pc, #264]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 80095b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095b4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	031b      	lsls	r3, r3, #12
 80095be:	493f      	ldr	r1, [pc, #252]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 80095c0:	4313      	orrs	r3, r2
 80095c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	3b01      	subs	r3, #1
 80095ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	689b      	ldr	r3, [r3, #8]
 80095d2:	3b01      	subs	r3, #1
 80095d4:	025b      	lsls	r3, r3, #9
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	431a      	orrs	r2, r3
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	68db      	ldr	r3, [r3, #12]
 80095de:	3b01      	subs	r3, #1
 80095e0:	041b      	lsls	r3, r3, #16
 80095e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80095e6:	431a      	orrs	r2, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	691b      	ldr	r3, [r3, #16]
 80095ec:	3b01      	subs	r3, #1
 80095ee:	061b      	lsls	r3, r3, #24
 80095f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80095f4:	4931      	ldr	r1, [pc, #196]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 80095f6:	4313      	orrs	r3, r2
 80095f8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80095fa:	4b30      	ldr	r3, [pc, #192]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 80095fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	695b      	ldr	r3, [r3, #20]
 8009606:	492d      	ldr	r1, [pc, #180]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009608:	4313      	orrs	r3, r2
 800960a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800960c:	4b2b      	ldr	r3, [pc, #172]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 800960e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009610:	f023 0220 	bic.w	r2, r3, #32
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	4928      	ldr	r1, [pc, #160]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 800961a:	4313      	orrs	r3, r2
 800961c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800961e:	4b27      	ldr	r3, [pc, #156]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009622:	4a26      	ldr	r2, [pc, #152]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009624:	f023 0310 	bic.w	r3, r3, #16
 8009628:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800962a:	4b24      	ldr	r3, [pc, #144]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 800962c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800962e:	4b24      	ldr	r3, [pc, #144]	@ (80096c0 <RCCEx_PLL2_Config+0x160>)
 8009630:	4013      	ands	r3, r2
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	69d2      	ldr	r2, [r2, #28]
 8009636:	00d2      	lsls	r2, r2, #3
 8009638:	4920      	ldr	r1, [pc, #128]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 800963a:	4313      	orrs	r3, r2
 800963c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800963e:	4b1f      	ldr	r3, [pc, #124]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009642:	4a1e      	ldr	r2, [pc, #120]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009644:	f043 0310 	orr.w	r3, r3, #16
 8009648:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d106      	bne.n	800965e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009650:	4b1a      	ldr	r3, [pc, #104]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009654:	4a19      	ldr	r2, [pc, #100]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009656:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800965a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800965c:	e00f      	b.n	800967e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	2b01      	cmp	r3, #1
 8009662:	d106      	bne.n	8009672 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009664:	4b15      	ldr	r3, [pc, #84]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009668:	4a14      	ldr	r2, [pc, #80]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 800966a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800966e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009670:	e005      	b.n	800967e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009672:	4b12      	ldr	r3, [pc, #72]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009676:	4a11      	ldr	r2, [pc, #68]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009678:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800967c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800967e:	4b0f      	ldr	r3, [pc, #60]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a0e      	ldr	r2, [pc, #56]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 8009684:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009688:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800968a:	f7f7 fe5b 	bl	8001344 <HAL_GetTick>
 800968e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009690:	e008      	b.n	80096a4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009692:	f7f7 fe57 	bl	8001344 <HAL_GetTick>
 8009696:	4602      	mov	r2, r0
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	1ad3      	subs	r3, r2, r3
 800969c:	2b02      	cmp	r3, #2
 800969e:	d901      	bls.n	80096a4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e006      	b.n	80096b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80096a4:	4b05      	ldr	r3, [pc, #20]	@ (80096bc <RCCEx_PLL2_Config+0x15c>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d0f0      	beq.n	8009692 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80096b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	58024400 	.word	0x58024400
 80096c0:	ffff0007 	.word	0xffff0007

080096c4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80096ce:	2300      	movs	r3, #0
 80096d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80096d2:	4b53      	ldr	r3, [pc, #332]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80096d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d6:	f003 0303 	and.w	r3, r3, #3
 80096da:	2b03      	cmp	r3, #3
 80096dc:	d101      	bne.n	80096e2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e099      	b.n	8009816 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80096e2:	4b4f      	ldr	r3, [pc, #316]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a4e      	ldr	r2, [pc, #312]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80096e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096ee:	f7f7 fe29 	bl	8001344 <HAL_GetTick>
 80096f2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80096f4:	e008      	b.n	8009708 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80096f6:	f7f7 fe25 	bl	8001344 <HAL_GetTick>
 80096fa:	4602      	mov	r2, r0
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	1ad3      	subs	r3, r2, r3
 8009700:	2b02      	cmp	r3, #2
 8009702:	d901      	bls.n	8009708 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009704:	2303      	movs	r3, #3
 8009706:	e086      	b.n	8009816 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009708:	4b45      	ldr	r3, [pc, #276]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009710:	2b00      	cmp	r3, #0
 8009712:	d1f0      	bne.n	80096f6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009714:	4b42      	ldr	r3, [pc, #264]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 8009716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009718:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	051b      	lsls	r3, r3, #20
 8009722:	493f      	ldr	r1, [pc, #252]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 8009724:	4313      	orrs	r3, r2
 8009726:	628b      	str	r3, [r1, #40]	@ 0x28
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	3b01      	subs	r3, #1
 800972e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	3b01      	subs	r3, #1
 8009738:	025b      	lsls	r3, r3, #9
 800973a:	b29b      	uxth	r3, r3
 800973c:	431a      	orrs	r2, r3
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	3b01      	subs	r3, #1
 8009744:	041b      	lsls	r3, r3, #16
 8009746:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800974a:	431a      	orrs	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	691b      	ldr	r3, [r3, #16]
 8009750:	3b01      	subs	r3, #1
 8009752:	061b      	lsls	r3, r3, #24
 8009754:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009758:	4931      	ldr	r1, [pc, #196]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 800975a:	4313      	orrs	r3, r2
 800975c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800975e:	4b30      	ldr	r3, [pc, #192]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 8009760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009762:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	695b      	ldr	r3, [r3, #20]
 800976a:	492d      	ldr	r1, [pc, #180]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 800976c:	4313      	orrs	r3, r2
 800976e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009770:	4b2b      	ldr	r3, [pc, #172]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 8009772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009774:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	699b      	ldr	r3, [r3, #24]
 800977c:	4928      	ldr	r1, [pc, #160]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 800977e:	4313      	orrs	r3, r2
 8009780:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009782:	4b27      	ldr	r3, [pc, #156]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 8009784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009786:	4a26      	ldr	r2, [pc, #152]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 8009788:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800978c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800978e:	4b24      	ldr	r3, [pc, #144]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 8009790:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009792:	4b24      	ldr	r3, [pc, #144]	@ (8009824 <RCCEx_PLL3_Config+0x160>)
 8009794:	4013      	ands	r3, r2
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	69d2      	ldr	r2, [r2, #28]
 800979a:	00d2      	lsls	r2, r2, #3
 800979c:	4920      	ldr	r1, [pc, #128]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 800979e:	4313      	orrs	r3, r2
 80097a0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80097a2:	4b1f      	ldr	r3, [pc, #124]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a6:	4a1e      	ldr	r2, [pc, #120]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d106      	bne.n	80097c2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80097b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b8:	4a19      	ldr	r2, [pc, #100]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80097be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097c0:	e00f      	b.n	80097e2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d106      	bne.n	80097d6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80097c8:	4b15      	ldr	r3, [pc, #84]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097cc:	4a14      	ldr	r2, [pc, #80]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80097d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097d4:	e005      	b.n	80097e2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80097d6:	4b12      	ldr	r3, [pc, #72]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097da:	4a11      	ldr	r2, [pc, #68]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80097e2:	4b0f      	ldr	r3, [pc, #60]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a0e      	ldr	r2, [pc, #56]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 80097e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097ee:	f7f7 fda9 	bl	8001344 <HAL_GetTick>
 80097f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80097f4:	e008      	b.n	8009808 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097f6:	f7f7 fda5 	bl	8001344 <HAL_GetTick>
 80097fa:	4602      	mov	r2, r0
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	1ad3      	subs	r3, r2, r3
 8009800:	2b02      	cmp	r3, #2
 8009802:	d901      	bls.n	8009808 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009804:	2303      	movs	r3, #3
 8009806:	e006      	b.n	8009816 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009808:	4b05      	ldr	r3, [pc, #20]	@ (8009820 <RCCEx_PLL3_Config+0x15c>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009810:	2b00      	cmp	r3, #0
 8009812:	d0f0      	beq.n	80097f6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009814:	7bfb      	ldrb	r3, [r7, #15]
}
 8009816:	4618      	mov	r0, r3
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	58024400 	.word	0x58024400
 8009824:	ffff0007 	.word	0xffff0007

08009828 <siprintf>:
 8009828:	b40e      	push	{r1, r2, r3}
 800982a:	b510      	push	{r4, lr}
 800982c:	b09d      	sub	sp, #116	@ 0x74
 800982e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009830:	9002      	str	r0, [sp, #8]
 8009832:	9006      	str	r0, [sp, #24]
 8009834:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009838:	480a      	ldr	r0, [pc, #40]	@ (8009864 <siprintf+0x3c>)
 800983a:	9107      	str	r1, [sp, #28]
 800983c:	9104      	str	r1, [sp, #16]
 800983e:	490a      	ldr	r1, [pc, #40]	@ (8009868 <siprintf+0x40>)
 8009840:	f853 2b04 	ldr.w	r2, [r3], #4
 8009844:	9105      	str	r1, [sp, #20]
 8009846:	2400      	movs	r4, #0
 8009848:	a902      	add	r1, sp, #8
 800984a:	6800      	ldr	r0, [r0, #0]
 800984c:	9301      	str	r3, [sp, #4]
 800984e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009850:	f000 f8aa 	bl	80099a8 <_svfiprintf_r>
 8009854:	9b02      	ldr	r3, [sp, #8]
 8009856:	701c      	strb	r4, [r3, #0]
 8009858:	b01d      	add	sp, #116	@ 0x74
 800985a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800985e:	b003      	add	sp, #12
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop
 8009864:	24000010 	.word	0x24000010
 8009868:	ffff0208 	.word	0xffff0208

0800986c <memset>:
 800986c:	4402      	add	r2, r0
 800986e:	4603      	mov	r3, r0
 8009870:	4293      	cmp	r3, r2
 8009872:	d100      	bne.n	8009876 <memset+0xa>
 8009874:	4770      	bx	lr
 8009876:	f803 1b01 	strb.w	r1, [r3], #1
 800987a:	e7f9      	b.n	8009870 <memset+0x4>

0800987c <__errno>:
 800987c:	4b01      	ldr	r3, [pc, #4]	@ (8009884 <__errno+0x8>)
 800987e:	6818      	ldr	r0, [r3, #0]
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop
 8009884:	24000010 	.word	0x24000010

08009888 <__libc_init_array>:
 8009888:	b570      	push	{r4, r5, r6, lr}
 800988a:	4d0d      	ldr	r5, [pc, #52]	@ (80098c0 <__libc_init_array+0x38>)
 800988c:	4c0d      	ldr	r4, [pc, #52]	@ (80098c4 <__libc_init_array+0x3c>)
 800988e:	1b64      	subs	r4, r4, r5
 8009890:	10a4      	asrs	r4, r4, #2
 8009892:	2600      	movs	r6, #0
 8009894:	42a6      	cmp	r6, r4
 8009896:	d109      	bne.n	80098ac <__libc_init_array+0x24>
 8009898:	4d0b      	ldr	r5, [pc, #44]	@ (80098c8 <__libc_init_array+0x40>)
 800989a:	4c0c      	ldr	r4, [pc, #48]	@ (80098cc <__libc_init_array+0x44>)
 800989c:	f000 fc64 	bl	800a168 <_init>
 80098a0:	1b64      	subs	r4, r4, r5
 80098a2:	10a4      	asrs	r4, r4, #2
 80098a4:	2600      	movs	r6, #0
 80098a6:	42a6      	cmp	r6, r4
 80098a8:	d105      	bne.n	80098b6 <__libc_init_array+0x2e>
 80098aa:	bd70      	pop	{r4, r5, r6, pc}
 80098ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80098b0:	4798      	blx	r3
 80098b2:	3601      	adds	r6, #1
 80098b4:	e7ee      	b.n	8009894 <__libc_init_array+0xc>
 80098b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80098ba:	4798      	blx	r3
 80098bc:	3601      	adds	r6, #1
 80098be:	e7f2      	b.n	80098a6 <__libc_init_array+0x1e>
 80098c0:	0800a248 	.word	0x0800a248
 80098c4:	0800a248 	.word	0x0800a248
 80098c8:	0800a248 	.word	0x0800a248
 80098cc:	0800a24c 	.word	0x0800a24c

080098d0 <__retarget_lock_acquire_recursive>:
 80098d0:	4770      	bx	lr

080098d2 <__retarget_lock_release_recursive>:
 80098d2:	4770      	bx	lr

080098d4 <memcpy>:
 80098d4:	440a      	add	r2, r1
 80098d6:	4291      	cmp	r1, r2
 80098d8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80098dc:	d100      	bne.n	80098e0 <memcpy+0xc>
 80098de:	4770      	bx	lr
 80098e0:	b510      	push	{r4, lr}
 80098e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098ea:	4291      	cmp	r1, r2
 80098ec:	d1f9      	bne.n	80098e2 <memcpy+0xe>
 80098ee:	bd10      	pop	{r4, pc}

080098f0 <__ssputs_r>:
 80098f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f4:	688e      	ldr	r6, [r1, #8]
 80098f6:	461f      	mov	r7, r3
 80098f8:	42be      	cmp	r6, r7
 80098fa:	680b      	ldr	r3, [r1, #0]
 80098fc:	4682      	mov	sl, r0
 80098fe:	460c      	mov	r4, r1
 8009900:	4690      	mov	r8, r2
 8009902:	d82d      	bhi.n	8009960 <__ssputs_r+0x70>
 8009904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009908:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800990c:	d026      	beq.n	800995c <__ssputs_r+0x6c>
 800990e:	6965      	ldr	r5, [r4, #20]
 8009910:	6909      	ldr	r1, [r1, #16]
 8009912:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009916:	eba3 0901 	sub.w	r9, r3, r1
 800991a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800991e:	1c7b      	adds	r3, r7, #1
 8009920:	444b      	add	r3, r9
 8009922:	106d      	asrs	r5, r5, #1
 8009924:	429d      	cmp	r5, r3
 8009926:	bf38      	it	cc
 8009928:	461d      	movcc	r5, r3
 800992a:	0553      	lsls	r3, r2, #21
 800992c:	d527      	bpl.n	800997e <__ssputs_r+0x8e>
 800992e:	4629      	mov	r1, r5
 8009930:	f000 f958 	bl	8009be4 <_malloc_r>
 8009934:	4606      	mov	r6, r0
 8009936:	b360      	cbz	r0, 8009992 <__ssputs_r+0xa2>
 8009938:	6921      	ldr	r1, [r4, #16]
 800993a:	464a      	mov	r2, r9
 800993c:	f7ff ffca 	bl	80098d4 <memcpy>
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800994a:	81a3      	strh	r3, [r4, #12]
 800994c:	6126      	str	r6, [r4, #16]
 800994e:	6165      	str	r5, [r4, #20]
 8009950:	444e      	add	r6, r9
 8009952:	eba5 0509 	sub.w	r5, r5, r9
 8009956:	6026      	str	r6, [r4, #0]
 8009958:	60a5      	str	r5, [r4, #8]
 800995a:	463e      	mov	r6, r7
 800995c:	42be      	cmp	r6, r7
 800995e:	d900      	bls.n	8009962 <__ssputs_r+0x72>
 8009960:	463e      	mov	r6, r7
 8009962:	6820      	ldr	r0, [r4, #0]
 8009964:	4632      	mov	r2, r6
 8009966:	4641      	mov	r1, r8
 8009968:	f000 fb82 	bl	800a070 <memmove>
 800996c:	68a3      	ldr	r3, [r4, #8]
 800996e:	1b9b      	subs	r3, r3, r6
 8009970:	60a3      	str	r3, [r4, #8]
 8009972:	6823      	ldr	r3, [r4, #0]
 8009974:	4433      	add	r3, r6
 8009976:	6023      	str	r3, [r4, #0]
 8009978:	2000      	movs	r0, #0
 800997a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800997e:	462a      	mov	r2, r5
 8009980:	f000 fb48 	bl	800a014 <_realloc_r>
 8009984:	4606      	mov	r6, r0
 8009986:	2800      	cmp	r0, #0
 8009988:	d1e0      	bne.n	800994c <__ssputs_r+0x5c>
 800998a:	6921      	ldr	r1, [r4, #16]
 800998c:	4650      	mov	r0, sl
 800998e:	f000 fb99 	bl	800a0c4 <_free_r>
 8009992:	230c      	movs	r3, #12
 8009994:	f8ca 3000 	str.w	r3, [sl]
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800999e:	81a3      	strh	r3, [r4, #12]
 80099a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099a4:	e7e9      	b.n	800997a <__ssputs_r+0x8a>
	...

080099a8 <_svfiprintf_r>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	4698      	mov	r8, r3
 80099ae:	898b      	ldrh	r3, [r1, #12]
 80099b0:	061b      	lsls	r3, r3, #24
 80099b2:	b09d      	sub	sp, #116	@ 0x74
 80099b4:	4607      	mov	r7, r0
 80099b6:	460d      	mov	r5, r1
 80099b8:	4614      	mov	r4, r2
 80099ba:	d510      	bpl.n	80099de <_svfiprintf_r+0x36>
 80099bc:	690b      	ldr	r3, [r1, #16]
 80099be:	b973      	cbnz	r3, 80099de <_svfiprintf_r+0x36>
 80099c0:	2140      	movs	r1, #64	@ 0x40
 80099c2:	f000 f90f 	bl	8009be4 <_malloc_r>
 80099c6:	6028      	str	r0, [r5, #0]
 80099c8:	6128      	str	r0, [r5, #16]
 80099ca:	b930      	cbnz	r0, 80099da <_svfiprintf_r+0x32>
 80099cc:	230c      	movs	r3, #12
 80099ce:	603b      	str	r3, [r7, #0]
 80099d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099d4:	b01d      	add	sp, #116	@ 0x74
 80099d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099da:	2340      	movs	r3, #64	@ 0x40
 80099dc:	616b      	str	r3, [r5, #20]
 80099de:	2300      	movs	r3, #0
 80099e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80099e2:	2320      	movs	r3, #32
 80099e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80099e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80099ec:	2330      	movs	r3, #48	@ 0x30
 80099ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009b8c <_svfiprintf_r+0x1e4>
 80099f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099f6:	f04f 0901 	mov.w	r9, #1
 80099fa:	4623      	mov	r3, r4
 80099fc:	469a      	mov	sl, r3
 80099fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a02:	b10a      	cbz	r2, 8009a08 <_svfiprintf_r+0x60>
 8009a04:	2a25      	cmp	r2, #37	@ 0x25
 8009a06:	d1f9      	bne.n	80099fc <_svfiprintf_r+0x54>
 8009a08:	ebba 0b04 	subs.w	fp, sl, r4
 8009a0c:	d00b      	beq.n	8009a26 <_svfiprintf_r+0x7e>
 8009a0e:	465b      	mov	r3, fp
 8009a10:	4622      	mov	r2, r4
 8009a12:	4629      	mov	r1, r5
 8009a14:	4638      	mov	r0, r7
 8009a16:	f7ff ff6b 	bl	80098f0 <__ssputs_r>
 8009a1a:	3001      	adds	r0, #1
 8009a1c:	f000 80a7 	beq.w	8009b6e <_svfiprintf_r+0x1c6>
 8009a20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a22:	445a      	add	r2, fp
 8009a24:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a26:	f89a 3000 	ldrb.w	r3, [sl]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	f000 809f 	beq.w	8009b6e <_svfiprintf_r+0x1c6>
 8009a30:	2300      	movs	r3, #0
 8009a32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a3a:	f10a 0a01 	add.w	sl, sl, #1
 8009a3e:	9304      	str	r3, [sp, #16]
 8009a40:	9307      	str	r3, [sp, #28]
 8009a42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a46:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a48:	4654      	mov	r4, sl
 8009a4a:	2205      	movs	r2, #5
 8009a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a50:	484e      	ldr	r0, [pc, #312]	@ (8009b8c <_svfiprintf_r+0x1e4>)
 8009a52:	f7f6 fc5d 	bl	8000310 <memchr>
 8009a56:	9a04      	ldr	r2, [sp, #16]
 8009a58:	b9d8      	cbnz	r0, 8009a92 <_svfiprintf_r+0xea>
 8009a5a:	06d0      	lsls	r0, r2, #27
 8009a5c:	bf44      	itt	mi
 8009a5e:	2320      	movmi	r3, #32
 8009a60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a64:	0711      	lsls	r1, r2, #28
 8009a66:	bf44      	itt	mi
 8009a68:	232b      	movmi	r3, #43	@ 0x2b
 8009a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a6e:	f89a 3000 	ldrb.w	r3, [sl]
 8009a72:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a74:	d015      	beq.n	8009aa2 <_svfiprintf_r+0xfa>
 8009a76:	9a07      	ldr	r2, [sp, #28]
 8009a78:	4654      	mov	r4, sl
 8009a7a:	2000      	movs	r0, #0
 8009a7c:	f04f 0c0a 	mov.w	ip, #10
 8009a80:	4621      	mov	r1, r4
 8009a82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a86:	3b30      	subs	r3, #48	@ 0x30
 8009a88:	2b09      	cmp	r3, #9
 8009a8a:	d94b      	bls.n	8009b24 <_svfiprintf_r+0x17c>
 8009a8c:	b1b0      	cbz	r0, 8009abc <_svfiprintf_r+0x114>
 8009a8e:	9207      	str	r2, [sp, #28]
 8009a90:	e014      	b.n	8009abc <_svfiprintf_r+0x114>
 8009a92:	eba0 0308 	sub.w	r3, r0, r8
 8009a96:	fa09 f303 	lsl.w	r3, r9, r3
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	9304      	str	r3, [sp, #16]
 8009a9e:	46a2      	mov	sl, r4
 8009aa0:	e7d2      	b.n	8009a48 <_svfiprintf_r+0xa0>
 8009aa2:	9b03      	ldr	r3, [sp, #12]
 8009aa4:	1d19      	adds	r1, r3, #4
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	9103      	str	r1, [sp, #12]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	bfbb      	ittet	lt
 8009aae:	425b      	neglt	r3, r3
 8009ab0:	f042 0202 	orrlt.w	r2, r2, #2
 8009ab4:	9307      	strge	r3, [sp, #28]
 8009ab6:	9307      	strlt	r3, [sp, #28]
 8009ab8:	bfb8      	it	lt
 8009aba:	9204      	strlt	r2, [sp, #16]
 8009abc:	7823      	ldrb	r3, [r4, #0]
 8009abe:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ac0:	d10a      	bne.n	8009ad8 <_svfiprintf_r+0x130>
 8009ac2:	7863      	ldrb	r3, [r4, #1]
 8009ac4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ac6:	d132      	bne.n	8009b2e <_svfiprintf_r+0x186>
 8009ac8:	9b03      	ldr	r3, [sp, #12]
 8009aca:	1d1a      	adds	r2, r3, #4
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	9203      	str	r2, [sp, #12]
 8009ad0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ad4:	3402      	adds	r4, #2
 8009ad6:	9305      	str	r3, [sp, #20]
 8009ad8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009b9c <_svfiprintf_r+0x1f4>
 8009adc:	7821      	ldrb	r1, [r4, #0]
 8009ade:	2203      	movs	r2, #3
 8009ae0:	4650      	mov	r0, sl
 8009ae2:	f7f6 fc15 	bl	8000310 <memchr>
 8009ae6:	b138      	cbz	r0, 8009af8 <_svfiprintf_r+0x150>
 8009ae8:	9b04      	ldr	r3, [sp, #16]
 8009aea:	eba0 000a 	sub.w	r0, r0, sl
 8009aee:	2240      	movs	r2, #64	@ 0x40
 8009af0:	4082      	lsls	r2, r0
 8009af2:	4313      	orrs	r3, r2
 8009af4:	3401      	adds	r4, #1
 8009af6:	9304      	str	r3, [sp, #16]
 8009af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009afc:	4824      	ldr	r0, [pc, #144]	@ (8009b90 <_svfiprintf_r+0x1e8>)
 8009afe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b02:	2206      	movs	r2, #6
 8009b04:	f7f6 fc04 	bl	8000310 <memchr>
 8009b08:	2800      	cmp	r0, #0
 8009b0a:	d036      	beq.n	8009b7a <_svfiprintf_r+0x1d2>
 8009b0c:	4b21      	ldr	r3, [pc, #132]	@ (8009b94 <_svfiprintf_r+0x1ec>)
 8009b0e:	bb1b      	cbnz	r3, 8009b58 <_svfiprintf_r+0x1b0>
 8009b10:	9b03      	ldr	r3, [sp, #12]
 8009b12:	3307      	adds	r3, #7
 8009b14:	f023 0307 	bic.w	r3, r3, #7
 8009b18:	3308      	adds	r3, #8
 8009b1a:	9303      	str	r3, [sp, #12]
 8009b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b1e:	4433      	add	r3, r6
 8009b20:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b22:	e76a      	b.n	80099fa <_svfiprintf_r+0x52>
 8009b24:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b28:	460c      	mov	r4, r1
 8009b2a:	2001      	movs	r0, #1
 8009b2c:	e7a8      	b.n	8009a80 <_svfiprintf_r+0xd8>
 8009b2e:	2300      	movs	r3, #0
 8009b30:	3401      	adds	r4, #1
 8009b32:	9305      	str	r3, [sp, #20]
 8009b34:	4619      	mov	r1, r3
 8009b36:	f04f 0c0a 	mov.w	ip, #10
 8009b3a:	4620      	mov	r0, r4
 8009b3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b40:	3a30      	subs	r2, #48	@ 0x30
 8009b42:	2a09      	cmp	r2, #9
 8009b44:	d903      	bls.n	8009b4e <_svfiprintf_r+0x1a6>
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d0c6      	beq.n	8009ad8 <_svfiprintf_r+0x130>
 8009b4a:	9105      	str	r1, [sp, #20]
 8009b4c:	e7c4      	b.n	8009ad8 <_svfiprintf_r+0x130>
 8009b4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b52:	4604      	mov	r4, r0
 8009b54:	2301      	movs	r3, #1
 8009b56:	e7f0      	b.n	8009b3a <_svfiprintf_r+0x192>
 8009b58:	ab03      	add	r3, sp, #12
 8009b5a:	9300      	str	r3, [sp, #0]
 8009b5c:	462a      	mov	r2, r5
 8009b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8009b98 <_svfiprintf_r+0x1f0>)
 8009b60:	a904      	add	r1, sp, #16
 8009b62:	4638      	mov	r0, r7
 8009b64:	f3af 8000 	nop.w
 8009b68:	1c42      	adds	r2, r0, #1
 8009b6a:	4606      	mov	r6, r0
 8009b6c:	d1d6      	bne.n	8009b1c <_svfiprintf_r+0x174>
 8009b6e:	89ab      	ldrh	r3, [r5, #12]
 8009b70:	065b      	lsls	r3, r3, #25
 8009b72:	f53f af2d 	bmi.w	80099d0 <_svfiprintf_r+0x28>
 8009b76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b78:	e72c      	b.n	80099d4 <_svfiprintf_r+0x2c>
 8009b7a:	ab03      	add	r3, sp, #12
 8009b7c:	9300      	str	r3, [sp, #0]
 8009b7e:	462a      	mov	r2, r5
 8009b80:	4b05      	ldr	r3, [pc, #20]	@ (8009b98 <_svfiprintf_r+0x1f0>)
 8009b82:	a904      	add	r1, sp, #16
 8009b84:	4638      	mov	r0, r7
 8009b86:	f000 f91b 	bl	8009dc0 <_printf_i>
 8009b8a:	e7ed      	b.n	8009b68 <_svfiprintf_r+0x1c0>
 8009b8c:	0800a20c 	.word	0x0800a20c
 8009b90:	0800a216 	.word	0x0800a216
 8009b94:	00000000 	.word	0x00000000
 8009b98:	080098f1 	.word	0x080098f1
 8009b9c:	0800a212 	.word	0x0800a212

08009ba0 <sbrk_aligned>:
 8009ba0:	b570      	push	{r4, r5, r6, lr}
 8009ba2:	4e0f      	ldr	r6, [pc, #60]	@ (8009be0 <sbrk_aligned+0x40>)
 8009ba4:	460c      	mov	r4, r1
 8009ba6:	6831      	ldr	r1, [r6, #0]
 8009ba8:	4605      	mov	r5, r0
 8009baa:	b911      	cbnz	r1, 8009bb2 <sbrk_aligned+0x12>
 8009bac:	f000 fa7a 	bl	800a0a4 <_sbrk_r>
 8009bb0:	6030      	str	r0, [r6, #0]
 8009bb2:	4621      	mov	r1, r4
 8009bb4:	4628      	mov	r0, r5
 8009bb6:	f000 fa75 	bl	800a0a4 <_sbrk_r>
 8009bba:	1c43      	adds	r3, r0, #1
 8009bbc:	d103      	bne.n	8009bc6 <sbrk_aligned+0x26>
 8009bbe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	bd70      	pop	{r4, r5, r6, pc}
 8009bc6:	1cc4      	adds	r4, r0, #3
 8009bc8:	f024 0403 	bic.w	r4, r4, #3
 8009bcc:	42a0      	cmp	r0, r4
 8009bce:	d0f8      	beq.n	8009bc2 <sbrk_aligned+0x22>
 8009bd0:	1a21      	subs	r1, r4, r0
 8009bd2:	4628      	mov	r0, r5
 8009bd4:	f000 fa66 	bl	800a0a4 <_sbrk_r>
 8009bd8:	3001      	adds	r0, #1
 8009bda:	d1f2      	bne.n	8009bc2 <sbrk_aligned+0x22>
 8009bdc:	e7ef      	b.n	8009bbe <sbrk_aligned+0x1e>
 8009bde:	bf00      	nop
 8009be0:	240004d4 	.word	0x240004d4

08009be4 <_malloc_r>:
 8009be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009be8:	1ccd      	adds	r5, r1, #3
 8009bea:	f025 0503 	bic.w	r5, r5, #3
 8009bee:	3508      	adds	r5, #8
 8009bf0:	2d0c      	cmp	r5, #12
 8009bf2:	bf38      	it	cc
 8009bf4:	250c      	movcc	r5, #12
 8009bf6:	2d00      	cmp	r5, #0
 8009bf8:	4606      	mov	r6, r0
 8009bfa:	db01      	blt.n	8009c00 <_malloc_r+0x1c>
 8009bfc:	42a9      	cmp	r1, r5
 8009bfe:	d904      	bls.n	8009c0a <_malloc_r+0x26>
 8009c00:	230c      	movs	r3, #12
 8009c02:	6033      	str	r3, [r6, #0]
 8009c04:	2000      	movs	r0, #0
 8009c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ce0 <_malloc_r+0xfc>
 8009c0e:	f000 f9f5 	bl	8009ffc <__malloc_lock>
 8009c12:	f8d8 3000 	ldr.w	r3, [r8]
 8009c16:	461c      	mov	r4, r3
 8009c18:	bb44      	cbnz	r4, 8009c6c <_malloc_r+0x88>
 8009c1a:	4629      	mov	r1, r5
 8009c1c:	4630      	mov	r0, r6
 8009c1e:	f7ff ffbf 	bl	8009ba0 <sbrk_aligned>
 8009c22:	1c43      	adds	r3, r0, #1
 8009c24:	4604      	mov	r4, r0
 8009c26:	d158      	bne.n	8009cda <_malloc_r+0xf6>
 8009c28:	f8d8 4000 	ldr.w	r4, [r8]
 8009c2c:	4627      	mov	r7, r4
 8009c2e:	2f00      	cmp	r7, #0
 8009c30:	d143      	bne.n	8009cba <_malloc_r+0xd6>
 8009c32:	2c00      	cmp	r4, #0
 8009c34:	d04b      	beq.n	8009cce <_malloc_r+0xea>
 8009c36:	6823      	ldr	r3, [r4, #0]
 8009c38:	4639      	mov	r1, r7
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	eb04 0903 	add.w	r9, r4, r3
 8009c40:	f000 fa30 	bl	800a0a4 <_sbrk_r>
 8009c44:	4581      	cmp	r9, r0
 8009c46:	d142      	bne.n	8009cce <_malloc_r+0xea>
 8009c48:	6821      	ldr	r1, [r4, #0]
 8009c4a:	1a6d      	subs	r5, r5, r1
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4630      	mov	r0, r6
 8009c50:	f7ff ffa6 	bl	8009ba0 <sbrk_aligned>
 8009c54:	3001      	adds	r0, #1
 8009c56:	d03a      	beq.n	8009cce <_malloc_r+0xea>
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	442b      	add	r3, r5
 8009c5c:	6023      	str	r3, [r4, #0]
 8009c5e:	f8d8 3000 	ldr.w	r3, [r8]
 8009c62:	685a      	ldr	r2, [r3, #4]
 8009c64:	bb62      	cbnz	r2, 8009cc0 <_malloc_r+0xdc>
 8009c66:	f8c8 7000 	str.w	r7, [r8]
 8009c6a:	e00f      	b.n	8009c8c <_malloc_r+0xa8>
 8009c6c:	6822      	ldr	r2, [r4, #0]
 8009c6e:	1b52      	subs	r2, r2, r5
 8009c70:	d420      	bmi.n	8009cb4 <_malloc_r+0xd0>
 8009c72:	2a0b      	cmp	r2, #11
 8009c74:	d917      	bls.n	8009ca6 <_malloc_r+0xc2>
 8009c76:	1961      	adds	r1, r4, r5
 8009c78:	42a3      	cmp	r3, r4
 8009c7a:	6025      	str	r5, [r4, #0]
 8009c7c:	bf18      	it	ne
 8009c7e:	6059      	strne	r1, [r3, #4]
 8009c80:	6863      	ldr	r3, [r4, #4]
 8009c82:	bf08      	it	eq
 8009c84:	f8c8 1000 	streq.w	r1, [r8]
 8009c88:	5162      	str	r2, [r4, r5]
 8009c8a:	604b      	str	r3, [r1, #4]
 8009c8c:	4630      	mov	r0, r6
 8009c8e:	f000 f9bb 	bl	800a008 <__malloc_unlock>
 8009c92:	f104 000b 	add.w	r0, r4, #11
 8009c96:	1d23      	adds	r3, r4, #4
 8009c98:	f020 0007 	bic.w	r0, r0, #7
 8009c9c:	1ac2      	subs	r2, r0, r3
 8009c9e:	bf1c      	itt	ne
 8009ca0:	1a1b      	subne	r3, r3, r0
 8009ca2:	50a3      	strne	r3, [r4, r2]
 8009ca4:	e7af      	b.n	8009c06 <_malloc_r+0x22>
 8009ca6:	6862      	ldr	r2, [r4, #4]
 8009ca8:	42a3      	cmp	r3, r4
 8009caa:	bf0c      	ite	eq
 8009cac:	f8c8 2000 	streq.w	r2, [r8]
 8009cb0:	605a      	strne	r2, [r3, #4]
 8009cb2:	e7eb      	b.n	8009c8c <_malloc_r+0xa8>
 8009cb4:	4623      	mov	r3, r4
 8009cb6:	6864      	ldr	r4, [r4, #4]
 8009cb8:	e7ae      	b.n	8009c18 <_malloc_r+0x34>
 8009cba:	463c      	mov	r4, r7
 8009cbc:	687f      	ldr	r7, [r7, #4]
 8009cbe:	e7b6      	b.n	8009c2e <_malloc_r+0x4a>
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	42a3      	cmp	r3, r4
 8009cc6:	d1fb      	bne.n	8009cc0 <_malloc_r+0xdc>
 8009cc8:	2300      	movs	r3, #0
 8009cca:	6053      	str	r3, [r2, #4]
 8009ccc:	e7de      	b.n	8009c8c <_malloc_r+0xa8>
 8009cce:	230c      	movs	r3, #12
 8009cd0:	6033      	str	r3, [r6, #0]
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	f000 f998 	bl	800a008 <__malloc_unlock>
 8009cd8:	e794      	b.n	8009c04 <_malloc_r+0x20>
 8009cda:	6005      	str	r5, [r0, #0]
 8009cdc:	e7d6      	b.n	8009c8c <_malloc_r+0xa8>
 8009cde:	bf00      	nop
 8009ce0:	240004d8 	.word	0x240004d8

08009ce4 <_printf_common>:
 8009ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ce8:	4616      	mov	r6, r2
 8009cea:	4698      	mov	r8, r3
 8009cec:	688a      	ldr	r2, [r1, #8]
 8009cee:	690b      	ldr	r3, [r1, #16]
 8009cf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	bfb8      	it	lt
 8009cf8:	4613      	movlt	r3, r2
 8009cfa:	6033      	str	r3, [r6, #0]
 8009cfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d00:	4607      	mov	r7, r0
 8009d02:	460c      	mov	r4, r1
 8009d04:	b10a      	cbz	r2, 8009d0a <_printf_common+0x26>
 8009d06:	3301      	adds	r3, #1
 8009d08:	6033      	str	r3, [r6, #0]
 8009d0a:	6823      	ldr	r3, [r4, #0]
 8009d0c:	0699      	lsls	r1, r3, #26
 8009d0e:	bf42      	ittt	mi
 8009d10:	6833      	ldrmi	r3, [r6, #0]
 8009d12:	3302      	addmi	r3, #2
 8009d14:	6033      	strmi	r3, [r6, #0]
 8009d16:	6825      	ldr	r5, [r4, #0]
 8009d18:	f015 0506 	ands.w	r5, r5, #6
 8009d1c:	d106      	bne.n	8009d2c <_printf_common+0x48>
 8009d1e:	f104 0a19 	add.w	sl, r4, #25
 8009d22:	68e3      	ldr	r3, [r4, #12]
 8009d24:	6832      	ldr	r2, [r6, #0]
 8009d26:	1a9b      	subs	r3, r3, r2
 8009d28:	42ab      	cmp	r3, r5
 8009d2a:	dc26      	bgt.n	8009d7a <_printf_common+0x96>
 8009d2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d30:	6822      	ldr	r2, [r4, #0]
 8009d32:	3b00      	subs	r3, #0
 8009d34:	bf18      	it	ne
 8009d36:	2301      	movne	r3, #1
 8009d38:	0692      	lsls	r2, r2, #26
 8009d3a:	d42b      	bmi.n	8009d94 <_printf_common+0xb0>
 8009d3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009d40:	4641      	mov	r1, r8
 8009d42:	4638      	mov	r0, r7
 8009d44:	47c8      	blx	r9
 8009d46:	3001      	adds	r0, #1
 8009d48:	d01e      	beq.n	8009d88 <_printf_common+0xa4>
 8009d4a:	6823      	ldr	r3, [r4, #0]
 8009d4c:	6922      	ldr	r2, [r4, #16]
 8009d4e:	f003 0306 	and.w	r3, r3, #6
 8009d52:	2b04      	cmp	r3, #4
 8009d54:	bf02      	ittt	eq
 8009d56:	68e5      	ldreq	r5, [r4, #12]
 8009d58:	6833      	ldreq	r3, [r6, #0]
 8009d5a:	1aed      	subeq	r5, r5, r3
 8009d5c:	68a3      	ldr	r3, [r4, #8]
 8009d5e:	bf0c      	ite	eq
 8009d60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d64:	2500      	movne	r5, #0
 8009d66:	4293      	cmp	r3, r2
 8009d68:	bfc4      	itt	gt
 8009d6a:	1a9b      	subgt	r3, r3, r2
 8009d6c:	18ed      	addgt	r5, r5, r3
 8009d6e:	2600      	movs	r6, #0
 8009d70:	341a      	adds	r4, #26
 8009d72:	42b5      	cmp	r5, r6
 8009d74:	d11a      	bne.n	8009dac <_printf_common+0xc8>
 8009d76:	2000      	movs	r0, #0
 8009d78:	e008      	b.n	8009d8c <_printf_common+0xa8>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	4652      	mov	r2, sl
 8009d7e:	4641      	mov	r1, r8
 8009d80:	4638      	mov	r0, r7
 8009d82:	47c8      	blx	r9
 8009d84:	3001      	adds	r0, #1
 8009d86:	d103      	bne.n	8009d90 <_printf_common+0xac>
 8009d88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d90:	3501      	adds	r5, #1
 8009d92:	e7c6      	b.n	8009d22 <_printf_common+0x3e>
 8009d94:	18e1      	adds	r1, r4, r3
 8009d96:	1c5a      	adds	r2, r3, #1
 8009d98:	2030      	movs	r0, #48	@ 0x30
 8009d9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d9e:	4422      	add	r2, r4
 8009da0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009da4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009da8:	3302      	adds	r3, #2
 8009daa:	e7c7      	b.n	8009d3c <_printf_common+0x58>
 8009dac:	2301      	movs	r3, #1
 8009dae:	4622      	mov	r2, r4
 8009db0:	4641      	mov	r1, r8
 8009db2:	4638      	mov	r0, r7
 8009db4:	47c8      	blx	r9
 8009db6:	3001      	adds	r0, #1
 8009db8:	d0e6      	beq.n	8009d88 <_printf_common+0xa4>
 8009dba:	3601      	adds	r6, #1
 8009dbc:	e7d9      	b.n	8009d72 <_printf_common+0x8e>
	...

08009dc0 <_printf_i>:
 8009dc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009dc4:	7e0f      	ldrb	r7, [r1, #24]
 8009dc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009dc8:	2f78      	cmp	r7, #120	@ 0x78
 8009dca:	4691      	mov	r9, r2
 8009dcc:	4680      	mov	r8, r0
 8009dce:	460c      	mov	r4, r1
 8009dd0:	469a      	mov	sl, r3
 8009dd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009dd6:	d807      	bhi.n	8009de8 <_printf_i+0x28>
 8009dd8:	2f62      	cmp	r7, #98	@ 0x62
 8009dda:	d80a      	bhi.n	8009df2 <_printf_i+0x32>
 8009ddc:	2f00      	cmp	r7, #0
 8009dde:	f000 80d1 	beq.w	8009f84 <_printf_i+0x1c4>
 8009de2:	2f58      	cmp	r7, #88	@ 0x58
 8009de4:	f000 80b8 	beq.w	8009f58 <_printf_i+0x198>
 8009de8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009dec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009df0:	e03a      	b.n	8009e68 <_printf_i+0xa8>
 8009df2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009df6:	2b15      	cmp	r3, #21
 8009df8:	d8f6      	bhi.n	8009de8 <_printf_i+0x28>
 8009dfa:	a101      	add	r1, pc, #4	@ (adr r1, 8009e00 <_printf_i+0x40>)
 8009dfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e00:	08009e59 	.word	0x08009e59
 8009e04:	08009e6d 	.word	0x08009e6d
 8009e08:	08009de9 	.word	0x08009de9
 8009e0c:	08009de9 	.word	0x08009de9
 8009e10:	08009de9 	.word	0x08009de9
 8009e14:	08009de9 	.word	0x08009de9
 8009e18:	08009e6d 	.word	0x08009e6d
 8009e1c:	08009de9 	.word	0x08009de9
 8009e20:	08009de9 	.word	0x08009de9
 8009e24:	08009de9 	.word	0x08009de9
 8009e28:	08009de9 	.word	0x08009de9
 8009e2c:	08009f6b 	.word	0x08009f6b
 8009e30:	08009e97 	.word	0x08009e97
 8009e34:	08009f25 	.word	0x08009f25
 8009e38:	08009de9 	.word	0x08009de9
 8009e3c:	08009de9 	.word	0x08009de9
 8009e40:	08009f8d 	.word	0x08009f8d
 8009e44:	08009de9 	.word	0x08009de9
 8009e48:	08009e97 	.word	0x08009e97
 8009e4c:	08009de9 	.word	0x08009de9
 8009e50:	08009de9 	.word	0x08009de9
 8009e54:	08009f2d 	.word	0x08009f2d
 8009e58:	6833      	ldr	r3, [r6, #0]
 8009e5a:	1d1a      	adds	r2, r3, #4
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	6032      	str	r2, [r6, #0]
 8009e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e09c      	b.n	8009fa6 <_printf_i+0x1e6>
 8009e6c:	6833      	ldr	r3, [r6, #0]
 8009e6e:	6820      	ldr	r0, [r4, #0]
 8009e70:	1d19      	adds	r1, r3, #4
 8009e72:	6031      	str	r1, [r6, #0]
 8009e74:	0606      	lsls	r6, r0, #24
 8009e76:	d501      	bpl.n	8009e7c <_printf_i+0xbc>
 8009e78:	681d      	ldr	r5, [r3, #0]
 8009e7a:	e003      	b.n	8009e84 <_printf_i+0xc4>
 8009e7c:	0645      	lsls	r5, r0, #25
 8009e7e:	d5fb      	bpl.n	8009e78 <_printf_i+0xb8>
 8009e80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e84:	2d00      	cmp	r5, #0
 8009e86:	da03      	bge.n	8009e90 <_printf_i+0xd0>
 8009e88:	232d      	movs	r3, #45	@ 0x2d
 8009e8a:	426d      	negs	r5, r5
 8009e8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e90:	4858      	ldr	r0, [pc, #352]	@ (8009ff4 <_printf_i+0x234>)
 8009e92:	230a      	movs	r3, #10
 8009e94:	e011      	b.n	8009eba <_printf_i+0xfa>
 8009e96:	6821      	ldr	r1, [r4, #0]
 8009e98:	6833      	ldr	r3, [r6, #0]
 8009e9a:	0608      	lsls	r0, r1, #24
 8009e9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ea0:	d402      	bmi.n	8009ea8 <_printf_i+0xe8>
 8009ea2:	0649      	lsls	r1, r1, #25
 8009ea4:	bf48      	it	mi
 8009ea6:	b2ad      	uxthmi	r5, r5
 8009ea8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009eaa:	4852      	ldr	r0, [pc, #328]	@ (8009ff4 <_printf_i+0x234>)
 8009eac:	6033      	str	r3, [r6, #0]
 8009eae:	bf14      	ite	ne
 8009eb0:	230a      	movne	r3, #10
 8009eb2:	2308      	moveq	r3, #8
 8009eb4:	2100      	movs	r1, #0
 8009eb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009eba:	6866      	ldr	r6, [r4, #4]
 8009ebc:	60a6      	str	r6, [r4, #8]
 8009ebe:	2e00      	cmp	r6, #0
 8009ec0:	db05      	blt.n	8009ece <_printf_i+0x10e>
 8009ec2:	6821      	ldr	r1, [r4, #0]
 8009ec4:	432e      	orrs	r6, r5
 8009ec6:	f021 0104 	bic.w	r1, r1, #4
 8009eca:	6021      	str	r1, [r4, #0]
 8009ecc:	d04b      	beq.n	8009f66 <_printf_i+0x1a6>
 8009ece:	4616      	mov	r6, r2
 8009ed0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ed4:	fb03 5711 	mls	r7, r3, r1, r5
 8009ed8:	5dc7      	ldrb	r7, [r0, r7]
 8009eda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ede:	462f      	mov	r7, r5
 8009ee0:	42bb      	cmp	r3, r7
 8009ee2:	460d      	mov	r5, r1
 8009ee4:	d9f4      	bls.n	8009ed0 <_printf_i+0x110>
 8009ee6:	2b08      	cmp	r3, #8
 8009ee8:	d10b      	bne.n	8009f02 <_printf_i+0x142>
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	07df      	lsls	r7, r3, #31
 8009eee:	d508      	bpl.n	8009f02 <_printf_i+0x142>
 8009ef0:	6923      	ldr	r3, [r4, #16]
 8009ef2:	6861      	ldr	r1, [r4, #4]
 8009ef4:	4299      	cmp	r1, r3
 8009ef6:	bfde      	ittt	le
 8009ef8:	2330      	movle	r3, #48	@ 0x30
 8009efa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009efe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009f02:	1b92      	subs	r2, r2, r6
 8009f04:	6122      	str	r2, [r4, #16]
 8009f06:	f8cd a000 	str.w	sl, [sp]
 8009f0a:	464b      	mov	r3, r9
 8009f0c:	aa03      	add	r2, sp, #12
 8009f0e:	4621      	mov	r1, r4
 8009f10:	4640      	mov	r0, r8
 8009f12:	f7ff fee7 	bl	8009ce4 <_printf_common>
 8009f16:	3001      	adds	r0, #1
 8009f18:	d14a      	bne.n	8009fb0 <_printf_i+0x1f0>
 8009f1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f1e:	b004      	add	sp, #16
 8009f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f24:	6823      	ldr	r3, [r4, #0]
 8009f26:	f043 0320 	orr.w	r3, r3, #32
 8009f2a:	6023      	str	r3, [r4, #0]
 8009f2c:	4832      	ldr	r0, [pc, #200]	@ (8009ff8 <_printf_i+0x238>)
 8009f2e:	2778      	movs	r7, #120	@ 0x78
 8009f30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f34:	6823      	ldr	r3, [r4, #0]
 8009f36:	6831      	ldr	r1, [r6, #0]
 8009f38:	061f      	lsls	r7, r3, #24
 8009f3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009f3e:	d402      	bmi.n	8009f46 <_printf_i+0x186>
 8009f40:	065f      	lsls	r7, r3, #25
 8009f42:	bf48      	it	mi
 8009f44:	b2ad      	uxthmi	r5, r5
 8009f46:	6031      	str	r1, [r6, #0]
 8009f48:	07d9      	lsls	r1, r3, #31
 8009f4a:	bf44      	itt	mi
 8009f4c:	f043 0320 	orrmi.w	r3, r3, #32
 8009f50:	6023      	strmi	r3, [r4, #0]
 8009f52:	b11d      	cbz	r5, 8009f5c <_printf_i+0x19c>
 8009f54:	2310      	movs	r3, #16
 8009f56:	e7ad      	b.n	8009eb4 <_printf_i+0xf4>
 8009f58:	4826      	ldr	r0, [pc, #152]	@ (8009ff4 <_printf_i+0x234>)
 8009f5a:	e7e9      	b.n	8009f30 <_printf_i+0x170>
 8009f5c:	6823      	ldr	r3, [r4, #0]
 8009f5e:	f023 0320 	bic.w	r3, r3, #32
 8009f62:	6023      	str	r3, [r4, #0]
 8009f64:	e7f6      	b.n	8009f54 <_printf_i+0x194>
 8009f66:	4616      	mov	r6, r2
 8009f68:	e7bd      	b.n	8009ee6 <_printf_i+0x126>
 8009f6a:	6833      	ldr	r3, [r6, #0]
 8009f6c:	6825      	ldr	r5, [r4, #0]
 8009f6e:	6961      	ldr	r1, [r4, #20]
 8009f70:	1d18      	adds	r0, r3, #4
 8009f72:	6030      	str	r0, [r6, #0]
 8009f74:	062e      	lsls	r6, r5, #24
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	d501      	bpl.n	8009f7e <_printf_i+0x1be>
 8009f7a:	6019      	str	r1, [r3, #0]
 8009f7c:	e002      	b.n	8009f84 <_printf_i+0x1c4>
 8009f7e:	0668      	lsls	r0, r5, #25
 8009f80:	d5fb      	bpl.n	8009f7a <_printf_i+0x1ba>
 8009f82:	8019      	strh	r1, [r3, #0]
 8009f84:	2300      	movs	r3, #0
 8009f86:	6123      	str	r3, [r4, #16]
 8009f88:	4616      	mov	r6, r2
 8009f8a:	e7bc      	b.n	8009f06 <_printf_i+0x146>
 8009f8c:	6833      	ldr	r3, [r6, #0]
 8009f8e:	1d1a      	adds	r2, r3, #4
 8009f90:	6032      	str	r2, [r6, #0]
 8009f92:	681e      	ldr	r6, [r3, #0]
 8009f94:	6862      	ldr	r2, [r4, #4]
 8009f96:	2100      	movs	r1, #0
 8009f98:	4630      	mov	r0, r6
 8009f9a:	f7f6 f9b9 	bl	8000310 <memchr>
 8009f9e:	b108      	cbz	r0, 8009fa4 <_printf_i+0x1e4>
 8009fa0:	1b80      	subs	r0, r0, r6
 8009fa2:	6060      	str	r0, [r4, #4]
 8009fa4:	6863      	ldr	r3, [r4, #4]
 8009fa6:	6123      	str	r3, [r4, #16]
 8009fa8:	2300      	movs	r3, #0
 8009faa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fae:	e7aa      	b.n	8009f06 <_printf_i+0x146>
 8009fb0:	6923      	ldr	r3, [r4, #16]
 8009fb2:	4632      	mov	r2, r6
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	4640      	mov	r0, r8
 8009fb8:	47d0      	blx	sl
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d0ad      	beq.n	8009f1a <_printf_i+0x15a>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	079b      	lsls	r3, r3, #30
 8009fc2:	d413      	bmi.n	8009fec <_printf_i+0x22c>
 8009fc4:	68e0      	ldr	r0, [r4, #12]
 8009fc6:	9b03      	ldr	r3, [sp, #12]
 8009fc8:	4298      	cmp	r0, r3
 8009fca:	bfb8      	it	lt
 8009fcc:	4618      	movlt	r0, r3
 8009fce:	e7a6      	b.n	8009f1e <_printf_i+0x15e>
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	4632      	mov	r2, r6
 8009fd4:	4649      	mov	r1, r9
 8009fd6:	4640      	mov	r0, r8
 8009fd8:	47d0      	blx	sl
 8009fda:	3001      	adds	r0, #1
 8009fdc:	d09d      	beq.n	8009f1a <_printf_i+0x15a>
 8009fde:	3501      	adds	r5, #1
 8009fe0:	68e3      	ldr	r3, [r4, #12]
 8009fe2:	9903      	ldr	r1, [sp, #12]
 8009fe4:	1a5b      	subs	r3, r3, r1
 8009fe6:	42ab      	cmp	r3, r5
 8009fe8:	dcf2      	bgt.n	8009fd0 <_printf_i+0x210>
 8009fea:	e7eb      	b.n	8009fc4 <_printf_i+0x204>
 8009fec:	2500      	movs	r5, #0
 8009fee:	f104 0619 	add.w	r6, r4, #25
 8009ff2:	e7f5      	b.n	8009fe0 <_printf_i+0x220>
 8009ff4:	0800a21d 	.word	0x0800a21d
 8009ff8:	0800a22e 	.word	0x0800a22e

08009ffc <__malloc_lock>:
 8009ffc:	4801      	ldr	r0, [pc, #4]	@ (800a004 <__malloc_lock+0x8>)
 8009ffe:	f7ff bc67 	b.w	80098d0 <__retarget_lock_acquire_recursive>
 800a002:	bf00      	nop
 800a004:	240004d0 	.word	0x240004d0

0800a008 <__malloc_unlock>:
 800a008:	4801      	ldr	r0, [pc, #4]	@ (800a010 <__malloc_unlock+0x8>)
 800a00a:	f7ff bc62 	b.w	80098d2 <__retarget_lock_release_recursive>
 800a00e:	bf00      	nop
 800a010:	240004d0 	.word	0x240004d0

0800a014 <_realloc_r>:
 800a014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a018:	4607      	mov	r7, r0
 800a01a:	4614      	mov	r4, r2
 800a01c:	460d      	mov	r5, r1
 800a01e:	b921      	cbnz	r1, 800a02a <_realloc_r+0x16>
 800a020:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a024:	4611      	mov	r1, r2
 800a026:	f7ff bddd 	b.w	8009be4 <_malloc_r>
 800a02a:	b92a      	cbnz	r2, 800a038 <_realloc_r+0x24>
 800a02c:	f000 f84a 	bl	800a0c4 <_free_r>
 800a030:	4625      	mov	r5, r4
 800a032:	4628      	mov	r0, r5
 800a034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a038:	f000 f88e 	bl	800a158 <_malloc_usable_size_r>
 800a03c:	4284      	cmp	r4, r0
 800a03e:	4606      	mov	r6, r0
 800a040:	d802      	bhi.n	800a048 <_realloc_r+0x34>
 800a042:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a046:	d8f4      	bhi.n	800a032 <_realloc_r+0x1e>
 800a048:	4621      	mov	r1, r4
 800a04a:	4638      	mov	r0, r7
 800a04c:	f7ff fdca 	bl	8009be4 <_malloc_r>
 800a050:	4680      	mov	r8, r0
 800a052:	b908      	cbnz	r0, 800a058 <_realloc_r+0x44>
 800a054:	4645      	mov	r5, r8
 800a056:	e7ec      	b.n	800a032 <_realloc_r+0x1e>
 800a058:	42b4      	cmp	r4, r6
 800a05a:	4622      	mov	r2, r4
 800a05c:	4629      	mov	r1, r5
 800a05e:	bf28      	it	cs
 800a060:	4632      	movcs	r2, r6
 800a062:	f7ff fc37 	bl	80098d4 <memcpy>
 800a066:	4629      	mov	r1, r5
 800a068:	4638      	mov	r0, r7
 800a06a:	f000 f82b 	bl	800a0c4 <_free_r>
 800a06e:	e7f1      	b.n	800a054 <_realloc_r+0x40>

0800a070 <memmove>:
 800a070:	4288      	cmp	r0, r1
 800a072:	b510      	push	{r4, lr}
 800a074:	eb01 0402 	add.w	r4, r1, r2
 800a078:	d902      	bls.n	800a080 <memmove+0x10>
 800a07a:	4284      	cmp	r4, r0
 800a07c:	4623      	mov	r3, r4
 800a07e:	d807      	bhi.n	800a090 <memmove+0x20>
 800a080:	1e43      	subs	r3, r0, #1
 800a082:	42a1      	cmp	r1, r4
 800a084:	d008      	beq.n	800a098 <memmove+0x28>
 800a086:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a08a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a08e:	e7f8      	b.n	800a082 <memmove+0x12>
 800a090:	4402      	add	r2, r0
 800a092:	4601      	mov	r1, r0
 800a094:	428a      	cmp	r2, r1
 800a096:	d100      	bne.n	800a09a <memmove+0x2a>
 800a098:	bd10      	pop	{r4, pc}
 800a09a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a09e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0a2:	e7f7      	b.n	800a094 <memmove+0x24>

0800a0a4 <_sbrk_r>:
 800a0a4:	b538      	push	{r3, r4, r5, lr}
 800a0a6:	4d06      	ldr	r5, [pc, #24]	@ (800a0c0 <_sbrk_r+0x1c>)
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	4608      	mov	r0, r1
 800a0ae:	602b      	str	r3, [r5, #0]
 800a0b0:	f7f6 ffb8 	bl	8001024 <_sbrk>
 800a0b4:	1c43      	adds	r3, r0, #1
 800a0b6:	d102      	bne.n	800a0be <_sbrk_r+0x1a>
 800a0b8:	682b      	ldr	r3, [r5, #0]
 800a0ba:	b103      	cbz	r3, 800a0be <_sbrk_r+0x1a>
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	bd38      	pop	{r3, r4, r5, pc}
 800a0c0:	240004dc 	.word	0x240004dc

0800a0c4 <_free_r>:
 800a0c4:	b538      	push	{r3, r4, r5, lr}
 800a0c6:	4605      	mov	r5, r0
 800a0c8:	2900      	cmp	r1, #0
 800a0ca:	d041      	beq.n	800a150 <_free_r+0x8c>
 800a0cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0d0:	1f0c      	subs	r4, r1, #4
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	bfb8      	it	lt
 800a0d6:	18e4      	addlt	r4, r4, r3
 800a0d8:	f7ff ff90 	bl	8009ffc <__malloc_lock>
 800a0dc:	4a1d      	ldr	r2, [pc, #116]	@ (800a154 <_free_r+0x90>)
 800a0de:	6813      	ldr	r3, [r2, #0]
 800a0e0:	b933      	cbnz	r3, 800a0f0 <_free_r+0x2c>
 800a0e2:	6063      	str	r3, [r4, #4]
 800a0e4:	6014      	str	r4, [r2, #0]
 800a0e6:	4628      	mov	r0, r5
 800a0e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0ec:	f7ff bf8c 	b.w	800a008 <__malloc_unlock>
 800a0f0:	42a3      	cmp	r3, r4
 800a0f2:	d908      	bls.n	800a106 <_free_r+0x42>
 800a0f4:	6820      	ldr	r0, [r4, #0]
 800a0f6:	1821      	adds	r1, r4, r0
 800a0f8:	428b      	cmp	r3, r1
 800a0fa:	bf01      	itttt	eq
 800a0fc:	6819      	ldreq	r1, [r3, #0]
 800a0fe:	685b      	ldreq	r3, [r3, #4]
 800a100:	1809      	addeq	r1, r1, r0
 800a102:	6021      	streq	r1, [r4, #0]
 800a104:	e7ed      	b.n	800a0e2 <_free_r+0x1e>
 800a106:	461a      	mov	r2, r3
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	b10b      	cbz	r3, 800a110 <_free_r+0x4c>
 800a10c:	42a3      	cmp	r3, r4
 800a10e:	d9fa      	bls.n	800a106 <_free_r+0x42>
 800a110:	6811      	ldr	r1, [r2, #0]
 800a112:	1850      	adds	r0, r2, r1
 800a114:	42a0      	cmp	r0, r4
 800a116:	d10b      	bne.n	800a130 <_free_r+0x6c>
 800a118:	6820      	ldr	r0, [r4, #0]
 800a11a:	4401      	add	r1, r0
 800a11c:	1850      	adds	r0, r2, r1
 800a11e:	4283      	cmp	r3, r0
 800a120:	6011      	str	r1, [r2, #0]
 800a122:	d1e0      	bne.n	800a0e6 <_free_r+0x22>
 800a124:	6818      	ldr	r0, [r3, #0]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	6053      	str	r3, [r2, #4]
 800a12a:	4408      	add	r0, r1
 800a12c:	6010      	str	r0, [r2, #0]
 800a12e:	e7da      	b.n	800a0e6 <_free_r+0x22>
 800a130:	d902      	bls.n	800a138 <_free_r+0x74>
 800a132:	230c      	movs	r3, #12
 800a134:	602b      	str	r3, [r5, #0]
 800a136:	e7d6      	b.n	800a0e6 <_free_r+0x22>
 800a138:	6820      	ldr	r0, [r4, #0]
 800a13a:	1821      	adds	r1, r4, r0
 800a13c:	428b      	cmp	r3, r1
 800a13e:	bf04      	itt	eq
 800a140:	6819      	ldreq	r1, [r3, #0]
 800a142:	685b      	ldreq	r3, [r3, #4]
 800a144:	6063      	str	r3, [r4, #4]
 800a146:	bf04      	itt	eq
 800a148:	1809      	addeq	r1, r1, r0
 800a14a:	6021      	streq	r1, [r4, #0]
 800a14c:	6054      	str	r4, [r2, #4]
 800a14e:	e7ca      	b.n	800a0e6 <_free_r+0x22>
 800a150:	bd38      	pop	{r3, r4, r5, pc}
 800a152:	bf00      	nop
 800a154:	240004d8 	.word	0x240004d8

0800a158 <_malloc_usable_size_r>:
 800a158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a15c:	1f18      	subs	r0, r3, #4
 800a15e:	2b00      	cmp	r3, #0
 800a160:	bfbc      	itt	lt
 800a162:	580b      	ldrlt	r3, [r1, r0]
 800a164:	18c0      	addlt	r0, r0, r3
 800a166:	4770      	bx	lr

0800a168 <_init>:
 800a168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a16a:	bf00      	nop
 800a16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a16e:	bc08      	pop	{r3}
 800a170:	469e      	mov	lr, r3
 800a172:	4770      	bx	lr

0800a174 <_fini>:
 800a174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a176:	bf00      	nop
 800a178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a17a:	bc08      	pop	{r3}
 800a17c:	469e      	mov	lr, r3
 800a17e:	4770      	bx	lr
