vhdl
====

mux with 2 inputs and 1 outputs (of gereric wigth) and ctrl signal of 1 bit


To compile and simulate, go to the folder in Modelsim and run:

<code>
do compile.tcl
</code>

Status: Working! (21/11/13)
