

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2'
================================================================
* Date:           Mon May 27 13:33:48 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len = alloca i32 1"   --->   Operation 7 'alloca' 'paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln94_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln94"   --->   Operation 8 'read' 'zext_ln94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln94_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln94_cast"   --->   Operation 9 'read' 'select_ln94_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln94_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln94"   --->   Operation 10 'read' 'sext_ln94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count"   --->   Operation 11 'read' 'count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln94_cast = zext i4 %zext_ln94_read"   --->   Operation 12 'zext' 'zext_ln94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln94_cast_cast = sext i32 %select_ln94_cast_read"   --->   Operation 13 'sext' 'select_ln94_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln94_cast = sext i62 %sext_ln94_read"   --->   Operation 14 'sext' 'sext_ln94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 10, i32 1024, void @empty_26, void @empty_4, void @empty_2, i32 4, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty_6, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %count_read, i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = load i64 %i" [userdma.cpp:94]   --->   Operation 20 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.77ns)   --->   "%icmp_ln94 = icmp_eq  i64 %i_2, i64 %select_ln94_cast_cast" [userdma.cpp:94]   --->   Operation 21 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (3.52ns)   --->   "%add_ln94 = add i64 %i_2, i64 1" [userdma.cpp:94]   --->   Operation 22 'add' 'add_ln94' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.body.split, void %do.cond.loopexit.exitStub" [userdma.cpp:94]   --->   Operation 23 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_load = load i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len" [userdma.cpp:103]   --->   Operation 24 'load' 'paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_slt  i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_load, i32 17" [userdma.cpp:97]   --->   Operation 25 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln94)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.77ns)   --->   "%icmp_ln97_1 = icmp_eq  i64 %i_2, i64 %zext_ln94_cast" [userdma.cpp:97]   --->   Operation 26 'icmp' 'icmp_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%out_val_last_V = and i1 %icmp_ln97, i1 %icmp_ln97_1" [userdma.cpp:97]   --->   Operation 27 'and' 'out_val_last_V' <Predicate = (!icmp_ln94)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln103 = add i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_load, i32 4294967295" [userdma.cpp:103]   --->   Operation 28 'add' 'add_ln103' <Predicate = (!icmp_ln94)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %add_ln103, i32 %paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len" [userdma.cpp:94]   --->   Operation 29 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %add_ln94, i64 %i" [userdma.cpp:94]   --->   Operation 30 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln94_cast" [userdma.cpp:94]   --->   Operation 31 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (7.30ns)   --->   "%out_val_data_filed_V = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 32 'read' 'out_val_data_filed_V' <Predicate = (!icmp_ln94)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.56>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [userdma.cpp:95]   --->   Operation 33 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [userdma.cpp:94]   --->   Operation 34 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %out_val_last_V, i32 %out_val_data_filed_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %outbuf, i33 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'write' 'write_ln174' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.body" [userdma.cpp:94]   --->   Operation 37 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln94]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln94_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln94]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                     (alloca        ) [ 01100]
paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len      (alloca        ) [ 01100]
zext_ln94_read                                                        (read          ) [ 00000]
select_ln94_cast_read                                                 (read          ) [ 00000]
sext_ln94_read                                                        (read          ) [ 00000]
count_read                                                            (read          ) [ 00000]
zext_ln94_cast                                                        (zext          ) [ 01100]
select_ln94_cast_cast                                                 (sext          ) [ 01100]
sext_ln94_cast                                                        (sext          ) [ 01110]
specinterface_ln0                                                     (specinterface ) [ 00000]
specinterface_ln0                                                     (specinterface ) [ 00000]
store_ln0                                                             (store         ) [ 00000]
store_ln0                                                             (store         ) [ 00000]
br_ln0                                                                (br            ) [ 00000]
i_2                                                                   (load          ) [ 00000]
icmp_ln94                                                             (icmp          ) [ 01110]
add_ln94                                                              (add           ) [ 00000]
br_ln94                                                               (br            ) [ 00000]
paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_load (load          ) [ 00000]
icmp_ln97                                                             (icmp          ) [ 00000]
icmp_ln97_1                                                           (icmp          ) [ 00000]
out_val_last_V                                                        (and           ) [ 01011]
add_ln103                                                             (add           ) [ 00000]
store_ln94                                                            (store         ) [ 00000]
store_ln94                                                            (store         ) [ 00000]
gmem1_addr                                                            (getelementptr ) [ 00000]
out_val_data_filed_V                                                  (read          ) [ 01001]
specpipeline_ln95                                                     (specpipeline  ) [ 00000]
specloopname_ln94                                                     (specloopname  ) [ 00000]
p_0                                                                   (bitconcatenate) [ 00000]
write_ln174                                                           (write         ) [ 00000]
br_ln94                                                               (br            ) [ 00000]
ret_ln0                                                               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="count">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln94">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln94_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln94_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln94">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln94_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln94_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="select_ln94_cast_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln94_cast_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln94_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="62" slack="0"/>
<pin id="84" dir="0" index="1" bw="62" slack="0"/>
<pin id="85" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln94_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="count_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="out_val_data_filed_V_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_val_data_filed_V/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln174_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="33" slack="0"/>
<pin id="102" dir="0" index="2" bw="33" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln94_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="select_ln94_cast_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln94_cast_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln94_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_2_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln94_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln94_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_load/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln97_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln97_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="out_val_last_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="out_val_last_V/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln103_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln94_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln94_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="gmem1_addr_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="62" slack="2"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_0_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="33" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="2"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="198" class="1005" name="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len "/>
</bind>
</comp>

<comp id="205" class="1005" name="zext_ln94_cast_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94_cast "/>
</bind>
</comp>

<comp id="210" class="1005" name="select_ln94_cast_cast_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln94_cast_cast "/>
</bind>
</comp>

<comp id="215" class="1005" name="sext_ln94_cast_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="2"/>
<pin id="217" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln94_cast "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln94_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="224" class="1005" name="out_val_last_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="out_val_last_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="out_val_data_filed_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_val_data_filed_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="70" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="76" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="82" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="88" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="128" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="128" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="145" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="142" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="136" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="178" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="184" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="194"><net_src comp="62" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="201"><net_src comp="66" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="208"><net_src comp="106" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="213"><net_src comp="110" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="218"><net_src comp="114" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="223"><net_src comp="131" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="156" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="232"><net_src comp="94" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="184" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {4 }
 - Input state : 
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2 : count | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2 : gmem1 | {3 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2 : sext_ln94 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2 : select_ln94_cast | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_94_2 : zext_ln94 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln94 : 1
		add_ln94 : 1
		br_ln94 : 2
		icmp_ln97 : 1
		icmp_ln97_1 : 1
		out_val_last_V : 2
		add_ln103 : 1
		store_ln94 : 2
		store_ln94 : 2
	State 3
		out_val_data_filed_V : 1
	State 4
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln94_fu_136         |    0    |    71   |
|          |         add_ln103_fu_162         |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln94_fu_131         |    0    |    29   |
|   icmp   |         icmp_ln97_fu_145         |    0    |    18   |
|          |        icmp_ln97_1_fu_151        |    0    |    29   |
|----------|----------------------------------|---------|---------|
|    and   |       out_val_last_V_fu_156      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |     zext_ln94_read_read_fu_70    |    0    |    0    |
|          | select_ln94_cast_read_read_fu_76 |    0    |    0    |
|   read   |     sext_ln94_read_read_fu_82    |    0    |    0    |
|          |       count_read_read_fu_88      |    0    |    0    |
|          |  out_val_data_filed_V_read_fu_94 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln174_write_fu_99     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |       zext_ln94_cast_fu_106      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |   select_ln94_cast_cast_fu_110   |    0    |    0    |
|          |       sext_ln94_cast_fu_114      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|            p_0_fu_184            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   188   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------+--------+
|                                                                        |   FF   |
+------------------------------------------------------------------------+--------+
|                                i_reg_191                               |   64   |
|                            icmp_ln94_reg_220                           |    1   |
|                      out_val_data_filed_V_reg_229                      |   32   |
|                         out_val_last_V_reg_224                         |    1   |
|paralleltostreamwithburst_ap_uint_ap_uint_int_hls_stream_m2s_len_reg_198|   32   |
|                      select_ln94_cast_cast_reg_210                     |   64   |
|                         sext_ln94_cast_reg_215                         |   64   |
|                         zext_ln94_cast_reg_205                         |   64   |
+------------------------------------------------------------------------+--------+
|                                  Total                                 |   322  |
+------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   188  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   322  |    -   |
+-----------+--------+--------+
|   Total   |   322  |   188  |
+-----------+--------+--------+
