#HD: Setting Tcl Params:
	place.closeImportedSites == 1
	tcl.notrace == 1
	hd.visual == 0

#HD: Running synthesis for block cnn_layer_accel
ERROR: [Synth 8-1766] cannot open include file math.vh [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_prefetch_buffer.sv:57]
ERROR: [Synth 8-1766] cannot open include file cnn_layer_accel_defs.vh [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_prefetch_buffer.sv:58]
