\doxysection{USART\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_a_r_t___type_def}{}\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}{SR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}{RESERVED0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}{DR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}{RESERVED1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}{BRR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}{RESERVED2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}{CR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}{RESERVED3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}{CR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}{RESERVED4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}{CR3}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}{RESERVED5}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}{GTPR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}{RESERVED6}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}\label{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7} 
\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+BRR}

USART Baud rate register, Address offset\+: 0x08 \Hypertarget{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}\label{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+CR1}

USART Control register 1, Address offset\+: 0x0C \Hypertarget{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}\label{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+CR2}

USART Control register 2, Address offset\+: 0x10 \Hypertarget{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}\label{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+CR3}

USART Control register 3, Address offset\+: 0x14 \Hypertarget{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}\label{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5} 
\index{USART\_TypeDef@{USART\_TypeDef}!DR@{DR}}
\index{DR@{DR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+DR}

USART Data register, Address offset\+: 0x04 \Hypertarget{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}\label{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e} 
\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GTPR}{GTPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+GTPR}

USART Guard time and prescaler register, Address offset\+: 0x18 \Hypertarget{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}\label{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x02 ~\newline
 \Hypertarget{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}\label{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x06 ~\newline
 \Hypertarget{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}\label{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x0A ~\newline
 \Hypertarget{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}\label{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x0E ~\newline
 \Hypertarget{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}\label{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x12 ~\newline
 \Hypertarget{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}\label{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x16 ~\newline
 \Hypertarget{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}\label{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved, 0x1A ~\newline
 \Hypertarget{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}\label{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c} 
\index{USART\_TypeDef@{USART\_TypeDef}!SR@{SR}}
\index{SR@{SR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t USART\+\_\+\+Type\+Def\+::\+SR}

USART Status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
