$date
	Wed May  5 16:17:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " in_1 $end
$var reg 1 # in_2 $end
$scope module kon $end
$var wire 1 " in_1 $end
$var wire 1 # in_2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1"
#20
0"
1#
#30
1!
1"
#40
0!
0"
0#
#50
1"
#60
0"
1#
#70
1!
1"
#80
0!
0"
0#
#90
1"
#100
0"
1#
#110
1!
1"
#120
0!
0"
0#
#130
1"
#140
0"
1#
#150
1!
1"
#160
0!
0"
0#
#170
1"
#180
0"
1#
#190
1!
1"
#200
0!
0"
0#
#210
1"
#220
0"
1#
#230
1!
1"
#240
0!
0"
0#
#250
1"
#260
0"
1#
#270
1!
1"
#280
0!
0"
0#
#290
1"
#300
0"
1#
#310
1!
1"
#320
0!
0"
0#
#330
1"
#340
0"
1#
#350
1!
1"
#360
0!
0"
0#
#370
1"
#380
0"
1#
#390
1!
1"
#400
0!
0"
0#
#410
1"
#420
0"
1#
#430
1!
1"
#440
0!
0"
0#
#450
1"
#460
0"
1#
#470
1!
1"
#480
0!
0"
0#
#490
1"
#500
0"
1#
#510
1!
1"
#520
0!
0"
0#
#530
1"
#540
0"
1#
#550
1!
1"
#560
0!
0"
0#
#570
1"
#580
0"
1#
#590
1!
1"
#600
0!
0"
0#
#610
1"
#620
0"
1#
#630
1!
1"
#640
0!
0"
0#
#650
1"
#660
0"
1#
#670
1!
1"
#680
0!
0"
0#
#690
1"
#700
0"
1#
#710
1!
1"
#720
0!
0"
0#
#730
1"
#740
0"
1#
#750
1!
1"
#760
0!
0"
0#
#770
1"
#780
0"
1#
#790
1!
1"
#800
0!
0"
0#
#810
1"
#820
0"
1#
#830
1!
1"
#840
0!
0"
0#
#850
1"
#860
0"
1#
#870
1!
1"
#880
0!
0"
0#
#890
1"
#900
0"
1#
#910
1!
1"
#920
0!
0"
0#
#930
1"
#940
0"
1#
#950
1!
1"
#960
0!
0"
0#
#970
1"
#980
0"
1#
#990
1!
1"
#1000
0!
0"
0#
