Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jul 18 05:45:04 2024
| Host         : asanka-Nitro-AN515-52 running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file motor_controller_control_sets_placed.rpt
| Design       : motor_controller
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              51 |           14 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------+-------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |     Enable Signal    |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------+-------------------------------------+------------------+----------------+--------------+
|  module2/module1/CLK    |                      |                                     |                1 |              1 |         1.00 |
| ~din_IBUF_BUFG          |                      | module2/module2/Q[0]                |                1 |              1 |         1.00 |
|  int_clk_IBUF_BUFG      |                      |                                     |                1 |              1 |         1.00 |
| ~module2/module2/enable |                      | module2/module4/trigger             |                1 |              1 |         1.00 |
|  module2/module1/CLK    |                      | module2/module2/E[0]                |                1 |              4 |         4.00 |
| ~module2/module1/CLK    |                      |                                     |                2 |              7 |         3.50 |
| ~module2/module1/CLK    | module2/module2/E[0] |                                     |                5 |              8 |         1.60 |
|  int_clk_IBUF_BUFG      |                      | module1/p_1_in                      |                6 |             20 |         3.33 |
|  int_clk_IBUF_BUFG      |                      | module2/module1/counter[25]_i_1_n_0 |                7 |             27 |         3.86 |
+-------------------------+----------------------+-------------------------------------+------------------+----------------+--------------+


