# Exp-6b-Traffic-Light-Controller
# Aim
To design and simulate a Verilog HDL for Traffic Light Controler

# Apparatus Required
Vivado 2023.1
Spartan 7 FPGA
# Procedure
1. Launch Vivado 2023.1
Open Vivado 2023.1 and create a new project.
Select RTL Project and enable Do not specify sources at this time.
2. Create Verilog Design File
Create a new Verilog design file.
Type the Verilog code for the Traffic Light Controler

3. Observe the Output
Observe the Traffic Signal output.

# RTL code

<img width="1918" height="1077" alt="rtl code traffic" src="https://github.com/user-attachments/assets/a42c050a-f761-4f4e-b563-bc24beb41090" />


# Test Bench

<img width="1918" height="1078" alt="image" src="https://github.com/user-attachments/assets/1bd8414f-59f2-450d-8816-e41858bcd2ae" />


# Test Bench output

<img width="1918" height="1078" alt="image" src="https://github.com/user-attachments/assets/c35c5630-ea7a-4355-8a11-b74fbbd3e8a1" />



# Result

Thus the simulation for a Verilog HDL of a Traffic Light Controler was designed and executed successfully.


