<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `insn_decode` mod in crate `svsm`."><title>svsm::insn_decode - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-aa0817cf.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="svsm" data-themes="" data-resource-suffix="" data-rustdoc-version="1.90.0 (1159e78c4 2025-09-14)" data-channel="1.90.0" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-68b7e25d.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../svsm/index.html">svsm</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module insn_<wbr>decode</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#traits" title="Traits">Traits</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate svsm</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">svsm</a></div><h1>Module <span>insn_decode</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/svsm/insn_decode/mod.rs.html#7-75">Source</a> </span></div><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="mod" href="decode/index.html" title="mod svsm::insn_decode::decode">decode</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt><dt><a class="mod" href="insn/index.html" title="mod svsm::insn_decode::insn">insn</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt><dt><a class="mod" href="opcode/index.html" title="mod svsm::insn_decode::opcode">opcode</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.DecodedInsnCtx.html" title="struct svsm::insn_decode::DecodedInsnCtx">Decoded<wbr>Insn<wbr>Ctx</a></dt><dd>Represents the context of a decoded instruction, which is used to
interpret the instruction. It holds the decoded instruction, its
length and various components that are decoded from the instruction
bytes.</dd><dt><a class="struct" href="struct.Instruction.html" title="struct svsm::insn_decode::Instruction">Instruction</a></dt><dd>A view of an x86 instruction.</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.DecodedInsn.html" title="enum svsm::insn_decode::DecodedInsn">Decoded<wbr>Insn</a></dt><dt><a class="enum" href="enum.Immediate.html" title="enum svsm::insn_decode::Immediate">Immediate</a></dt><dd>An immediate value in an instruction</dd><dt><a class="enum" href="enum.InsnError.html" title="enum svsm::insn_decode::InsnError">Insn<wbr>Error</a></dt><dd>An error that can occur during instruction decoding.</dd><dt><a class="enum" href="enum.Operand.html" title="enum svsm::insn_decode::Operand">Operand</a></dt><dd>An operand in an instruction, which might be a register or an immediate.</dd><dt><a class="enum" href="enum.Register.html" title="enum svsm::insn_decode::Register">Register</a></dt><dd>A register in an instruction</dd><dt><a class="enum" href="enum.SegRegister.html" title="enum svsm::insn_decode::SegRegister">SegRegister</a></dt><dd>A Segment register in instruction</dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="constant" href="constant.MAX_INSN_SIZE.html" title="constant svsm::insn_decode::MAX_INSN_SIZE">MAX_<wbr>INSN_<wbr>SIZE</a></dt></dl><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="trait" href="trait.InsnMachineCtx.html" title="trait svsm::insn_decode::InsnMachineCtx">Insn<wbr>Machine<wbr>Ctx</a></dt><dd>This trait provides the necessary context for an instruction decoder
to decode instructions based on the current state of the machine
that executed them. It abstracts the interfaces through which an
instruction decoder can access specific registers and state that may
influence the decoding from the machine (such as a CPU or VMM).</dd><dt><a class="trait" href="trait.InsnMachineMem.html" title="trait svsm::insn_decode::InsnMachineMem">Insn<wbr>Machine<wbr>Mem</a></dt><dd>Trait representing a machine memory for instruction decoding.</dd></dl></section></div></main></body></html>