lib_name: serdes_bm_templates
cell_name: diffamp
pins: [ "VDD", "VSS", "inn", "bias_tail", "bias_load", "outp", "outn", "inp" ]
instances:
  XLOAD:
    lib_name: serdes_bm_templates
    cell_name: load_pmos
    instpins:
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      bias:
        direction: input
        net_name: "bias_load"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  XGM:
    lib_name: serdes_bm_templates
    cell_name: gm
    instpins:
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
