{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551996520958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551996520959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  7 19:08:40 2019 " "Processing started: Thu Mar  7 19:08:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551996520959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996520959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_parallel_processing -c image_parallel_processing " "Command: quartus_map --read_settings_files=on --write_settings_files=off image_parallel_processing -c image_parallel_processing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996520959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551996522628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551996522629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/image_parallel_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/image_parallel_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing " "Found entity 1: image_parallel_processing" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "image_parallel_processing/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "image_parallel_processing/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0 " "Found entity 1: image_parallel_processing_mm_interconnect_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_avalon_st_adapter " "Found entity 1: image_parallel_processing_mm_interconnect_0_avalon_st_adapter" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "image_parallel_processing/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_rsp_mux " "Found entity 1: image_parallel_processing_mm_interconnect_0_rsp_mux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530852 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_rsp_demux " "Found entity 1: image_parallel_processing_mm_interconnect_0_rsp_demux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_cmd_mux " "Found entity 1: image_parallel_processing_mm_interconnect_0_cmd_mux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_cmd_demux " "Found entity 1: image_parallel_processing_mm_interconnect_0_cmd_demux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530858 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530858 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530858 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530858 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "image_parallel_processing/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "image_parallel_processing/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "image_parallel_processing/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530867 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_router_003_default_decode " "Found entity 1: image_parallel_processing_mm_interconnect_0_router_003_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530870 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_mm_interconnect_0_router_003 " "Found entity 2: image_parallel_processing_mm_interconnect_0_router_003" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_router_002_default_decode " "Found entity 1: image_parallel_processing_mm_interconnect_0_router_002_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530872 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_mm_interconnect_0_router_002 " "Found entity 2: image_parallel_processing_mm_interconnect_0_router_002" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mm_interconnect_0_router_default_decode " "Found entity 1: image_parallel_processing_mm_interconnect_0_router_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530873 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_mm_interconnect_0_router " "Found entity 2: image_parallel_processing_mm_interconnect_0_router" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_sdram_controller_input_efifo_module " "Found entity 1: image_parallel_processing_sdram_controller_input_efifo_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530879 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_sdram_controller " "Found entity 2: image_parallel_processing_sdram_controller" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0 " "Found entity 1: image_parallel_processing_proc_1_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_irq_mapper " "Found entity 1: image_parallel_processing_proc_0_0_irq_mapper" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_irq_mapper.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0 " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_router_003_default_decode " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_router_003_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530892 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_1_0_mm_interconnect_0_router_003 " "Found entity 2: image_parallel_processing_proc_1_0_mm_interconnect_0_router_003" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_router_002_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530893 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_1_0_mm_interconnect_0_router_002 " "Found entity 2: image_parallel_processing_proc_1_0_mm_interconnect_0_router_002" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_router_001_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530894 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_1_0_mm_interconnect_0_router_001 " "Found entity 2: image_parallel_processing_proc_1_0_mm_interconnect_0_router_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996530895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_mm_interconnect_0_router_default_decode " "Found entity 1: image_parallel_processing_proc_1_0_mm_interconnect_0_router_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530895 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_1_0_mm_interconnect_0_router " "Found entity 2: image_parallel_processing_proc_1_0_mm_interconnect_0_router" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_timer_1 " "Found entity 1: image_parallel_processing_proc_1_0_timer_1" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_timer_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_proc_1 " "Found entity 1: image_parallel_processing_proc_1_0_proc_1" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996530897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996530897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_proc_1_cpu_ic_data_module " "Found entity 1: image_parallel_processing_proc_1_0_proc_1_cpu_ic_data_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag_module " "Found entity 2: image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "3 image_parallel_processing_proc_1_0_proc_1_cpu_bht_module " "Found entity 3: image_parallel_processing_proc_1_0_proc_1_cpu_bht_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "4 image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a_module " "Found entity 4: image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "5 image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b_module " "Found entity 5: image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "6 image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module " "Found entity 6: image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "7 image_parallel_processing_proc_1_0_proc_1_cpu_dc_data_module " "Found entity 7: image_parallel_processing_proc_1_0_proc_1_cpu_dc_data_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "8 image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim_module " "Found entity 8: image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "9 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug " "Found entity 9: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "10 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break " "Found entity 10: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "11 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk " "Found entity 11: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "12 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk " "Found entity 12: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "13 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace " "Found entity 13: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "14 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_td_mode " "Found entity 14: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_td_mode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "15 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace " "Found entity 15: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "16 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "17 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "18 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "19 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo " "Found entity 19: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "20 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib " "Found entity 20: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "21 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im " "Found entity 21: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "22 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_performance_monitors " "Found entity 22: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_performance_monitors" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "23 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg " "Found entity 23: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "24 image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram_module " "Found entity 24: image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "25 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem " "Found entity 25: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "26 image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci " "Found entity 26: image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""} { "Info" "ISGN_ENTITY_NAME" "27 image_parallel_processing_proc_1_0_proc_1_cpu " "Found entity 27: image_parallel_processing_proc_1_0_proc_1_cpu" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper " "Found entity 1: image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell " "Found entity 1: image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck " "Found entity 1: image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk " "Found entity 1: image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_proc_1_cpu_test_bench " "Found entity 1: image_parallel_processing_proc_1_0_proc_1_cpu_test_bench" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_test_bench.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_1_0_onchip_memory2_1 " "Found entity 1: image_parallel_processing_proc_1_0_onchip_memory2_1" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_jtag_uart_0_sim_scfifo_w " "Found entity 1: image_parallel_processing_proc_0_0_jtag_uart_0_sim_scfifo_w" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531635 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w " "Found entity 2: image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531635 ""} { "Info" "ISGN_ENTITY_NAME" "3 image_parallel_processing_proc_0_0_jtag_uart_0_sim_scfifo_r " "Found entity 3: image_parallel_processing_proc_0_0_jtag_uart_0_sim_scfifo_r" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531635 ""} { "Info" "ISGN_ENTITY_NAME" "4 image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r " "Found entity 4: image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531635 ""} { "Info" "ISGN_ENTITY_NAME" "5 image_parallel_processing_proc_0_0_jtag_uart_0 " "Found entity 5: image_parallel_processing_proc_0_0_jtag_uart_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0 " "Found entity 1: image_parallel_processing_proc_0_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0 " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_router_003_default_decode " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_router_003_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531649 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_0_0_mm_interconnect_0_router_003 " "Found entity 2: image_parallel_processing_proc_0_0_mm_interconnect_0_router_003" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_router_002_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531650 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_0_0_mm_interconnect_0_router_002 " "Found entity 2: image_parallel_processing_proc_0_0_mm_interconnect_0_router_002" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_router_001_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531651 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_0_0_mm_interconnect_0_router_001 " "Found entity 2: image_parallel_processing_proc_0_0_mm_interconnect_0_router_001" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996531652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_mm_interconnect_0_router_default_decode " "Found entity 1: image_parallel_processing_proc_0_0_mm_interconnect_0_router_default_decode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531652 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_0_0_mm_interconnect_0_router " "Found entity 2: image_parallel_processing_proc_0_0_mm_interconnect_0_router" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_timer_0 " "Found entity 1: image_parallel_processing_proc_0_0_timer_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_timer_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_proc_0 " "Found entity 1: image_parallel_processing_proc_0_0_proc_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell " "Found entity 1: image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper " "Found entity 1: image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_proc_0_cpu_test_bench " "Found entity 1: image_parallel_processing_proc_0_0_proc_0_cpu_test_bench" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_test_bench.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996531657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996531657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module " "Found entity 1: image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module " "Found entity 2: image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "3 image_parallel_processing_proc_0_0_proc_0_cpu_bht_module " "Found entity 3: image_parallel_processing_proc_0_0_proc_0_cpu_bht_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "4 image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module " "Found entity 4: image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "5 image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b_module " "Found entity 5: image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "6 image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module " "Found entity 6: image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "7 image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module " "Found entity 7: image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "8 image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module " "Found entity 8: image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "9 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug " "Found entity 9: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "10 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break " "Found entity 10: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "11 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk " "Found entity 11: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "12 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk " "Found entity 12: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "13 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace " "Found entity 13: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "14 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_td_mode " "Found entity 14: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_td_mode" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "15 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace " "Found entity 15: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "16 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "17 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "18 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "19 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo " "Found entity 19: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "20 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib " "Found entity 20: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "21 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im " "Found entity 21: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "22 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_performance_monitors " "Found entity 22: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_performance_monitors" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "23 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg " "Found entity 23: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "24 image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module " "Found entity 24: image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "25 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem " "Found entity 25: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "26 image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci " "Found entity 26: image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""} { "Info" "ISGN_ENTITY_NAME" "27 image_parallel_processing_proc_0_0_proc_0_cpu " "Found entity 27: image_parallel_processing_proc_0_0_proc_0_cpu" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck " "Found entity 1: image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk " "Found entity 1: image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_proc_0_0_onchip_memory2_0 " "Found entity 1: image_parallel_processing_proc_0_0_onchip_memory2_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_pll_0 " "Found entity 1: image_parallel_processing_pll_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_parallel_processing/synthesis/submodules/image_parallel_processing_mutex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_parallel_processing/synthesis/submodules/image_parallel_processing_mutex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_parallel_processing_mutex_0 " "Found entity 1: image_parallel_processing_mutex_0" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mutex_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mutex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/proc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/proc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1 " "Found entity 1: proc_1" {  } { { "proc_1/synthesis/proc_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/proc_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proc_1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proc_1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_irq_mapper " "Found entity 1: proc_1_irq_mapper" {  } { { "proc_1/synthesis/submodules/proc_1_irq_mapper.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0 " "Found entity 1: proc_1_mm_interconnect_0" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: proc_1_mm_interconnect_0_avalon_st_adapter" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: proc_1_mm_interconnect_0_rsp_mux_001" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proc_1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proc_1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_rsp_mux " "Found entity 1: proc_1_mm_interconnect_0_rsp_mux" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_rsp_demux_001 " "Found entity 1: proc_1_mm_interconnect_0_rsp_demux_001" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_rsp_demux " "Found entity 1: proc_1_mm_interconnect_0_rsp_demux" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: proc_1_mm_interconnect_0_cmd_mux_001" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_cmd_mux " "Found entity 1: proc_1_mm_interconnect_0_cmd_mux" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: proc_1_mm_interconnect_0_cmd_demux_001" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_cmd_demux " "Found entity 1: proc_1_mm_interconnect_0_cmd_demux" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "proc_1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "proc_1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532413 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "proc_1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proc_1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "proc_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_router_003_default_decode " "Found entity 1: proc_1_mm_interconnect_0_router_003_default_decode" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532416 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_1_mm_interconnect_0_router_003 " "Found entity 2: proc_1_mm_interconnect_0_router_003" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_router_002_default_decode " "Found entity 1: proc_1_mm_interconnect_0_router_002_default_decode" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532417 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_1_mm_interconnect_0_router_002 " "Found entity 2: proc_1_mm_interconnect_0_router_002" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_router_001_default_decode " "Found entity 1: proc_1_mm_interconnect_0_router_001_default_decode" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532419 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_1_mm_interconnect_0_router_001 " "Found entity 2: proc_1_mm_interconnect_0_router_001" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at proc_1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996532419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_mm_interconnect_0_router_default_decode " "Found entity 1: proc_1_mm_interconnect_0_router_default_decode" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532420 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_1_mm_interconnect_0_router " "Found entity 2: proc_1_mm_interconnect_0_router" {  } { { "proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proc_1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proc_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proc_1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proc_1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proc_1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_timer_1 " "Found entity 1: proc_1_timer_1" {  } { { "proc_1/synthesis/submodules/proc_1_timer_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_proc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_proc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_proc_1 " "Found entity 1: proc_1_proc_1" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_proc_1_cpu_debug_slave_tck " "Found entity 1: proc_1_proc_1_cpu_debug_slave_tck" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_tck.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_proc_1_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_proc_1_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_proc_1_cpu_mult_cell " "Found entity 1: proc_1_proc_1_cpu_mult_cell" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu_mult_cell.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_proc_1_cpu_debug_slave_sysclk " "Found entity 1: proc_1_proc_1_cpu_debug_slave_sysclk" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_sysclk.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_proc_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_proc_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_proc_1_cpu_test_bench " "Found entity 1: proc_1_proc_1_cpu_test_bench" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu_test_bench.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996532433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996532433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_proc_1_cpu_ic_data_module " "Found entity 1: proc_1_proc_1_cpu_ic_data_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_1_proc_1_cpu_ic_tag_module " "Found entity 2: proc_1_proc_1_cpu_ic_tag_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc_1_proc_1_cpu_bht_module " "Found entity 3: proc_1_proc_1_cpu_bht_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "4 proc_1_proc_1_cpu_register_bank_a_module " "Found entity 4: proc_1_proc_1_cpu_register_bank_a_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "5 proc_1_proc_1_cpu_register_bank_b_module " "Found entity 5: proc_1_proc_1_cpu_register_bank_b_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "6 proc_1_proc_1_cpu_dc_tag_module " "Found entity 6: proc_1_proc_1_cpu_dc_tag_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "7 proc_1_proc_1_cpu_dc_data_module " "Found entity 7: proc_1_proc_1_cpu_dc_data_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "8 proc_1_proc_1_cpu_dc_victim_module " "Found entity 8: proc_1_proc_1_cpu_dc_victim_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "9 proc_1_proc_1_cpu_nios2_oci_debug " "Found entity 9: proc_1_proc_1_cpu_nios2_oci_debug" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "10 proc_1_proc_1_cpu_nios2_oci_break " "Found entity 10: proc_1_proc_1_cpu_nios2_oci_break" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "11 proc_1_proc_1_cpu_nios2_oci_xbrk " "Found entity 11: proc_1_proc_1_cpu_nios2_oci_xbrk" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "12 proc_1_proc_1_cpu_nios2_oci_dbrk " "Found entity 12: proc_1_proc_1_cpu_nios2_oci_dbrk" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "13 proc_1_proc_1_cpu_nios2_oci_itrace " "Found entity 13: proc_1_proc_1_cpu_nios2_oci_itrace" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "14 proc_1_proc_1_cpu_nios2_oci_td_mode " "Found entity 14: proc_1_proc_1_cpu_nios2_oci_td_mode" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "15 proc_1_proc_1_cpu_nios2_oci_dtrace " "Found entity 15: proc_1_proc_1_cpu_nios2_oci_dtrace" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "16 proc_1_proc_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: proc_1_proc_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "17 proc_1_proc_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: proc_1_proc_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "18 proc_1_proc_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: proc_1_proc_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "19 proc_1_proc_1_cpu_nios2_oci_fifo " "Found entity 19: proc_1_proc_1_cpu_nios2_oci_fifo" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "20 proc_1_proc_1_cpu_nios2_oci_pib " "Found entity 20: proc_1_proc_1_cpu_nios2_oci_pib" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "21 proc_1_proc_1_cpu_nios2_oci_im " "Found entity 21: proc_1_proc_1_cpu_nios2_oci_im" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "22 proc_1_proc_1_cpu_nios2_performance_monitors " "Found entity 22: proc_1_proc_1_cpu_nios2_performance_monitors" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "23 proc_1_proc_1_cpu_nios2_avalon_reg " "Found entity 23: proc_1_proc_1_cpu_nios2_avalon_reg" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "24 proc_1_proc_1_cpu_ociram_sp_ram_module " "Found entity 24: proc_1_proc_1_cpu_ociram_sp_ram_module" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "25 proc_1_proc_1_cpu_nios2_ocimem " "Found entity 25: proc_1_proc_1_cpu_nios2_ocimem" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "26 proc_1_proc_1_cpu_nios2_oci " "Found entity 26: proc_1_proc_1_cpu_nios2_oci" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""} { "Info" "ISGN_ENTITY_NAME" "27 proc_1_proc_1_cpu " "Found entity 27: proc_1_proc_1_cpu" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_proc_1_cpu_debug_slave_wrapper " "Found entity 1: proc_1_proc_1_cpu_debug_slave_wrapper" {  } { { "proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_wrapper.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "proc_1/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_1/synthesis/submodules/proc_1_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_onchip_memory2_1 " "Found entity 1: proc_1_onchip_memory2_1" {  } { { "proc_1/synthesis/submodules/proc_1_onchip_memory2_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_1/synthesis/submodules/proc_1_jtag_uart_1.v 5 5 " "Found 5 design units, including 5 entities, in source file proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_1_jtag_uart_1_sim_scfifo_w " "Found entity 1: proc_1_jtag_uart_1_sim_scfifo_w" {  } { { "proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533152 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_1_jtag_uart_1_scfifo_w " "Found entity 2: proc_1_jtag_uart_1_scfifo_w" {  } { { "proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533152 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc_1_jtag_uart_1_sim_scfifo_r " "Found entity 3: proc_1_jtag_uart_1_sim_scfifo_r" {  } { { "proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533152 ""} { "Info" "ISGN_ENTITY_NAME" "4 proc_1_jtag_uart_1_scfifo_r " "Found entity 4: proc_1_jtag_uart_1_scfifo_r" {  } { { "proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533152 ""} { "Info" "ISGN_ENTITY_NAME" "5 proc_1_jtag_uart_1 " "Found entity 5: proc_1_jtag_uart_1" {  } { { "proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_jtag_uart_1.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/proc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/proc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0 " "Found entity 1: proc_0" {  } { { "proc_0/synthesis/proc_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/proc_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proc_0/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proc_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_irq_mapper " "Found entity 1: proc_0_irq_mapper" {  } { { "proc_0/synthesis/submodules/proc_0_irq_mapper.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0 " "Found entity 1: proc_0_mm_interconnect_0" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: proc_0_mm_interconnect_0_avalon_st_adapter" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: proc_0_mm_interconnect_0_rsp_mux_001" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proc_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533164 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proc_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_rsp_mux " "Found entity 1: proc_0_mm_interconnect_0_rsp_mux" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: proc_0_mm_interconnect_0_rsp_demux_001" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_rsp_demux " "Found entity 1: proc_0_mm_interconnect_0_rsp_demux" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: proc_0_mm_interconnect_0_cmd_mux_001" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_cmd_mux " "Found entity 1: proc_0_mm_interconnect_0_cmd_mux" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: proc_0_mm_interconnect_0_cmd_demux_001" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_cmd_demux " "Found entity 1: proc_0_mm_interconnect_0_cmd_demux" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "proc_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_0/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "proc_0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533173 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "proc_0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proc_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "proc_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_router_003_default_decode " "Found entity 1: proc_0_mm_interconnect_0_router_003_default_decode" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533176 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_0_mm_interconnect_0_router_003 " "Found entity 2: proc_0_mm_interconnect_0_router_003" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_router_002_default_decode " "Found entity 1: proc_0_mm_interconnect_0_router_002_default_decode" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533178 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_0_mm_interconnect_0_router_002 " "Found entity 2: proc_0_mm_interconnect_0_router_002" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: proc_0_mm_interconnect_0_router_001_default_decode" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533179 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_0_mm_interconnect_0_router_001 " "Found entity 2: proc_0_mm_interconnect_0_router_001" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proc_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proc_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at proc_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551996533180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_mm_interconnect_0_router_default_decode " "Found entity 1: proc_0_mm_interconnect_0_router_default_decode" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533180 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_0_mm_interconnect_0_router " "Found entity 2: proc_0_mm_interconnect_0_router" {  } { { "proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proc_0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proc_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proc_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proc_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proc_0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_timer_0 " "Found entity 1: proc_0_timer_0" {  } { { "proc_0/synthesis/submodules/proc_0_timer_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_proc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_proc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_proc_0 " "Found entity 1: proc_0_proc_0" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_proc_0_cpu_debug_slave_wrapper " "Found entity 1: proc_0_proc_0_cpu_debug_slave_wrapper" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_wrapper.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_proc_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_proc_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_proc_0_cpu_test_bench " "Found entity 1: proc_0_proc_0_cpu_test_bench" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu_test_bench.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_proc_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_proc_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_proc_0_cpu_mult_cell " "Found entity 1: proc_0_proc_0_cpu_mult_cell" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu_mult_cell.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_proc_0_cpu_debug_slave_sysclk " "Found entity 1: proc_0_proc_0_cpu_debug_slave_sysclk" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_sysclk.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_proc_0_cpu_debug_slave_tck " "Found entity 1: proc_0_proc_0_cpu_debug_slave_tck" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_tck.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_proc_0_cpu_ic_data_module " "Found entity 1: proc_0_proc_0_cpu_ic_data_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_0_proc_0_cpu_ic_tag_module " "Found entity 2: proc_0_proc_0_cpu_ic_tag_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc_0_proc_0_cpu_bht_module " "Found entity 3: proc_0_proc_0_cpu_bht_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "4 proc_0_proc_0_cpu_register_bank_a_module " "Found entity 4: proc_0_proc_0_cpu_register_bank_a_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "5 proc_0_proc_0_cpu_register_bank_b_module " "Found entity 5: proc_0_proc_0_cpu_register_bank_b_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "6 proc_0_proc_0_cpu_dc_tag_module " "Found entity 6: proc_0_proc_0_cpu_dc_tag_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "7 proc_0_proc_0_cpu_dc_data_module " "Found entity 7: proc_0_proc_0_cpu_dc_data_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "8 proc_0_proc_0_cpu_dc_victim_module " "Found entity 8: proc_0_proc_0_cpu_dc_victim_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "9 proc_0_proc_0_cpu_nios2_oci_debug " "Found entity 9: proc_0_proc_0_cpu_nios2_oci_debug" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "10 proc_0_proc_0_cpu_nios2_oci_break " "Found entity 10: proc_0_proc_0_cpu_nios2_oci_break" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "11 proc_0_proc_0_cpu_nios2_oci_xbrk " "Found entity 11: proc_0_proc_0_cpu_nios2_oci_xbrk" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "12 proc_0_proc_0_cpu_nios2_oci_dbrk " "Found entity 12: proc_0_proc_0_cpu_nios2_oci_dbrk" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "13 proc_0_proc_0_cpu_nios2_oci_itrace " "Found entity 13: proc_0_proc_0_cpu_nios2_oci_itrace" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "14 proc_0_proc_0_cpu_nios2_oci_td_mode " "Found entity 14: proc_0_proc_0_cpu_nios2_oci_td_mode" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "15 proc_0_proc_0_cpu_nios2_oci_dtrace " "Found entity 15: proc_0_proc_0_cpu_nios2_oci_dtrace" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "16 proc_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: proc_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "17 proc_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: proc_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "18 proc_0_proc_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: proc_0_proc_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "19 proc_0_proc_0_cpu_nios2_oci_fifo " "Found entity 19: proc_0_proc_0_cpu_nios2_oci_fifo" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "20 proc_0_proc_0_cpu_nios2_oci_pib " "Found entity 20: proc_0_proc_0_cpu_nios2_oci_pib" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "21 proc_0_proc_0_cpu_nios2_oci_im " "Found entity 21: proc_0_proc_0_cpu_nios2_oci_im" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "22 proc_0_proc_0_cpu_nios2_performance_monitors " "Found entity 22: proc_0_proc_0_cpu_nios2_performance_monitors" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "23 proc_0_proc_0_cpu_nios2_avalon_reg " "Found entity 23: proc_0_proc_0_cpu_nios2_avalon_reg" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "24 proc_0_proc_0_cpu_ociram_sp_ram_module " "Found entity 24: proc_0_proc_0_cpu_ociram_sp_ram_module" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "25 proc_0_proc_0_cpu_nios2_ocimem " "Found entity 25: proc_0_proc_0_cpu_nios2_ocimem" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "26 proc_0_proc_0_cpu_nios2_oci " "Found entity 26: proc_0_proc_0_cpu_nios2_oci" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""} { "Info" "ISGN_ENTITY_NAME" "27 proc_0_proc_0_cpu " "Found entity 27: proc_0_proc_0_cpu" {  } { { "proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "proc_0/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_0/synthesis/submodules/proc_0_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_onchip_memory2_0 " "Found entity 1: proc_0_onchip_memory2_0" {  } { { "proc_0/synthesis/submodules/proc_0_onchip_memory2_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_0/synthesis/submodules/proc_0_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_0_jtag_uart_0_sim_scfifo_w " "Found entity 1: proc_0_jtag_uart_0_sim_scfifo_w" {  } { { "proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533912 ""} { "Info" "ISGN_ENTITY_NAME" "2 proc_0_jtag_uart_0_scfifo_w " "Found entity 2: proc_0_jtag_uart_0_scfifo_w" {  } { { "proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533912 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc_0_jtag_uart_0_sim_scfifo_r " "Found entity 3: proc_0_jtag_uart_0_sim_scfifo_r" {  } { { "proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533912 ""} { "Info" "ISGN_ENTITY_NAME" "4 proc_0_jtag_uart_0_scfifo_r " "Found entity 4: proc_0_jtag_uart_0_scfifo_r" {  } { { "proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533912 ""} { "Info" "ISGN_ENTITY_NAME" "5 proc_0_jtag_uart_0 " "Found entity 5: proc_0_jtag_uart_0" {  } { { "proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996533912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996533912 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "image_parallel_processing_sdram_controller.v(318) " "Verilog HDL or VHDL warning at image_parallel_processing_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1551996533982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "image_parallel_processing_sdram_controller.v(328) " "Verilog HDL or VHDL warning at image_parallel_processing_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1551996533982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "image_parallel_processing_sdram_controller.v(338) " "Verilog HDL or VHDL warning at image_parallel_processing_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1551996533982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "image_parallel_processing_sdram_controller.v(682) " "Verilog HDL or VHDL warning at image_parallel_processing_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1551996533983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "image_parallel_processing " "Elaborating entity \"image_parallel_processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551996534188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mutex_0 image_parallel_processing_mutex_0:mutex_0 " "Elaborating entity \"image_parallel_processing_mutex_0\" for hierarchy \"image_parallel_processing_mutex_0:mutex_0\"" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "mutex_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_pll_0 image_parallel_processing_pll_0:pll_0 " "Elaborating entity \"image_parallel_processing_pll_0\" for hierarchy \"image_parallel_processing_pll_0:pll_0\"" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "pll_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" "altera_pll_i" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534240 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551996534256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534264 ""}  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551996534264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0 image_parallel_processing_proc_0_0:proc_0_0 " "Elaborating entity \"image_parallel_processing_proc_0_0\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\"" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "proc_0_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_jtag_uart_0 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"image_parallel_processing_proc_0_0_jtag_uart_0\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "jtag_uart_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w " "Elaborating entity \"image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "wfifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534459 ""}  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551996534459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996534491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996534491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996534497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996534497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/luctins/repo/Image_parallel_processing/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996534503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996534503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/luctins/repo/Image_parallel_processing/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996534540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996534540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/luctins/repo/Image_parallel_processing/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996534577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996534577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/luctins/repo/Image_parallel_processing/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996534616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996534616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/luctins/repo/Image_parallel_processing/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r " "Elaborating entity \"image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r:the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "the_image_parallel_processing_proc_0_0_jtag_uart_0_scfifo_r" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996534910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996534910 ""}  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551996534910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:image_parallel_processing_proc_0_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_onchip_memory2_0 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"image_parallel_processing_proc_0_0_onchip_memory2_0\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "onchip_memory2_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_parallel_processing_proc_0_0_onchip_memory2_0.hex " "Parameter \"init_file\" = \"image_parallel_processing_proc_0_0_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996535336 ""}  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551996535336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2q1 " "Found entity 1: altsyncram_a2q1" {  } { { "db/altsyncram_a2q1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_a2q1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996535380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996535380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2q1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a2q1:auto_generated " "Elaborating entity \"altsyncram_a2q1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a2q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996535693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996535693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a2q1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a2q1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_a2q1.tdf" "decode3" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_a2q1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996535725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996535725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a2q1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a2q1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_a2q1.tdf" "mux2" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_a2q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge image_parallel_processing_proc_0_0:proc_0_0\|altera_avalon_mm_bridge:out_bridg_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|altera_avalon_mm_bridge:out_bridg_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "out_bridg_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0 " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "proc_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0.v" "cpu" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996535823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_test_bench image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_test_bench:the_image_parallel_processing_proc_0_0_proc_0_cpu_test_bench " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_test_bench\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_test_bench:the_image_parallel_processing_proc_0_0_proc_0_cpu_test_bench\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_test_bench" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_data " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_data\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_ic_data" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996536387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996536387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngj1 " "Found entity 1: altsyncram_ngj1" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_ngj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996536500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996536500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngj1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated " "Elaborating entity \"altsyncram_ngj1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_bht_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_bht_module:image_parallel_processing_proc_0_0_proc_0_cpu_bht " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_bht_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_bht_module:image_parallel_processing_proc_0_0_proc_0_cpu_bht\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_bht" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_bht_module:image_parallel_processing_proc_0_0_proc_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_bht_module:image_parallel_processing_proc_0_0_proc_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996536603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996536603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_bht_module:image_parallel_processing_proc_0_0_proc_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_bht_module:image_parallel_processing_proc_0_0_proc_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996536708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996536708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b_module:image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_register_bank_b" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 8795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996536837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996536837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/luctins/repo/Image_parallel_processing/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996536958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell:the_image_parallel_processing_proc_0_0_proc_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 9217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996537996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpi1 " "Found entity 1: altsyncram_lpi1" {  } { { "db/altsyncram_lpi1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_lpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996538040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996538040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpi1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated " "Elaborating entity \"altsyncram_lpi1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_data " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_data\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_dc_data" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 9283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996538151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996538151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_data_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996538268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim_module:image_parallel_processing_proc_0_0_proc_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 10174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_break" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_xbrk" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dbrk" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_td_mode image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_td_mode:image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_td_mode\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_dtrace\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_td_mode:image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996538960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_pib" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_im" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_avalon_reg" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\|image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module:image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\|image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module:image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\|image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module:image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\|image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module:image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996539308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996539308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\|image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module:image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_ocimem\|image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram_module:image_parallel_processing_proc_0_0_proc_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_tck" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk " "Elaborating entity \"image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_sysclk" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" "image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_proc_0:proc_0\|image_parallel_processing_proc_0_0_proc_0_cpu:cpu\|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci\|image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:image_parallel_processing_proc_0_0_proc_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_timer_0 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_timer_0:timer_0 " "Elaborating entity \"image_parallel_processing_proc_0_0_timer_0\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_timer_0:timer_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "timer_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "mm_interconnect_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_0_data_master_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "proc_0_data_master_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_0_instruction_master_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "proc_0_instruction_master_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_0_debug_mem_slave_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "proc_0_debug_mem_slave_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:out_bridg_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:out_bridg_0_s0_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "out_bridg_0_s0_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_0_data_master_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "proc_0_data_master_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_0_instruction_master_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "proc_0_instruction_master_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996539988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:out_bridg_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:out_bridg_0_s0_agent_rsp_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "out_bridg_0_s0_agent_rsp_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router:router " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router:router\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "router" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router_default_decode image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router:router\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router_default_decode\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router:router\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router_001 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router_001\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_001:router_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "router_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router_001_default_decode image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_001:router_001\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_001:router_001\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router_002 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router_002\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_002:router_002\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "router_002" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router_002_default_decode image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_002:router_002\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_002:router_002\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router_003 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router_003\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_003:router_003\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "router_003" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_router_003_default_decode image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_003:router_003\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_003:router_003\|image_parallel_processing_proc_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_0_data_master_limiter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "proc_0_data_master_limiter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_0_instruction_master_limiter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "proc_0_instruction_master_limiter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "cmd_demux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "cmd_mux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "rsp_demux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "rsp_mux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_avalon_st_adapter image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_mm_interconnect_0.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0 image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_0_0_irq_mapper image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_irq_mapper:irq_mapper " "Elaborating entity \"image_parallel_processing_proc_0_0_irq_mapper\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|image_parallel_processing_proc_0_0_irq_mapper:irq_mapper\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "irq_mapper" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller image_parallel_processing_proc_0_0:proc_0_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|altera_reset_controller:rst_controller\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" "rst_controller" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer image_parallel_processing_proc_0_0:proc_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer image_parallel_processing_proc_0_0:proc_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"image_parallel_processing_proc_0_0:proc_0_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0 image_parallel_processing_proc_1_0:proc_1_0 " "Elaborating entity \"image_parallel_processing_proc_1_0\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\"" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "proc_1_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_onchip_memory2_1 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"image_parallel_processing_proc_1_0_onchip_memory2_1\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" "onchip_memory2_1" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_parallel_processing_proc_1_0_onchip_memory2_1.hex " "Parameter \"init_file\" = \"image_parallel_processing_proc_1_0_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996540652 ""}  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551996540652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2q1 " "Found entity 1: altsyncram_c2q1" {  } { { "db/altsyncram_c2q1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_c2q1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996540692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996540692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2q1 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_c2q1:auto_generated " "Elaborating entity \"altsyncram_c2q1\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_c2q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1 " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" "proc_1" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996540999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1.v" "cpu" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_test_bench image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_test_bench:the_image_parallel_processing_proc_1_0_proc_1_cpu_test_bench " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_test_bench\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_test_bench:the_image_parallel_processing_proc_1_0_proc_1_cpu_test_bench\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_test_bench" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_ic_data_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_ic_data_module:image_parallel_processing_proc_1_0_proc_1_cpu_ic_data " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_ic_data_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_ic_data_module:image_parallel_processing_proc_1_0_proc_1_cpu_ic_data\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_ic_data" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_ic_tag" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_bht_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_bht_module:image_parallel_processing_proc_1_0_proc_1_cpu_bht " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_bht_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_bht_module:image_parallel_processing_proc_1_0_proc_1_cpu_bht\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_bht" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a_module:image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a_module:image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_a" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b_module:image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b_module:image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_register_bank_b" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell:the_image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell:the_image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_mult_cell" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 8795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996541805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 9217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996542772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_altsyncram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996542779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_5pi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996542822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996542822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996542824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_dc_data_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_data_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_data " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_dc_data_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_data_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_data\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_dc_data" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 9283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996542880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim_module:image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_dc_victim" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996542942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 10174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996542998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_debug" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_break" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_xbrk" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dbrk" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_td_mode image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_td_mode:image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_td_mode\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_dtrace\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_td_mode:image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_pib" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_im" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_avalon_reg" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram_module image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem\|image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram_module:image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram_module\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_ocimem\|image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram_module:image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "image_parallel_processing_proc_1_0_proc_1_cpu_ociram_sp_ram" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_tck" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk " "Elaborating entity \"image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_proc_1:proc_1\|image_parallel_processing_proc_1_0_proc_1_cpu:cpu\|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper\|image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk:the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_sysclk" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_timer_1 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_timer_1:timer_1 " "Elaborating entity \"image_parallel_processing_proc_1_0_timer_1\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_timer_1:timer_1\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" "timer_1" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996543989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" "mm_interconnect_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_1_data_master_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "proc_1_data_master_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_1_instruction_master_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "proc_1_instruction_master_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "jtag_uart_1_avalon_jtag_slave_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_1_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:proc_1_debug_mem_slave_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "proc_1_debug_mem_slave_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:out_bridge_1_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:out_bridge_1_s0_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "out_bridge_1_s0_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "timer_1_s1_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_1_data_master_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "proc_1_data_master_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_1_instruction_master_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "proc_1_instruction_master_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "jtag_uart_1_avalon_jtag_slave_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:out_bridge_1_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:out_bridge_1_s0_agent_rsp_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "out_bridge_1_s0_agent_rsp_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router:router " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router:router\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "router" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router_default_decode image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router:router\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router_default_decode\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router:router\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router_001 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router_001\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_001:router_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "router_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router_001_default_decode image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_001:router_001\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_001:router_001\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router_002 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router_002\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_002:router_002\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "router_002" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router_002_default_decode image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_002:router_002\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_002:router_002\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router_003 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router_003\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_003:router_003\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "router_003" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_router_003_default_decode image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_003:router_003\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_003:router_003\|image_parallel_processing_proc_1_0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_1_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_1_data_master_limiter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "proc_1_data_master_limiter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_1_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_1_instruction_master_limiter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "proc_1_instruction_master_limiter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "cmd_demux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "cmd_mux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "rsp_demux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "rsp_mux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001 image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"image_parallel_processing_proc_1_0:proc_1_0\|image_parallel_processing_proc_1_0_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_proc_1_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_sdram_controller image_parallel_processing_sdram_controller:sdram_controller " "Elaborating entity \"image_parallel_processing_sdram_controller\" for hierarchy \"image_parallel_processing_sdram_controller:sdram_controller\"" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "sdram_controller" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_sdram_controller_input_efifo_module image_parallel_processing_sdram_controller:sdram_controller\|image_parallel_processing_sdram_controller_input_efifo_module:the_image_parallel_processing_sdram_controller_input_efifo_module " "Elaborating entity \"image_parallel_processing_sdram_controller_input_efifo_module\" for hierarchy \"image_parallel_processing_sdram_controller:sdram_controller\|image_parallel_processing_sdram_controller_input_efifo_module:the_image_parallel_processing_sdram_controller_input_efifo_module\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" "the_image_parallel_processing_sdram_controller_input_efifo_module" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0 image_parallel_processing_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"image_parallel_processing_mm_interconnect_0\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\"" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "mm_interconnect_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_0_0_out_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:proc_0_0_out_bridge_master_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "proc_0_0_out_bridge_master_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mutex_0_s1_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "mutex_0_s1_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_0_0_out_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_0_0_out_bridge_master_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "proc_0_0_out_bridge_master_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_1_0_out_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:proc_1_0_out_bridge_master_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "proc_1_0_out_bridge_master_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mutex_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mutex_0_s1_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "mutex_0_s1_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mutex_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mutex_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "mutex_0_s1_agent_rsp_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_router image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router:router " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_router\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router:router\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "router" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996544984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_router_default_decode image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router:router\|image_parallel_processing_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_router_default_decode\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router:router\|image_parallel_processing_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_router_002 image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_router_002\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_002:router_002\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "router_002" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_router_002_default_decode image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_002:router_002\|image_parallel_processing_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_router_002_default_decode\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_002:router_002\|image_parallel_processing_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_router_003 image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_router_003\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_003:router_003\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "router_003" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_router_003_default_decode image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_003:router_003\|image_parallel_processing_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_router_003_default_decode\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_router_003:router_003\|image_parallel_processing_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_0_0_out_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:proc_0_0_out_bridge_master_limiter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "proc_0_0_out_bridge_master_limiter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_cmd_demux image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_cmd_demux\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "cmd_demux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_cmd_mux image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_cmd_mux\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "cmd_mux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_rsp_demux image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_rsp_demux\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "rsp_demux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_rsp_mux image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_rsp_mux\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "rsp_mux" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545094 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551996545102 "|image_parallel_processing|image_parallel_processing_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551996545103 "|image_parallel_processing|image_parallel_processing_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551996545103 "|image_parallel_processing|image_parallel_processing_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "crosser" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "image_parallel_processing/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001 image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "rst_controller" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996545251 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" "the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1551996547901 "|image_parallel_processing|image_parallel_processing_proc_1_0:proc_1_0|image_parallel_processing_proc_1_0_proc_1:proc_1|image_parallel_processing_proc_1_0_proc_1_cpu:cpu|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci|image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace:the_image_parallel_processing_proc_1_0_proc_1_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" "the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1551996548115 "|image_parallel_processing|image_parallel_processing_proc_0_0:proc_0_0|image_parallel_processing_proc_0_0_proc_0:proc_0|image_parallel_processing_proc_0_0_proc_0_cpu:cpu|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci|image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace:the_image_parallel_processing_proc_0_0_proc_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1551996549310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.07.19:09:12 Progress: Loading sldc214f37c/alt_sld_fab_wrapper_hw.tcl " "2019.03.07.19:09:12 Progress: Loading sldc214f37c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996552712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996554679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996554895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996556020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996556170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996556329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996556520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996556525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996556525 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1551996557196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc214f37c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc214f37c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc214f37c/alt_sld_fab.v" "" { Text "/home/luctins/repo/Image_parallel_processing/db/ip/sldc214f37c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996557465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996557465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/luctins/repo/Image_parallel_processing/db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996557612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996557612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996557614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996557614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996557703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996557703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/luctins/repo/Image_parallel_processing/db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996557825 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/luctins/repo/Image_parallel_processing/db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996557825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996557825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/luctins/repo/Image_parallel_processing/db/ip/sldc214f37c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996557928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996557928 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0 20 " "Ignored 20 assignments for entity \"proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564637 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564637 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"proc_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564637 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564637 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"proc_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0 172 " "Ignored 172 assignments for entity \"proc_0_proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0_cpu 179 " "Ignored 179 assignments for entity \"proc_0_proc_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_timer_0 26 " "Ignored 26 assignments for entity \"proc_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1 20 " "Ignored 20 assignments for entity \"proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_jtag_uart_1 24 " "Ignored 24 assignments for entity \"proc_1_jtag_uart_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_onchip_memory2_1 36 " "Ignored 36 assignments for entity \"proc_1_onchip_memory2_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1 172 " "Ignored 172 assignments for entity \"proc_1_proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1_cpu 179 " "Ignored 179 assignments for entity \"proc_1_proc_1_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_timer_1 26 " "Ignored 26 assignments for entity \"proc_1_timer_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1551996564638 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0 20 " "Ignored 20 assignments for entity \"proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"proc_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"proc_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0 172 " "Ignored 172 assignments for entity \"proc_0_proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0_cpu 179 " "Ignored 179 assignments for entity \"proc_0_proc_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_timer_0 26 " "Ignored 26 assignments for entity \"proc_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1 20 " "Ignored 20 assignments for entity \"proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_jtag_uart_1 24 " "Ignored 24 assignments for entity \"proc_1_jtag_uart_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0 20 " "Ignored 20 assignments for entity \"proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"proc_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_onchip_memory2_1 36 " "Ignored 36 assignments for entity \"proc_1_onchip_memory2_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1 172 " "Ignored 172 assignments for entity \"proc_1_proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1_cpu 179 " "Ignored 179 assignments for entity \"proc_1_proc_1_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_timer_1 26 " "Ignored 26 assignments for entity \"proc_1_timer_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1551996564659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0 20 " "Ignored 20 assignments for entity \"proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"proc_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"proc_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0 172 " "Ignored 172 assignments for entity \"proc_0_proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0_cpu 179 " "Ignored 179 assignments for entity \"proc_0_proc_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_timer_0 26 " "Ignored 26 assignments for entity \"proc_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1 20 " "Ignored 20 assignments for entity \"proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_jtag_uart_1 24 " "Ignored 24 assignments for entity \"proc_1_jtag_uart_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"proc_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0 172 " "Ignored 172 assignments for entity \"proc_0_proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0_cpu 179 " "Ignored 179 assignments for entity \"proc_0_proc_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_timer_0 26 " "Ignored 26 assignments for entity \"proc_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1 20 " "Ignored 20 assignments for entity \"proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_jtag_uart_1 24 " "Ignored 24 assignments for entity \"proc_1_jtag_uart_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_onchip_memory2_1 36 " "Ignored 36 assignments for entity \"proc_1_onchip_memory2_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1 172 " "Ignored 172 assignments for entity \"proc_1_proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1_cpu 179 " "Ignored 179 assignments for entity \"proc_1_proc_1_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_timer_1 26 " "Ignored 26 assignments for entity \"proc_1_timer_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1551996564670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_onchip_memory2_1 36 " "Ignored 36 assignments for entity \"proc_1_onchip_memory2_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1 172 " "Ignored 172 assignments for entity \"proc_1_proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564678 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1_cpu 179 " "Ignored 179 assignments for entity \"proc_1_proc_1_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564678 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_timer_1 26 " "Ignored 26 assignments for entity \"proc_1_timer_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1551996564678 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551996565415 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1551996565415 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551996565415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996565455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"image_parallel_processing_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551996565455 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551996565455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/luctins/repo/Image_parallel_processing/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551996565495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996565495 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1551996566036 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1551996566036 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1551996566140 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1551996566140 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1551996566140 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1551996566140 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1551996566140 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1551996566140 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551996566177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_controller_wire_cke VCC " "Pin \"sdram_controller_wire_cke\" is stuck at VCC" {  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551996569708 "|image_parallel_processing|sdram_controller_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551996569708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996570377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "347 " "347 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551996575446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996575882 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0 20 " "Ignored 20 assignments for entity \"proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576102 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"proc_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"proc_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0 172 " "Ignored 172 assignments for entity \"proc_0_proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0_cpu 179 " "Ignored 179 assignments for entity \"proc_0_proc_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_timer_0 26 " "Ignored 26 assignments for entity \"proc_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1 20 " "Ignored 20 assignments for entity \"proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_jtag_uart_1 24 " "Ignored 24 assignments for entity \"proc_1_jtag_uart_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576103 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_onchip_memory2_1 36 " "Ignored 36 assignments for entity \"proc_1_onchip_memory2_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1 172 " "Ignored 172 assignments for entity \"proc_1_proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1_cpu 179 " "Ignored 179 assignments for entity \"proc_1_proc_1_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_timer_1 26 " "Ignored 26 assignments for entity \"proc_1_timer_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1551996576104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luctins/repo/Image_parallel_processing/output_files/image_parallel_processing.map.smsg " "Generated suppressed messages file /home/luctins/repo/Image_parallel_processing/output_files/image_parallel_processing.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996576707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551996585165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551996585165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8942 " "Implemented 8942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551996586075 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551996586075 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551996586075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8260 " "Implemented 8260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551996586075 ""} { "Info" "ICUT_CUT_TM_RAMS" "629 " "Implemented 629 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551996586075 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551996586075 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1551996586075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551996586075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 236 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1402 " "Peak virtual memory: 1402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551996586160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  7 19:09:46 2019 " "Processing ended: Thu Mar  7 19:09:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551996586160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551996586160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551996586160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551996586160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1551996587358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551996587359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  7 19:09:46 2019 " "Processing started: Thu Mar  7 19:09:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551996587359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551996587359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off image_parallel_processing -c image_parallel_processing " "Command: quartus_fit --read_settings_files=off --write_settings_files=off image_parallel_processing -c image_parallel_processing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551996587359 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1551996587395 ""}
{ "Info" "0" "" "Project  = image_parallel_processing" {  } {  } 0 0 "Project  = image_parallel_processing" 0 0 "Fitter" 0 0 1551996587396 ""}
{ "Info" "0" "" "Revision = image_parallel_processing" {  } {  } 0 0 "Revision = image_parallel_processing" 0 0 "Fitter" 0 0 1551996587396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1551996587665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551996587665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "image_parallel_processing 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"image_parallel_processing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551996587720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551996587767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551996587767 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1551996587879 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551996588371 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1551996588397 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551996589218 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551996589565 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 40 " "No exact pin location assignment(s) for 1 pins of 40 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1551996589807 ""}
{ "Error" "EFPP_CONSTRAINT_PROPAGATION_FAILURE" "1 (1 fractional PLL(s)) " "The Fitter cannot place 1 periphery component(s) due to conflicts with existing constraints (1 fractional PLL(s)). Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Error" "EFPP_CANNOT_PLACE" "1 fractional PLL, which is within Altera PLL image_parallel_processing_pll_0 " "The Fitter cannot place 1 fractional PLL, which is within Altera PLL image_parallel_processing_pll_0." { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "fractional PLL image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "The fractional PLL name(s): image_parallel_processing_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1551996600781 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1551996600781 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "6 " "No legal location could be found out of 6 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "ECCLK_PLL_CLKIN_NOT_PLACED_IN_DEDICATED_INPUT" "the fractional PLL " "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL" { { "Info" "IFPP_SOURCE" "pin clk_clk " "Source: pin clk_clk" { { "Info" "IFPP_USER_SIMPLE_REGION_ASSIGNMENT" "I/O pad clk_clk location PIN_AB17 due to: User Location Constraints (PIN_AB17) " "The I/O pad clk_clk is constrained to the location PIN_AB17 due to: User Location Constraints (PIN_AB17)" { { "Info" "IFPP_PROPAGATION" "The constrained I/O pad is contained within this pin " "The constrained I/O pad is contained within this pin" {  } {  } 0 14709 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""}  } { { "image_parallel_processing/synthesis/image_parallel_processing.v" "" { Text "/home/luctins/repo/Image_parallel_processing/image_parallel_processing/synthesis/image_parallel_processing.v" 7 0 0 } }  } 0 175015 "The %1!s! is constrained to the %2!s! %3!s!" 0 0 "Branch: -1" 0 -1 1551996600781 ""}  } {  } 0 175026 "Source: %1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""} { "Info" "IFPP_NAME" "6 locations affected " "6 locations affected" { { "Info" "IFPP_NAME" "FRACTIONALPLL_X0_Y1_N0 " "FRACTIONALPLL_X0_Y1_N0" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""} { "Info" "IFPP_NAME" "FRACTIONALPLL_X0_Y15_N0 " "FRACTIONALPLL_X0_Y15_N0" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""} { "Info" "IFPP_NAME" "FRACTIONALPLL_X0_Y32_N0 " "FRACTIONALPLL_X0_Y32_N0" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""} { "Info" "IFPP_NAME" "FRACTIONALPLL_X0_Y56_N0 " "FRACTIONALPLL_X0_Y56_N0" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""} { "Info" "IFPP_NAME" "FRACTIONALPLL_X0_Y74_N0 " "FRACTIONALPLL_X0_Y74_N0" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""} { "Info" "IFPP_NAME" "FRACTIONALPLL_X89_Y1_N0 " "FRACTIONALPLL_X89_Y1_N0" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""}  } { { "temporary_test_loc" "" { Generic "/home/luctins/repo/Image_parallel_processing/" { { 1 { 0 "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL"} { { 11 { 0 "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL"} 287919 } { 11 { 0 "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL"} 287920 } { 11 { 0 "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL"} 287921 } { 11 { 0 "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL"} 287922 } { 11 { 0 "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL"} 287923 } { 11 { 0 "The PLL reference clock was not placed in a dedicated input pin that can reach the fractional PLL"} 287924 }  }  }  }  } }  } 0 177020 "The PLL reference clock was not placed in a dedicated input pin that can reach %1!s!" 0 0 "Design Software" 0 -1 1551996600781 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1551996600781 ""}  } {  } 0 175001 "The Fitter cannot place %1!s!." 0 0 "Design Software" 0 -1 1551996600781 ""}  } {  } 0 14566 "The Fitter cannot place %1!d! periphery component(s) due to conflicts with existing constraints %2!s!. Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1551996600781 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1551996600784 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551996600787 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1551996608502 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1551996608511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 6 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 6 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1399 " "Peak virtual memory: 1399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551996609227 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar  7 19:10:09 2019 " "Processing ended: Thu Mar  7 19:10:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551996609227 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551996609227 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551996609227 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551996609227 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 242 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 242 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551996609433 ""}
