---
title: "Verilog Lab 2‚Äù
published: true
morea_id: experience-verilog-lab2
morea_type: experience
morea_summary: "This lab asks to design a full adder in Verilog and test outputs in a testbench."
morea_start_date: "2023:09:07T00:00"
morea_labels:
---

# Verilog Lab 1

## Submission Instructions
Create a full adder in Verilog testing at least 5 outcomes in a testbench.
