Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 05:25:34 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram/post_route_timing.rpt
| Design       : td_fused_top_tdf1_adjustments_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ram_reg_0_15_12_17/RAMB_D1/CLK q0_reg[15]/D                   9.027         
ram_reg_0_15_18_23/RAMB_D1/CLK q0_reg[21]/D                   9.027         
ram_reg_0_15_24_29/RAMB_D1/CLK q0_reg[27]/D                   9.027         
ram_reg_0_15_30_35/RAMB_D1/CLK q0_reg[33]/D                   9.027         
ram_reg_0_15_36_41/RAMB_D1/CLK q0_reg[39]/D                   9.027         
ram_reg_0_15_0_5/RAMB_D1/CLK   q0_reg[3]/D                    9.027         
ram_reg_0_15_42_47/RAMB_D1/CLK q0_reg[45]/D                   9.027         
ram_reg_0_15_6_11/RAMB_D1/CLK  q0_reg[9]/D                    9.027         
ram_reg_0_15_6_11/RAMC_D1/CLK  q0_reg[11]/D                   9.028         
ram_reg_0_15_12_17/RAMC_D1/CLK q0_reg[17]/D                   9.028         
ram_reg_0_15_18_23/RAMC_D1/CLK q0_reg[23]/D                   9.028         
ram_reg_0_15_24_29/RAMC_D1/CLK q0_reg[29]/D                   9.028         
ram_reg_0_15_30_35/RAMC_D1/CLK q0_reg[35]/D                   9.028         
ram_reg_0_15_36_41/RAMC_D1/CLK q0_reg[41]/D                   9.028         
ram_reg_0_15_42_47/RAMC_D1/CLK q0_reg[47]/D                   9.028         
ram_reg_0_15_0_5/RAMC_D1/CLK   q0_reg[5]/D                    9.028         
ram_reg_0_15_12_17/RAMA_D1/CLK q0_reg[13]/D                   9.029         
ram_reg_0_15_18_23/RAMA_D1/CLK q0_reg[19]/D                   9.029         
ram_reg_0_15_0_5/RAMA_D1/CLK   q0_reg[1]/D                    9.029         
ram_reg_0_15_24_29/RAMA_D1/CLK q0_reg[25]/D                   9.029         
ram_reg_0_15_30_35/RAMA_D1/CLK q0_reg[31]/D                   9.029         
ram_reg_0_15_36_41/RAMA_D1/CLK q0_reg[37]/D                   9.029         
ram_reg_0_15_42_47/RAMA_D1/CLK q0_reg[43]/D                   9.029         
ram_reg_0_15_6_11/RAMA_D1/CLK  q0_reg[7]/D                    9.029         
ram_reg_0_15_0_5/RAMA/CLK      q0_reg[0]/D                    9.034         
ram_reg_0_15_12_17/RAMA/CLK    q0_reg[12]/D                   9.034         
ram_reg_0_15_18_23/RAMA/CLK    q0_reg[18]/D                   9.034         
ram_reg_0_15_24_29/RAMA/CLK    q0_reg[24]/D                   9.034         
ram_reg_0_15_30_35/RAMA/CLK    q0_reg[30]/D                   9.034         
ram_reg_0_15_36_41/RAMA/CLK    q0_reg[36]/D                   9.034         
ram_reg_0_15_42_47/RAMA/CLK    q0_reg[42]/D                   9.034         
ram_reg_0_15_6_11/RAMA/CLK     q0_reg[6]/D                    9.034         
ram_reg_0_15_12_17/RAMB/CLK    q0_reg[14]/D                   9.036         
ram_reg_0_15_18_23/RAMB/CLK    q0_reg[20]/D                   9.036         
ram_reg_0_15_24_29/RAMB/CLK    q0_reg[26]/D                   9.036         
ram_reg_0_15_0_5/RAMB/CLK      q0_reg[2]/D                    9.036         
ram_reg_0_15_30_35/RAMB/CLK    q0_reg[32]/D                   9.036         
ram_reg_0_15_36_41/RAMB/CLK    q0_reg[38]/D                   9.036         
ram_reg_0_15_42_47/RAMB/CLK    q0_reg[44]/D                   9.036         
ram_reg_0_15_6_11/RAMB/CLK     q0_reg[8]/D                    9.036         
ram_reg_0_15_6_11/RAMC/CLK     q0_reg[10]/D                   9.043         
ram_reg_0_15_12_17/RAMC/CLK    q0_reg[16]/D                   9.043         
ram_reg_0_15_18_23/RAMC/CLK    q0_reg[22]/D                   9.043         
ram_reg_0_15_24_29/RAMC/CLK    q0_reg[28]/D                   9.043         
ram_reg_0_15_30_35/RAMC/CLK    q0_reg[34]/D                   9.043         
ram_reg_0_15_36_41/RAMC/CLK    q0_reg[40]/D                   9.043         
ram_reg_0_15_42_47/RAMC/CLK    q0_reg[46]/D                   9.043         
ram_reg_0_15_0_5/RAMC/CLK      q0_reg[4]/D                    9.043         



