// Seed: 484791496
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic id_3;
  logic id_4;
  reg   id_5;
  logic id_6;
  initial begin
    id_5 <= id_5;
    id_3 = 1;
  end
  type_11(
      1'b0, id_2, 1, 1
  );
  initial begin
    if (id_3) id_1 = id_5;
  end
  assign id_6 = 1;
endmodule
