#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x55cff26c7900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55cff26c70c0 .scope module, "cpu" "cpu" 3 26;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55cff27c8190_0 .net "alu_input1", 31 0, L_0x55cff2802a30;  1 drivers
v0x55cff27c8270_0 .net "alu_input2", 31 0, L_0x55cff2803740;  1 drivers
o0x7fd2896c1948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cff27c8330_0 .net "clk", 0 0, o0x7fd2896c1948;  0 drivers
v0x55cff27c83d0_0 .net "ex_alu_result", 31 0, L_0x55cff2804130;  1 drivers
v0x55cff27c84c0_0 .net "ex_branch_target", 31 0, L_0x55cff28042b0;  1 drivers
o0x7fd2896c19a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cff27c85d0_0 .net "ex_neg_flag", 0 0, o0x7fd2896c19a8;  0 drivers
v0x55cff27c8670_0 .net "ex_wb_alu_result", 31 0, v0x55cff27b02b0_0;  1 drivers
v0x55cff27c87a0_0 .net "ex_wb_mem_data", 31 0, v0x55cff27b0390_0;  1 drivers
v0x55cff27c8860_0 .net "ex_wb_mem_to_reg", 0 0, v0x55cff27b0470_0;  1 drivers
v0x55cff27c8990_0 .net "ex_wb_neg_flag", 0 0, v0x55cff27b0530_0;  1 drivers
v0x55cff27c8ac0_0 .net "ex_wb_rd", 5 0, v0x55cff27b06d0_0;  1 drivers
v0x55cff27c8b80_0 .net "ex_wb_reg_write", 0 0, v0x55cff27b07b0_0;  1 drivers
v0x55cff27c8c20_0 .net "ex_wb_zero_flag", 0 0, v0x55cff27b0950_0;  1 drivers
v0x55cff27c8d50_0 .net "ex_write_data", 31 0, L_0x55cff2804000;  1 drivers
v0x55cff27c8e10_0 .net "ex_zero_flag", 0 0, L_0x55cff2803cf0;  1 drivers
v0x55cff27c8eb0_0 .net "id_alu_op", 2 0, v0x55cff27b67c0_0;  1 drivers
v0x55cff27c8f70_0 .net "id_alu_src", 0 0, v0x55cff27b68a0_0;  1 drivers
v0x55cff27c9120_0 .net "id_branch", 0 0, v0x55cff27b6970_0;  1 drivers
v0x55cff27c91c0_0 .net "id_ex_alu_op", 2 0, v0x55cff27b3900_0;  1 drivers
v0x55cff27c9280_0 .net "id_ex_alu_src", 0 0, v0x55cff27b39f0_0;  1 drivers
v0x55cff27c9320_0 .net "id_ex_branch", 0 0, v0x55cff27b3ae0_0;  1 drivers
v0x55cff27c93c0_0 .net "id_ex_imm", 31 0, v0x55cff27b3b80_0;  1 drivers
v0x55cff27c9480_0 .net "id_ex_jump", 0 0, v0x55cff27b3c90_0;  1 drivers
v0x55cff27c9520_0 .net "id_ex_mem_to_reg", 0 0, v0x55cff27b3d50_0;  1 drivers
v0x55cff27c95c0_0 .net "id_ex_mem_write", 0 0, v0x55cff27b3df0_0;  1 drivers
v0x55cff27c96f0_0 .net "id_ex_pc", 31 0, v0x55cff27b3f30_0;  1 drivers
v0x55cff27c97b0_0 .net "id_ex_rd", 5 0, v0x55cff27b3ff0_0;  1 drivers
v0x55cff27c9870_0 .net "id_ex_reg_data1", 31 0, v0x55cff27b40b0_0;  1 drivers
v0x55cff27c9930_0 .net "id_ex_reg_data2", 31 0, v0x55cff27b4180_0;  1 drivers
v0x55cff27c9a40_0 .net "id_ex_reg_write", 0 0, v0x55cff27b4250_0;  1 drivers
v0x55cff27c9b30_0 .net "id_ex_rs", 5 0, v0x55cff27b4320_0;  1 drivers
v0x55cff27c9c40_0 .net "id_ex_rt", 5 0, v0x55cff27b43f0_0;  1 drivers
v0x55cff27c9d50_0 .net "id_imm", 31 0, v0x55cff27b7170_0;  1 drivers
v0x55cff27ca020_0 .net "id_jump", 0 0, v0x55cff27b6a70_0;  1 drivers
v0x55cff27ca0c0_0 .net "id_mem_to_reg", 0 0, v0x55cff27b6b40_0;  1 drivers
v0x55cff27ca160_0 .net "id_mem_write", 0 0, v0x55cff27b6c30_0;  1 drivers
v0x55cff27ca200_0 .net "id_pc", 31 0, L_0x55cff2800e60;  1 drivers
v0x55cff27ca310_0 .net "id_rd", 5 0, L_0x55cff2800fb0;  1 drivers
v0x55cff27ca420_0 .net "id_reg_data1", 31 0, L_0x55cff28014c0;  1 drivers
v0x55cff27ca4e0_0 .net "id_reg_data2", 31 0, L_0x55cff2801a70;  1 drivers
v0x55cff27ca5a0_0 .net "id_reg_write", 0 0, v0x55cff27b6da0_0;  1 drivers
v0x55cff27ca640_0 .net "id_rs", 5 0, L_0x55cff2800ed0;  1 drivers
v0x55cff27ca750_0 .net "id_rt", 5 0, L_0x55cff2800f40;  1 drivers
v0x55cff27ca860_0 .net "if_flush", 0 0, L_0x55cff2800870;  1 drivers
v0x55cff27ca950_0 .net "if_id_instr", 31 0, v0x55cff27bb780_0;  1 drivers
v0x55cff27caa10_0 .net "if_id_pc", 31 0, v0x55cff27bb970_0;  1 drivers
v0x55cff27caad0_0 .net "if_instr", 31 0, v0x55cff27bc880_0;  1 drivers
v0x55cff27cabe0_0 .net "if_next_pc", 31 0, L_0x55cff28006b0;  1 drivers
v0x55cff27caca0_0 .net "if_pc", 31 0, v0x55cff27c0c20_0;  1 drivers
v0x55cff27cad60_0 .net "mem_alu_result", 31 0, L_0x55cff2804350;  1 drivers
v0x55cff27cae20_0 .net "mem_mem_to_reg", 0 0, L_0x55cff2804760;  1 drivers
v0x55cff27caf10_0 .net "mem_neg_flag", 0 0, L_0x55cff2804630;  1 drivers
v0x55cff27cafb0_0 .net "mem_rd", 5 0, L_0x55cff28043c0;  1 drivers
v0x55cff27cb050_0 .net "mem_read_data", 31 0, v0x55cff27c5ab0_0;  1 drivers
v0x55cff27cb110_0 .net "mem_reg_write", 0 0, L_0x55cff28046f0;  1 drivers
v0x55cff27cb1b0_0 .net "mem_zero_flag", 0 0, L_0x55cff2804570;  1 drivers
v0x55cff27cb250_0 .net "neg_flag", 0 0, L_0x55cff2803e20;  1 drivers
o0x7fd2896c1a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cff27cb340_0 .net "rst", 0 0, o0x7fd2896c1a98;  0 drivers
v0x55cff27cb3e0_0 .net "wb_write_data", 31 0, L_0x55cff2804a00;  1 drivers
v0x55cff27cb480_0 .net "wb_write_en", 0 0, L_0x55cff2804bc0;  1 drivers
v0x55cff27cb520_0 .net "wb_write_reg", 5 0, L_0x55cff2804910;  1 drivers
L_0x55cff2800970 .part v0x55cff27bb780_0, 0, 4;
S_0x55cff2706f00 .scope module, "EX_STAGE" "ex_stage" 3 201, 4 24 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55cff277ddc0 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55cff2804000 .functor BUFZ 32, L_0x55cff2803740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd289678378 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55cff27ae400_0 .net/2u *"_ivl_0", 3 0, L_0x7fd289678378;  1 drivers
v0x55cff27ae4e0_0 .net *"_ivl_2", 0 0, L_0x55cff2803ec0;  1 drivers
L_0x7fd2896783c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cff27ae5a0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd2896783c0;  1 drivers
v0x55cff27ae690_0 .net *"_ivl_6", 31 0, L_0x55cff2803f60;  1 drivers
v0x55cff27ae770_0 .net "alu_op", 2 0, v0x55cff27b3900_0;  alias, 1 drivers
v0x55cff27ae880_0 .net "alu_operand_b", 31 0, L_0x55cff2803950;  1 drivers
v0x55cff27ae970_0 .net "alu_result_wire", 31 0, v0x55cff27ad6f0_0;  1 drivers
v0x55cff27aea30_0 .net "alu_src", 0 0, v0x55cff27b39f0_0;  alias, 1 drivers
v0x55cff27aeb00_0 .net "ex_alu_result", 31 0, L_0x55cff2804130;  alias, 1 drivers
v0x55cff27aec30_0 .net "ex_branch_target", 31 0, L_0x55cff28042b0;  alias, 1 drivers
v0x55cff27aed20_0 .net "ex_write_data", 31 0, L_0x55cff2804000;  alias, 1 drivers
v0x55cff27aede0_0 .net "id_ex_imm", 31 0, v0x55cff27b3b80_0;  alias, 1 drivers
v0x55cff27aeea0_0 .net "id_ex_mem_write", 0 0, v0x55cff27b3df0_0;  alias, 1 drivers
o0x7fd2896c16a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55cff27aef60_0 .net "id_ex_opcode", 3 0, o0x7fd2896c16a8;  0 drivers
v0x55cff27af040_0 .net "id_ex_pc", 31 0, v0x55cff27b3f30_0;  alias, 1 drivers
v0x55cff27af100_0 .net "id_ex_reg_data1", 31 0, L_0x55cff2802a30;  alias, 1 drivers
v0x55cff27af1d0_0 .net "id_ex_reg_data2", 31 0, L_0x55cff2803740;  alias, 1 drivers
v0x55cff27af2a0_0 .net "neg_flag", 0 0, L_0x55cff2803e20;  alias, 1 drivers
v0x55cff27af370_0 .net "zero_flag", 0 0, L_0x55cff2803cf0;  alias, 1 drivers
E_0x55cff2626860 .event anyedge, v0x55cff27ae0f0_0, v0x55cff27aeea0_0;
L_0x55cff2803ec0 .cmp/eq 4, o0x7fd2896c16a8, L_0x7fd289678378;
L_0x55cff2803f60 .arith/sum 32, v0x55cff27b3f30_0, L_0x7fd2896783c0;
L_0x55cff2804130 .functor MUXZ 32, v0x55cff27ad6f0_0, L_0x55cff2803f60, L_0x55cff2803ec0, C4<>;
S_0x55cff276c7b0 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55cff2706f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7fd289678330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27720d0_0 .net/2u *"_ivl_6", 31 0, L_0x7fd289678330;  1 drivers
v0x55cff2775580_0 .net "a", 31 0, L_0x55cff2802a30;  alias, 1 drivers
v0x55cff2756470_0 .net "alu_control", 2 0, v0x55cff27b3900_0;  alias, 1 drivers
v0x55cff2710500_0 .net "b", 31 0, L_0x55cff2803950;  alias, 1 drivers
v0x55cff2733800_0 .net "cmd_add", 0 0, L_0x55cff2803a80;  1 drivers
v0x55cff2736cb0_0 .net "cmd_neg", 0 0, L_0x55cff2803bb0;  1 drivers
v0x55cff27ad570_0 .net "cmd_sub", 0 0, L_0x55cff2803c50;  1 drivers
v0x55cff27ad630_0 .net "negative", 0 0, L_0x55cff2803e20;  alias, 1 drivers
v0x55cff27ad6f0_0 .var "result", 31 0;
v0x55cff27ad7d0_0 .net "zero", 0 0, L_0x55cff2803cf0;  alias, 1 drivers
E_0x55cff2607a00 .event anyedge, v0x55cff2756470_0, v0x55cff2775580_0, v0x55cff2710500_0;
L_0x55cff2803a80 .part v0x55cff27b3900_0, 2, 1;
L_0x55cff2803bb0 .part v0x55cff27b3900_0, 1, 1;
L_0x55cff2803c50 .part v0x55cff27b3900_0, 0, 1;
L_0x55cff2803cf0 .cmp/eq 32, v0x55cff27ad6f0_0, L_0x7fd289678330;
L_0x55cff2803e20 .part v0x55cff27ad6f0_0, 31, 1;
S_0x55cff27ad990 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55cff2706f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55cff27adb40_0 .net "in0", 31 0, L_0x55cff2803740;  alias, 1 drivers
v0x55cff27adc20_0 .net "in1", 31 0, v0x55cff27b3b80_0;  alias, 1 drivers
v0x55cff27add00_0 .net "out", 31 0, L_0x55cff2803950;  alias, 1 drivers
v0x55cff27adda0_0 .net "sel", 0 0, v0x55cff27b39f0_0;  alias, 1 drivers
L_0x55cff2803950 .functor MUXZ 32, L_0x55cff2803740, v0x55cff27b3b80_0, v0x55cff27b39f0_0, C4<>;
S_0x55cff27adec0 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55cff2706f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55cff27ae0f0_0 .net "a", 31 0, v0x55cff27b3f30_0;  alias, 1 drivers
v0x55cff27ae1f0_0 .net "b", 31 0, v0x55cff27b3b80_0;  alias, 1 drivers
v0x55cff27ae2b0_0 .net "out", 31 0, L_0x55cff28042b0;  alias, 1 drivers
L_0x55cff28042b0 .arith/sum 32, v0x55cff27b3f30_0, v0x55cff27b3b80_0;
S_0x55cff27af580 .scope module, "EX_WB_REG" "exwb" 3 217, 8 23 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55cff27af990_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27afa70_0 .net "ex_alu_result", 31 0, L_0x55cff2804130;  alias, 1 drivers
v0x55cff27afb60_0 .net "ex_mem_data", 31 0, L_0x55cff2804000;  alias, 1 drivers
v0x55cff27afc60_0 .net "ex_mem_to_reg", 0 0, v0x55cff27b3d50_0;  alias, 1 drivers
v0x55cff27afd00_0 .net "ex_neg_flag", 0 0, o0x7fd2896c19a8;  alias, 0 drivers
o0x7fd2896c19d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55cff27afdf0_0 .net "ex_opcode", 3 0, o0x7fd2896c19d8;  0 drivers
v0x55cff27afed0_0 .net "ex_rd", 5 0, v0x55cff27b3ff0_0;  alias, 1 drivers
v0x55cff27affb0_0 .net "ex_reg_write", 0 0, v0x55cff27b4250_0;  alias, 1 drivers
o0x7fd2896c1a68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cff27b0070_0 .net "ex_rt", 5 0, o0x7fd2896c1a68;  0 drivers
v0x55cff27b0150_0 .net "ex_zero_flag", 0 0, L_0x55cff2803cf0;  alias, 1 drivers
v0x55cff27b01f0_0 .net "rst", 0 0, o0x7fd2896c1a98;  alias, 0 drivers
v0x55cff27b02b0_0 .var "wb_alu_result", 31 0;
v0x55cff27b0390_0 .var "wb_mem_data", 31 0;
v0x55cff27b0470_0 .var "wb_mem_to_reg", 0 0;
v0x55cff27b0530_0 .var "wb_neg_flag", 0 0;
v0x55cff27b05f0_0 .var "wb_opcode", 3 0;
v0x55cff27b06d0_0 .var "wb_rd", 5 0;
v0x55cff27b07b0_0 .var "wb_reg_write", 0 0;
v0x55cff27b0870_0 .var "wb_rt", 5 0;
v0x55cff27b0950_0 .var "wb_zero_flag", 0 0;
E_0x55cff2626cd0 .event posedge, v0x55cff27af990_0;
S_0x55cff27b0c90 .scope module, "FORWARD_UNIT" "forwarding" 3 185, 9 27 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55cff2801e50 .functor AND 1, L_0x55cff2801d20, v0x55cff27b07b0_0, C4<1>, C4<1>;
L_0x55cff2802220 .functor AND 1, L_0x55cff2801e50, L_0x55cff28020e0, C4<1>, C4<1>;
L_0x55cff2802490 .functor AND 1, L_0x55cff2802330, L_0x55cff28046f0, C4<1>, C4<1>;
L_0x55cff28027a0 .functor AND 1, L_0x55cff2802490, L_0x55cff2802630, C4<1>, C4<1>;
L_0x55cff2802c50 .functor AND 1, L_0x55cff2802bb0, v0x55cff27b07b0_0, C4<1>, C4<1>;
L_0x55cff2802fd0 .functor AND 1, L_0x55cff2802c50, L_0x55cff2802f30, C4<1>, C4<1>;
L_0x55cff28031f0 .functor AND 1, L_0x55cff28030e0, L_0x55cff28046f0, C4<1>, C4<1>;
L_0x55cff2803180 .functor AND 1, L_0x55cff28031f0, L_0x55cff28033a0, C4<1>, C4<1>;
v0x55cff27b0fa0_0 .net *"_ivl_0", 0 0, L_0x55cff2801d20;  1 drivers
v0x55cff27b1060_0 .net *"_ivl_10", 0 0, L_0x55cff28020e0;  1 drivers
v0x55cff27b1120_0 .net *"_ivl_13", 0 0, L_0x55cff2802220;  1 drivers
v0x55cff27b11c0_0 .net *"_ivl_14", 0 0, L_0x55cff2802330;  1 drivers
v0x55cff27b1280_0 .net *"_ivl_17", 0 0, L_0x55cff2802490;  1 drivers
v0x55cff27b1390_0 .net *"_ivl_18", 31 0, L_0x55cff2802590;  1 drivers
L_0x7fd289678180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b1470_0 .net *"_ivl_21", 25 0, L_0x7fd289678180;  1 drivers
L_0x7fd2896781c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b1550_0 .net/2u *"_ivl_22", 31 0, L_0x7fd2896781c8;  1 drivers
v0x55cff27b1630_0 .net *"_ivl_24", 0 0, L_0x55cff2802630;  1 drivers
v0x55cff27b16f0_0 .net *"_ivl_27", 0 0, L_0x55cff28027a0;  1 drivers
v0x55cff27b17b0_0 .net *"_ivl_28", 31 0, L_0x55cff28028b0;  1 drivers
v0x55cff27b1890_0 .net *"_ivl_3", 0 0, L_0x55cff2801e50;  1 drivers
v0x55cff27b1950_0 .net *"_ivl_32", 0 0, L_0x55cff2802bb0;  1 drivers
v0x55cff27b1a10_0 .net *"_ivl_35", 0 0, L_0x55cff2802c50;  1 drivers
v0x55cff27b1ad0_0 .net *"_ivl_36", 31 0, L_0x55cff2802d10;  1 drivers
L_0x7fd289678210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b1bb0_0 .net *"_ivl_39", 25 0, L_0x7fd289678210;  1 drivers
v0x55cff27b1c90_0 .net *"_ivl_4", 31 0, L_0x55cff2801f80;  1 drivers
L_0x7fd289678258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b1d70_0 .net/2u *"_ivl_40", 31 0, L_0x7fd289678258;  1 drivers
v0x55cff27b1e50_0 .net *"_ivl_42", 0 0, L_0x55cff2802f30;  1 drivers
v0x55cff27b1f10_0 .net *"_ivl_45", 0 0, L_0x55cff2802fd0;  1 drivers
v0x55cff27b1fd0_0 .net *"_ivl_46", 0 0, L_0x55cff28030e0;  1 drivers
v0x55cff27b2090_0 .net *"_ivl_49", 0 0, L_0x55cff28031f0;  1 drivers
v0x55cff27b2150_0 .net *"_ivl_50", 31 0, L_0x55cff28032b0;  1 drivers
L_0x7fd2896782a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b2230_0 .net *"_ivl_53", 25 0, L_0x7fd2896782a0;  1 drivers
L_0x7fd2896782e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b2310_0 .net/2u *"_ivl_54", 31 0, L_0x7fd2896782e8;  1 drivers
v0x55cff27b23f0_0 .net *"_ivl_56", 0 0, L_0x55cff28033a0;  1 drivers
v0x55cff27b24b0_0 .net *"_ivl_59", 0 0, L_0x55cff2803180;  1 drivers
v0x55cff27b2570_0 .net *"_ivl_60", 31 0, L_0x55cff2803650;  1 drivers
L_0x7fd2896780f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b2650_0 .net *"_ivl_7", 25 0, L_0x7fd2896780f0;  1 drivers
L_0x7fd289678138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27b2730_0 .net/2u *"_ivl_8", 31 0, L_0x7fd289678138;  1 drivers
v0x55cff27b2810_0 .net "alu_input1", 31 0, L_0x55cff2802a30;  alias, 1 drivers
v0x55cff27b28d0_0 .net "alu_input2", 31 0, L_0x55cff2803740;  alias, 1 drivers
v0x55cff27b29e0_0 .net "ex_wb_alu_result", 31 0, v0x55cff27b02b0_0;  alias, 1 drivers
v0x55cff27b2aa0_0 .net "ex_wb_rd", 5 0, v0x55cff27b06d0_0;  alias, 1 drivers
v0x55cff27b2b40_0 .net "ex_wb_reg_write", 0 0, v0x55cff27b07b0_0;  alias, 1 drivers
v0x55cff27b2be0_0 .net "id_ex_reg_data1", 31 0, v0x55cff27b40b0_0;  alias, 1 drivers
v0x55cff27b2c80_0 .net "id_ex_reg_data2", 31 0, v0x55cff27b4180_0;  alias, 1 drivers
v0x55cff27b2d60_0 .net "id_ex_rs", 5 0, v0x55cff27b4320_0;  alias, 1 drivers
v0x55cff27b2e40_0 .net "id_ex_rt", 5 0, v0x55cff27b43f0_0;  alias, 1 drivers
v0x55cff27b2f20_0 .net "mem_alu_result", 31 0, L_0x55cff2804350;  alias, 1 drivers
v0x55cff27b3000_0 .net "mem_rd", 5 0, L_0x55cff28043c0;  alias, 1 drivers
v0x55cff27b30e0_0 .net "mem_reg_write", 0 0, L_0x55cff28046f0;  alias, 1 drivers
L_0x55cff2801d20 .cmp/eq 6, v0x55cff27b4320_0, v0x55cff27b06d0_0;
L_0x55cff2801f80 .concat [ 6 26 0 0], v0x55cff27b4320_0, L_0x7fd2896780f0;
L_0x55cff28020e0 .cmp/ne 32, L_0x55cff2801f80, L_0x7fd289678138;
L_0x55cff2802330 .cmp/eq 6, v0x55cff27b4320_0, L_0x55cff28043c0;
L_0x55cff2802590 .concat [ 6 26 0 0], v0x55cff27b4320_0, L_0x7fd289678180;
L_0x55cff2802630 .cmp/ne 32, L_0x55cff2802590, L_0x7fd2896781c8;
L_0x55cff28028b0 .functor MUXZ 32, v0x55cff27b40b0_0, L_0x55cff2804350, L_0x55cff28027a0, C4<>;
L_0x55cff2802a30 .functor MUXZ 32, L_0x55cff28028b0, v0x55cff27b02b0_0, L_0x55cff2802220, C4<>;
L_0x55cff2802bb0 .cmp/eq 6, v0x55cff27b43f0_0, v0x55cff27b06d0_0;
L_0x55cff2802d10 .concat [ 6 26 0 0], v0x55cff27b43f0_0, L_0x7fd289678210;
L_0x55cff2802f30 .cmp/ne 32, L_0x55cff2802d10, L_0x7fd289678258;
L_0x55cff28030e0 .cmp/eq 6, v0x55cff27b43f0_0, L_0x55cff28043c0;
L_0x55cff28032b0 .concat [ 6 26 0 0], v0x55cff27b43f0_0, L_0x7fd2896782a0;
L_0x55cff28033a0 .cmp/ne 32, L_0x55cff28032b0, L_0x7fd2896782e8;
L_0x55cff2803650 .functor MUXZ 32, v0x55cff27b4180_0, L_0x55cff2804350, L_0x55cff2803180, C4<>;
L_0x55cff2803740 .functor MUXZ 32, L_0x55cff2803650, v0x55cff27b02b0_0, L_0x55cff2802fd0, C4<>;
S_0x55cff27b3320 .scope module, "ID_EX_REG" "idex" 3 151, 10 23 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55cff27b3810_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27b3900_0 .var "ex_alu_op", 2 0;
v0x55cff27b39f0_0 .var "ex_alu_src", 0 0;
v0x55cff27b3ae0_0 .var "ex_branch", 0 0;
v0x55cff27b3b80_0 .var "ex_imm", 31 0;
v0x55cff27b3c90_0 .var "ex_jump", 0 0;
v0x55cff27b3d50_0 .var "ex_mem_to_reg", 0 0;
v0x55cff27b3df0_0 .var "ex_mem_write", 0 0;
v0x55cff27b3e90_0 .var "ex_opcode", 3 0;
v0x55cff27b3f30_0 .var "ex_pc", 31 0;
v0x55cff27b3ff0_0 .var "ex_rd", 5 0;
v0x55cff27b40b0_0 .var "ex_reg_data1", 31 0;
v0x55cff27b4180_0 .var "ex_reg_data2", 31 0;
v0x55cff27b4250_0 .var "ex_reg_write", 0 0;
v0x55cff27b4320_0 .var "ex_rs", 5 0;
v0x55cff27b43f0_0 .var "ex_rt", 5 0;
v0x55cff27b44c0_0 .net "id_alu_op", 2 0, v0x55cff27b67c0_0;  alias, 1 drivers
v0x55cff27b4670_0 .net "id_alu_src", 0 0, v0x55cff27b68a0_0;  alias, 1 drivers
v0x55cff27b4730_0 .net "id_branch", 0 0, v0x55cff27b6970_0;  alias, 1 drivers
v0x55cff27b47f0_0 .net "id_imm", 31 0, v0x55cff27b7170_0;  alias, 1 drivers
v0x55cff27b48d0_0 .net "id_jump", 0 0, v0x55cff27b6a70_0;  alias, 1 drivers
v0x55cff27b4990_0 .net "id_mem_to_reg", 0 0, v0x55cff27b6b40_0;  alias, 1 drivers
v0x55cff27b4a50_0 .net "id_mem_write", 0 0, v0x55cff27b6c30_0;  alias, 1 drivers
o0x7fd2896c2b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55cff27b4b10_0 .net "id_opcode", 3 0, o0x7fd2896c2b48;  0 drivers
v0x55cff27b4bf0_0 .net "id_pc", 31 0, L_0x55cff2800e60;  alias, 1 drivers
v0x55cff27b4cd0_0 .net "id_rd", 5 0, L_0x55cff2800fb0;  alias, 1 drivers
v0x55cff27b4db0_0 .net "id_reg_data1", 31 0, L_0x55cff28014c0;  alias, 1 drivers
v0x55cff27b4e90_0 .net "id_reg_data2", 31 0, L_0x55cff2801a70;  alias, 1 drivers
v0x55cff27b4f70_0 .net "id_reg_write", 0 0, v0x55cff27b6da0_0;  alias, 1 drivers
v0x55cff27b5030_0 .net "id_rs", 5 0, L_0x55cff2800ed0;  alias, 1 drivers
v0x55cff27b5110_0 .net "id_rt", 5 0, L_0x55cff2800f40;  alias, 1 drivers
v0x55cff27b51f0_0 .net "rst", 0 0, o0x7fd2896c1a98;  alias, 0 drivers
S_0x55cff27b57b0 .scope module, "ID_STAGE" "id_stage" 3 126, 11 23 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55cff2800e60 .functor BUFZ 32, v0x55cff27bb970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cff2800ed0 .functor BUFZ 6, L_0x55cff2800b40, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff2800f40 .functor BUFZ 6, L_0x55cff2800be0, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff2800fb0 .functor BUFZ 6, L_0x55cff2800c80, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff2801050 .functor BUFZ 4, L_0x55cff2800aa0, C4<0000>, C4<0000>, C4<0000>;
v0x55cff27b9980_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27b9a40_0 .net "id_alu_op", 2 0, v0x55cff27b67c0_0;  alias, 1 drivers
v0x55cff27b9b50_0 .net "id_alu_src", 0 0, v0x55cff27b68a0_0;  alias, 1 drivers
v0x55cff27b9c40_0 .net "id_branch", 0 0, v0x55cff27b6970_0;  alias, 1 drivers
v0x55cff27b9d30_0 .net "id_imm", 31 0, v0x55cff27b7170_0;  alias, 1 drivers
v0x55cff27b9e70_0 .net "id_jump", 0 0, v0x55cff27b6a70_0;  alias, 1 drivers
v0x55cff27b9f60_0 .net "id_mem_to_reg", 0 0, v0x55cff27b6b40_0;  alias, 1 drivers
v0x55cff27ba050_0 .net "id_mem_write", 0 0, v0x55cff27b6c30_0;  alias, 1 drivers
v0x55cff27ba140_0 .net "id_opcode", 3 0, L_0x55cff2801050;  1 drivers
v0x55cff27ba220_0 .net "id_pc", 31 0, L_0x55cff2800e60;  alias, 1 drivers
v0x55cff27ba2e0_0 .net "id_rd", 5 0, L_0x55cff2800fb0;  alias, 1 drivers
v0x55cff27ba380_0 .net "id_reg_data1", 31 0, L_0x55cff28014c0;  alias, 1 drivers
v0x55cff27ba420_0 .net "id_reg_data2", 31 0, L_0x55cff2801a70;  alias, 1 drivers
v0x55cff27ba530_0 .net "id_reg_write", 0 0, v0x55cff27b6da0_0;  alias, 1 drivers
v0x55cff27ba620_0 .net "id_rs", 5 0, L_0x55cff2800ed0;  alias, 1 drivers
v0x55cff27ba6e0_0 .net "id_rt", 5 0, L_0x55cff2800f40;  alias, 1 drivers
v0x55cff27ba780_0 .net "if_id_instr", 31 0, v0x55cff27bb780_0;  alias, 1 drivers
v0x55cff27ba930_0 .net "if_id_pc", 31 0, v0x55cff27bb970_0;  alias, 1 drivers
v0x55cff27ba9f0_0 .net "opcode", 3 0, L_0x55cff2800aa0;  1 drivers
v0x55cff27baab0_0 .net "rd", 5 0, L_0x55cff2800c80;  1 drivers
v0x55cff27bab70_0 .net "rs", 5 0, L_0x55cff2800b40;  1 drivers
v0x55cff27bac30_0 .net "rst", 0 0, o0x7fd2896c1a98;  alias, 0 drivers
v0x55cff27bacd0_0 .net "rt", 5 0, L_0x55cff2800be0;  1 drivers
v0x55cff27bad70_0 .net "wb_reg_write", 0 0, L_0x55cff2804bc0;  alias, 1 drivers
v0x55cff27bae10_0 .net "wb_write_data", 31 0, L_0x55cff2804a00;  alias, 1 drivers
v0x55cff27baeb0_0 .net "wb_write_reg", 5 0, L_0x55cff2804910;  alias, 1 drivers
E_0x55cff27b5c00 .event anyedge, v0x55cff27b6d00_0, v0x55cff27b7280_0, v0x55cff27baab0_0;
L_0x55cff2800aa0 .part v0x55cff27bb780_0, 0, 4;
L_0x55cff2800b40 .part v0x55cff27bb780_0, 10, 6;
L_0x55cff2800be0 .part v0x55cff27bb780_0, 4, 6;
L_0x55cff2800c80 .part v0x55cff27bb780_0, 16, 6;
S_0x55cff27b5c80 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55cff27b57b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55cff27b5e80 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55cff27b5ec0 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55cff27b5f00 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55cff27b5f40 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55cff27b5f80 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55cff27b5fc0 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55cff27b6000 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55cff27b6040 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55cff27b6080 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55cff27b60c0 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55cff27b6100 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55cff27b67c0_0 .var "alu_op", 2 0;
v0x55cff27b68a0_0 .var "alu_src", 0 0;
v0x55cff27b6970_0 .var "branch", 0 0;
v0x55cff27b6a70_0 .var "jump", 0 0;
v0x55cff27b6b40_0 .var "mem_to_reg", 0 0;
v0x55cff27b6c30_0 .var "mem_write", 0 0;
v0x55cff27b6d00_0 .net "opcode", 3 0, L_0x55cff2800aa0;  alias, 1 drivers
v0x55cff27b6da0_0 .var "reg_write", 0 0;
E_0x55cff27b6760 .event anyedge, v0x55cff27b6d00_0;
S_0x55cff27b6f00 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55cff27b57b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55cff27b7170_0 .var "imm_out", 31 0;
v0x55cff27b7280_0 .net "instruction", 31 0, v0x55cff27bb780_0;  alias, 1 drivers
E_0x55cff27b70f0 .event anyedge, v0x55cff27b7280_0;
S_0x55cff27b73a0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55cff27b57b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55cff2801280 .functor AND 1, L_0x55cff2804bc0, L_0x55cff28010c0, C4<1>, C4<1>;
L_0x55cff2801830 .functor AND 1, L_0x55cff2804bc0, L_0x55cff2801700, C4<1>, C4<1>;
v0x55cff27b8aa0_1 .array/port v0x55cff27b8aa0, 1;
L_0x55cff2801c40 .functor BUFZ 32, v0x55cff27b8aa0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cff27b8aa0_2 .array/port v0x55cff27b8aa0, 2;
L_0x55cff2801cb0 .functor BUFZ 32, v0x55cff27b8aa0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cff27b79d0_0 .net *"_ivl_0", 0 0, L_0x55cff28010c0;  1 drivers
v0x55cff27b7ab0_0 .net *"_ivl_12", 0 0, L_0x55cff2801700;  1 drivers
v0x55cff27b7b70_0 .net *"_ivl_15", 0 0, L_0x55cff2801830;  1 drivers
v0x55cff27b7c40_0 .net *"_ivl_16", 31 0, L_0x55cff28018a0;  1 drivers
v0x55cff27b7d20_0 .net *"_ivl_18", 7 0, L_0x55cff2801980;  1 drivers
L_0x7fd2896780a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cff27b7e50_0 .net *"_ivl_21", 1 0, L_0x7fd2896780a8;  1 drivers
v0x55cff27b7f30_0 .net *"_ivl_3", 0 0, L_0x55cff2801280;  1 drivers
v0x55cff27b7ff0_0 .net *"_ivl_4", 31 0, L_0x55cff2801380;  1 drivers
v0x55cff27b80d0_0 .net *"_ivl_6", 7 0, L_0x55cff2801420;  1 drivers
L_0x7fd289678060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cff27b81b0_0 .net *"_ivl_9", 1 0, L_0x7fd289678060;  1 drivers
v0x55cff27b8290_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27b8330_0 .net "debug_r1", 31 0, L_0x55cff2801c40;  1 drivers
v0x55cff27b8410_0 .net "debug_r2", 31 0, L_0x55cff2801cb0;  1 drivers
v0x55cff27b84f0_0 .var/i "i", 31 0;
v0x55cff27b85d0_0 .net "read_data1", 31 0, L_0x55cff28014c0;  alias, 1 drivers
v0x55cff27b8690_0 .net "read_data2", 31 0, L_0x55cff2801a70;  alias, 1 drivers
v0x55cff27b8730_0 .net "read_reg1", 5 0, L_0x55cff2800b40;  alias, 1 drivers
v0x55cff27b8900_0 .net "read_reg2", 5 0, L_0x55cff2800be0;  alias, 1 drivers
v0x55cff27b89e0_0 .net "reg_write_en", 0 0, L_0x55cff2804bc0;  alias, 1 drivers
v0x55cff27b8aa0 .array "registers", 63 0, 31 0;
v0x55cff27b9570_0 .net "rst", 0 0, o0x7fd2896c1a98;  alias, 0 drivers
v0x55cff27b9660_0 .net "write_data", 31 0, L_0x55cff2804a00;  alias, 1 drivers
v0x55cff27b9740_0 .net "write_reg", 5 0, L_0x55cff2804910;  alias, 1 drivers
E_0x55cff27b75b0 .event posedge, v0x55cff27b01f0_0, v0x55cff27af990_0;
L_0x55cff28010c0 .cmp/eq 6, L_0x55cff2804910, L_0x55cff2800b40;
L_0x55cff2801380 .array/port v0x55cff27b8aa0, L_0x55cff2801420;
L_0x55cff2801420 .concat [ 6 2 0 0], L_0x55cff2800b40, L_0x7fd289678060;
L_0x55cff28014c0 .functor MUXZ 32, L_0x55cff2801380, L_0x55cff2804a00, L_0x55cff2801280, C4<>;
L_0x55cff2801700 .cmp/eq 6, L_0x55cff2804910, L_0x55cff2800be0;
L_0x55cff28018a0 .array/port v0x55cff27b8aa0, L_0x55cff2801980;
L_0x55cff2801980 .concat [ 6 2 0 0], L_0x55cff2800be0, L_0x7fd2896780a8;
L_0x55cff2801a70 .functor MUXZ 32, L_0x55cff28018a0, L_0x55cff2804a00, L_0x55cff2801830, C4<>;
S_0x55cff27b75f0 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55cff27b73a0;
 .timescale -9 -12;
v0x55cff27b77f0_0 .var "reg_index", 5 0;
v0x55cff27b78f0_0 .var "reg_value", 31 0;
TD_cpu.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55cff27b78f0_0;
    %load/vec4 v0x55cff27b77f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55cff27b8aa0, 4, 0;
    %end;
S_0x55cff27bb1d0 .scope module, "IF_ID_REG" "ifid" 3 116, 15 23 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55cff27bb510_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27bb5d0_0 .net "flush", 0 0, L_0x55cff2800870;  alias, 1 drivers
v0x55cff27bb690_0 .net "instr_in", 31 0, v0x55cff27bc880_0;  alias, 1 drivers
v0x55cff27bb780_0 .var "instr_out", 31 0;
v0x55cff27bb840_0 .net "pc_in", 31 0, v0x55cff27c0c20_0;  alias, 1 drivers
v0x55cff27bb970_0 .var "pc_out", 31 0;
E_0x55cff27bb490 .event negedge, v0x55cff27af990_0;
S_0x55cff27bbb10 .scope module, "IF_IMEM_INST" "im" 3 111, 16 22 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55cff27bbcf0 .param/l "MEM_SIZE" 0 16 26, +C4<00000000000000000000000100000000>;
v0x55cff27bc6b0_0 .net "address", 31 0, v0x55cff27c0c20_0;  alias, 1 drivers
v0x55cff27bc7c0_0 .var/i "i", 31 0;
v0x55cff27bc880_0 .var "instruction", 31 0;
v0x55cff27bc980 .array "mem", 255 0, 31 0;
v0x55cff27bc980_0 .array/port v0x55cff27bc980, 0;
v0x55cff27bc980_1 .array/port v0x55cff27bc980, 1;
v0x55cff27bc980_2 .array/port v0x55cff27bc980, 2;
E_0x55cff27bbe40/0 .event anyedge, v0x55cff27bb840_0, v0x55cff27bc980_0, v0x55cff27bc980_1, v0x55cff27bc980_2;
v0x55cff27bc980_3 .array/port v0x55cff27bc980, 3;
v0x55cff27bc980_4 .array/port v0x55cff27bc980, 4;
v0x55cff27bc980_5 .array/port v0x55cff27bc980, 5;
v0x55cff27bc980_6 .array/port v0x55cff27bc980, 6;
E_0x55cff27bbe40/1 .event anyedge, v0x55cff27bc980_3, v0x55cff27bc980_4, v0x55cff27bc980_5, v0x55cff27bc980_6;
v0x55cff27bc980_7 .array/port v0x55cff27bc980, 7;
v0x55cff27bc980_8 .array/port v0x55cff27bc980, 8;
v0x55cff27bc980_9 .array/port v0x55cff27bc980, 9;
v0x55cff27bc980_10 .array/port v0x55cff27bc980, 10;
E_0x55cff27bbe40/2 .event anyedge, v0x55cff27bc980_7, v0x55cff27bc980_8, v0x55cff27bc980_9, v0x55cff27bc980_10;
v0x55cff27bc980_11 .array/port v0x55cff27bc980, 11;
v0x55cff27bc980_12 .array/port v0x55cff27bc980, 12;
v0x55cff27bc980_13 .array/port v0x55cff27bc980, 13;
v0x55cff27bc980_14 .array/port v0x55cff27bc980, 14;
E_0x55cff27bbe40/3 .event anyedge, v0x55cff27bc980_11, v0x55cff27bc980_12, v0x55cff27bc980_13, v0x55cff27bc980_14;
v0x55cff27bc980_15 .array/port v0x55cff27bc980, 15;
v0x55cff27bc980_16 .array/port v0x55cff27bc980, 16;
v0x55cff27bc980_17 .array/port v0x55cff27bc980, 17;
v0x55cff27bc980_18 .array/port v0x55cff27bc980, 18;
E_0x55cff27bbe40/4 .event anyedge, v0x55cff27bc980_15, v0x55cff27bc980_16, v0x55cff27bc980_17, v0x55cff27bc980_18;
v0x55cff27bc980_19 .array/port v0x55cff27bc980, 19;
v0x55cff27bc980_20 .array/port v0x55cff27bc980, 20;
v0x55cff27bc980_21 .array/port v0x55cff27bc980, 21;
v0x55cff27bc980_22 .array/port v0x55cff27bc980, 22;
E_0x55cff27bbe40/5 .event anyedge, v0x55cff27bc980_19, v0x55cff27bc980_20, v0x55cff27bc980_21, v0x55cff27bc980_22;
v0x55cff27bc980_23 .array/port v0x55cff27bc980, 23;
v0x55cff27bc980_24 .array/port v0x55cff27bc980, 24;
v0x55cff27bc980_25 .array/port v0x55cff27bc980, 25;
v0x55cff27bc980_26 .array/port v0x55cff27bc980, 26;
E_0x55cff27bbe40/6 .event anyedge, v0x55cff27bc980_23, v0x55cff27bc980_24, v0x55cff27bc980_25, v0x55cff27bc980_26;
v0x55cff27bc980_27 .array/port v0x55cff27bc980, 27;
v0x55cff27bc980_28 .array/port v0x55cff27bc980, 28;
v0x55cff27bc980_29 .array/port v0x55cff27bc980, 29;
v0x55cff27bc980_30 .array/port v0x55cff27bc980, 30;
E_0x55cff27bbe40/7 .event anyedge, v0x55cff27bc980_27, v0x55cff27bc980_28, v0x55cff27bc980_29, v0x55cff27bc980_30;
v0x55cff27bc980_31 .array/port v0x55cff27bc980, 31;
v0x55cff27bc980_32 .array/port v0x55cff27bc980, 32;
v0x55cff27bc980_33 .array/port v0x55cff27bc980, 33;
v0x55cff27bc980_34 .array/port v0x55cff27bc980, 34;
E_0x55cff27bbe40/8 .event anyedge, v0x55cff27bc980_31, v0x55cff27bc980_32, v0x55cff27bc980_33, v0x55cff27bc980_34;
v0x55cff27bc980_35 .array/port v0x55cff27bc980, 35;
v0x55cff27bc980_36 .array/port v0x55cff27bc980, 36;
v0x55cff27bc980_37 .array/port v0x55cff27bc980, 37;
v0x55cff27bc980_38 .array/port v0x55cff27bc980, 38;
E_0x55cff27bbe40/9 .event anyedge, v0x55cff27bc980_35, v0x55cff27bc980_36, v0x55cff27bc980_37, v0x55cff27bc980_38;
v0x55cff27bc980_39 .array/port v0x55cff27bc980, 39;
v0x55cff27bc980_40 .array/port v0x55cff27bc980, 40;
v0x55cff27bc980_41 .array/port v0x55cff27bc980, 41;
v0x55cff27bc980_42 .array/port v0x55cff27bc980, 42;
E_0x55cff27bbe40/10 .event anyedge, v0x55cff27bc980_39, v0x55cff27bc980_40, v0x55cff27bc980_41, v0x55cff27bc980_42;
v0x55cff27bc980_43 .array/port v0x55cff27bc980, 43;
v0x55cff27bc980_44 .array/port v0x55cff27bc980, 44;
v0x55cff27bc980_45 .array/port v0x55cff27bc980, 45;
v0x55cff27bc980_46 .array/port v0x55cff27bc980, 46;
E_0x55cff27bbe40/11 .event anyedge, v0x55cff27bc980_43, v0x55cff27bc980_44, v0x55cff27bc980_45, v0x55cff27bc980_46;
v0x55cff27bc980_47 .array/port v0x55cff27bc980, 47;
v0x55cff27bc980_48 .array/port v0x55cff27bc980, 48;
v0x55cff27bc980_49 .array/port v0x55cff27bc980, 49;
v0x55cff27bc980_50 .array/port v0x55cff27bc980, 50;
E_0x55cff27bbe40/12 .event anyedge, v0x55cff27bc980_47, v0x55cff27bc980_48, v0x55cff27bc980_49, v0x55cff27bc980_50;
v0x55cff27bc980_51 .array/port v0x55cff27bc980, 51;
v0x55cff27bc980_52 .array/port v0x55cff27bc980, 52;
v0x55cff27bc980_53 .array/port v0x55cff27bc980, 53;
v0x55cff27bc980_54 .array/port v0x55cff27bc980, 54;
E_0x55cff27bbe40/13 .event anyedge, v0x55cff27bc980_51, v0x55cff27bc980_52, v0x55cff27bc980_53, v0x55cff27bc980_54;
v0x55cff27bc980_55 .array/port v0x55cff27bc980, 55;
v0x55cff27bc980_56 .array/port v0x55cff27bc980, 56;
v0x55cff27bc980_57 .array/port v0x55cff27bc980, 57;
v0x55cff27bc980_58 .array/port v0x55cff27bc980, 58;
E_0x55cff27bbe40/14 .event anyedge, v0x55cff27bc980_55, v0x55cff27bc980_56, v0x55cff27bc980_57, v0x55cff27bc980_58;
v0x55cff27bc980_59 .array/port v0x55cff27bc980, 59;
v0x55cff27bc980_60 .array/port v0x55cff27bc980, 60;
v0x55cff27bc980_61 .array/port v0x55cff27bc980, 61;
v0x55cff27bc980_62 .array/port v0x55cff27bc980, 62;
E_0x55cff27bbe40/15 .event anyedge, v0x55cff27bc980_59, v0x55cff27bc980_60, v0x55cff27bc980_61, v0x55cff27bc980_62;
v0x55cff27bc980_63 .array/port v0x55cff27bc980, 63;
v0x55cff27bc980_64 .array/port v0x55cff27bc980, 64;
v0x55cff27bc980_65 .array/port v0x55cff27bc980, 65;
v0x55cff27bc980_66 .array/port v0x55cff27bc980, 66;
E_0x55cff27bbe40/16 .event anyedge, v0x55cff27bc980_63, v0x55cff27bc980_64, v0x55cff27bc980_65, v0x55cff27bc980_66;
v0x55cff27bc980_67 .array/port v0x55cff27bc980, 67;
v0x55cff27bc980_68 .array/port v0x55cff27bc980, 68;
v0x55cff27bc980_69 .array/port v0x55cff27bc980, 69;
v0x55cff27bc980_70 .array/port v0x55cff27bc980, 70;
E_0x55cff27bbe40/17 .event anyedge, v0x55cff27bc980_67, v0x55cff27bc980_68, v0x55cff27bc980_69, v0x55cff27bc980_70;
v0x55cff27bc980_71 .array/port v0x55cff27bc980, 71;
v0x55cff27bc980_72 .array/port v0x55cff27bc980, 72;
v0x55cff27bc980_73 .array/port v0x55cff27bc980, 73;
v0x55cff27bc980_74 .array/port v0x55cff27bc980, 74;
E_0x55cff27bbe40/18 .event anyedge, v0x55cff27bc980_71, v0x55cff27bc980_72, v0x55cff27bc980_73, v0x55cff27bc980_74;
v0x55cff27bc980_75 .array/port v0x55cff27bc980, 75;
v0x55cff27bc980_76 .array/port v0x55cff27bc980, 76;
v0x55cff27bc980_77 .array/port v0x55cff27bc980, 77;
v0x55cff27bc980_78 .array/port v0x55cff27bc980, 78;
E_0x55cff27bbe40/19 .event anyedge, v0x55cff27bc980_75, v0x55cff27bc980_76, v0x55cff27bc980_77, v0x55cff27bc980_78;
v0x55cff27bc980_79 .array/port v0x55cff27bc980, 79;
v0x55cff27bc980_80 .array/port v0x55cff27bc980, 80;
v0x55cff27bc980_81 .array/port v0x55cff27bc980, 81;
v0x55cff27bc980_82 .array/port v0x55cff27bc980, 82;
E_0x55cff27bbe40/20 .event anyedge, v0x55cff27bc980_79, v0x55cff27bc980_80, v0x55cff27bc980_81, v0x55cff27bc980_82;
v0x55cff27bc980_83 .array/port v0x55cff27bc980, 83;
v0x55cff27bc980_84 .array/port v0x55cff27bc980, 84;
v0x55cff27bc980_85 .array/port v0x55cff27bc980, 85;
v0x55cff27bc980_86 .array/port v0x55cff27bc980, 86;
E_0x55cff27bbe40/21 .event anyedge, v0x55cff27bc980_83, v0x55cff27bc980_84, v0x55cff27bc980_85, v0x55cff27bc980_86;
v0x55cff27bc980_87 .array/port v0x55cff27bc980, 87;
v0x55cff27bc980_88 .array/port v0x55cff27bc980, 88;
v0x55cff27bc980_89 .array/port v0x55cff27bc980, 89;
v0x55cff27bc980_90 .array/port v0x55cff27bc980, 90;
E_0x55cff27bbe40/22 .event anyedge, v0x55cff27bc980_87, v0x55cff27bc980_88, v0x55cff27bc980_89, v0x55cff27bc980_90;
v0x55cff27bc980_91 .array/port v0x55cff27bc980, 91;
v0x55cff27bc980_92 .array/port v0x55cff27bc980, 92;
v0x55cff27bc980_93 .array/port v0x55cff27bc980, 93;
v0x55cff27bc980_94 .array/port v0x55cff27bc980, 94;
E_0x55cff27bbe40/23 .event anyedge, v0x55cff27bc980_91, v0x55cff27bc980_92, v0x55cff27bc980_93, v0x55cff27bc980_94;
v0x55cff27bc980_95 .array/port v0x55cff27bc980, 95;
v0x55cff27bc980_96 .array/port v0x55cff27bc980, 96;
v0x55cff27bc980_97 .array/port v0x55cff27bc980, 97;
v0x55cff27bc980_98 .array/port v0x55cff27bc980, 98;
E_0x55cff27bbe40/24 .event anyedge, v0x55cff27bc980_95, v0x55cff27bc980_96, v0x55cff27bc980_97, v0x55cff27bc980_98;
v0x55cff27bc980_99 .array/port v0x55cff27bc980, 99;
v0x55cff27bc980_100 .array/port v0x55cff27bc980, 100;
v0x55cff27bc980_101 .array/port v0x55cff27bc980, 101;
v0x55cff27bc980_102 .array/port v0x55cff27bc980, 102;
E_0x55cff27bbe40/25 .event anyedge, v0x55cff27bc980_99, v0x55cff27bc980_100, v0x55cff27bc980_101, v0x55cff27bc980_102;
v0x55cff27bc980_103 .array/port v0x55cff27bc980, 103;
v0x55cff27bc980_104 .array/port v0x55cff27bc980, 104;
v0x55cff27bc980_105 .array/port v0x55cff27bc980, 105;
v0x55cff27bc980_106 .array/port v0x55cff27bc980, 106;
E_0x55cff27bbe40/26 .event anyedge, v0x55cff27bc980_103, v0x55cff27bc980_104, v0x55cff27bc980_105, v0x55cff27bc980_106;
v0x55cff27bc980_107 .array/port v0x55cff27bc980, 107;
v0x55cff27bc980_108 .array/port v0x55cff27bc980, 108;
v0x55cff27bc980_109 .array/port v0x55cff27bc980, 109;
v0x55cff27bc980_110 .array/port v0x55cff27bc980, 110;
E_0x55cff27bbe40/27 .event anyedge, v0x55cff27bc980_107, v0x55cff27bc980_108, v0x55cff27bc980_109, v0x55cff27bc980_110;
v0x55cff27bc980_111 .array/port v0x55cff27bc980, 111;
v0x55cff27bc980_112 .array/port v0x55cff27bc980, 112;
v0x55cff27bc980_113 .array/port v0x55cff27bc980, 113;
v0x55cff27bc980_114 .array/port v0x55cff27bc980, 114;
E_0x55cff27bbe40/28 .event anyedge, v0x55cff27bc980_111, v0x55cff27bc980_112, v0x55cff27bc980_113, v0x55cff27bc980_114;
v0x55cff27bc980_115 .array/port v0x55cff27bc980, 115;
v0x55cff27bc980_116 .array/port v0x55cff27bc980, 116;
v0x55cff27bc980_117 .array/port v0x55cff27bc980, 117;
v0x55cff27bc980_118 .array/port v0x55cff27bc980, 118;
E_0x55cff27bbe40/29 .event anyedge, v0x55cff27bc980_115, v0x55cff27bc980_116, v0x55cff27bc980_117, v0x55cff27bc980_118;
v0x55cff27bc980_119 .array/port v0x55cff27bc980, 119;
v0x55cff27bc980_120 .array/port v0x55cff27bc980, 120;
v0x55cff27bc980_121 .array/port v0x55cff27bc980, 121;
v0x55cff27bc980_122 .array/port v0x55cff27bc980, 122;
E_0x55cff27bbe40/30 .event anyedge, v0x55cff27bc980_119, v0x55cff27bc980_120, v0x55cff27bc980_121, v0x55cff27bc980_122;
v0x55cff27bc980_123 .array/port v0x55cff27bc980, 123;
v0x55cff27bc980_124 .array/port v0x55cff27bc980, 124;
v0x55cff27bc980_125 .array/port v0x55cff27bc980, 125;
v0x55cff27bc980_126 .array/port v0x55cff27bc980, 126;
E_0x55cff27bbe40/31 .event anyedge, v0x55cff27bc980_123, v0x55cff27bc980_124, v0x55cff27bc980_125, v0x55cff27bc980_126;
v0x55cff27bc980_127 .array/port v0x55cff27bc980, 127;
v0x55cff27bc980_128 .array/port v0x55cff27bc980, 128;
v0x55cff27bc980_129 .array/port v0x55cff27bc980, 129;
v0x55cff27bc980_130 .array/port v0x55cff27bc980, 130;
E_0x55cff27bbe40/32 .event anyedge, v0x55cff27bc980_127, v0x55cff27bc980_128, v0x55cff27bc980_129, v0x55cff27bc980_130;
v0x55cff27bc980_131 .array/port v0x55cff27bc980, 131;
v0x55cff27bc980_132 .array/port v0x55cff27bc980, 132;
v0x55cff27bc980_133 .array/port v0x55cff27bc980, 133;
v0x55cff27bc980_134 .array/port v0x55cff27bc980, 134;
E_0x55cff27bbe40/33 .event anyedge, v0x55cff27bc980_131, v0x55cff27bc980_132, v0x55cff27bc980_133, v0x55cff27bc980_134;
v0x55cff27bc980_135 .array/port v0x55cff27bc980, 135;
v0x55cff27bc980_136 .array/port v0x55cff27bc980, 136;
v0x55cff27bc980_137 .array/port v0x55cff27bc980, 137;
v0x55cff27bc980_138 .array/port v0x55cff27bc980, 138;
E_0x55cff27bbe40/34 .event anyedge, v0x55cff27bc980_135, v0x55cff27bc980_136, v0x55cff27bc980_137, v0x55cff27bc980_138;
v0x55cff27bc980_139 .array/port v0x55cff27bc980, 139;
v0x55cff27bc980_140 .array/port v0x55cff27bc980, 140;
v0x55cff27bc980_141 .array/port v0x55cff27bc980, 141;
v0x55cff27bc980_142 .array/port v0x55cff27bc980, 142;
E_0x55cff27bbe40/35 .event anyedge, v0x55cff27bc980_139, v0x55cff27bc980_140, v0x55cff27bc980_141, v0x55cff27bc980_142;
v0x55cff27bc980_143 .array/port v0x55cff27bc980, 143;
v0x55cff27bc980_144 .array/port v0x55cff27bc980, 144;
v0x55cff27bc980_145 .array/port v0x55cff27bc980, 145;
v0x55cff27bc980_146 .array/port v0x55cff27bc980, 146;
E_0x55cff27bbe40/36 .event anyedge, v0x55cff27bc980_143, v0x55cff27bc980_144, v0x55cff27bc980_145, v0x55cff27bc980_146;
v0x55cff27bc980_147 .array/port v0x55cff27bc980, 147;
v0x55cff27bc980_148 .array/port v0x55cff27bc980, 148;
v0x55cff27bc980_149 .array/port v0x55cff27bc980, 149;
v0x55cff27bc980_150 .array/port v0x55cff27bc980, 150;
E_0x55cff27bbe40/37 .event anyedge, v0x55cff27bc980_147, v0x55cff27bc980_148, v0x55cff27bc980_149, v0x55cff27bc980_150;
v0x55cff27bc980_151 .array/port v0x55cff27bc980, 151;
v0x55cff27bc980_152 .array/port v0x55cff27bc980, 152;
v0x55cff27bc980_153 .array/port v0x55cff27bc980, 153;
v0x55cff27bc980_154 .array/port v0x55cff27bc980, 154;
E_0x55cff27bbe40/38 .event anyedge, v0x55cff27bc980_151, v0x55cff27bc980_152, v0x55cff27bc980_153, v0x55cff27bc980_154;
v0x55cff27bc980_155 .array/port v0x55cff27bc980, 155;
v0x55cff27bc980_156 .array/port v0x55cff27bc980, 156;
v0x55cff27bc980_157 .array/port v0x55cff27bc980, 157;
v0x55cff27bc980_158 .array/port v0x55cff27bc980, 158;
E_0x55cff27bbe40/39 .event anyedge, v0x55cff27bc980_155, v0x55cff27bc980_156, v0x55cff27bc980_157, v0x55cff27bc980_158;
v0x55cff27bc980_159 .array/port v0x55cff27bc980, 159;
v0x55cff27bc980_160 .array/port v0x55cff27bc980, 160;
v0x55cff27bc980_161 .array/port v0x55cff27bc980, 161;
v0x55cff27bc980_162 .array/port v0x55cff27bc980, 162;
E_0x55cff27bbe40/40 .event anyedge, v0x55cff27bc980_159, v0x55cff27bc980_160, v0x55cff27bc980_161, v0x55cff27bc980_162;
v0x55cff27bc980_163 .array/port v0x55cff27bc980, 163;
v0x55cff27bc980_164 .array/port v0x55cff27bc980, 164;
v0x55cff27bc980_165 .array/port v0x55cff27bc980, 165;
v0x55cff27bc980_166 .array/port v0x55cff27bc980, 166;
E_0x55cff27bbe40/41 .event anyedge, v0x55cff27bc980_163, v0x55cff27bc980_164, v0x55cff27bc980_165, v0x55cff27bc980_166;
v0x55cff27bc980_167 .array/port v0x55cff27bc980, 167;
v0x55cff27bc980_168 .array/port v0x55cff27bc980, 168;
v0x55cff27bc980_169 .array/port v0x55cff27bc980, 169;
v0x55cff27bc980_170 .array/port v0x55cff27bc980, 170;
E_0x55cff27bbe40/42 .event anyedge, v0x55cff27bc980_167, v0x55cff27bc980_168, v0x55cff27bc980_169, v0x55cff27bc980_170;
v0x55cff27bc980_171 .array/port v0x55cff27bc980, 171;
v0x55cff27bc980_172 .array/port v0x55cff27bc980, 172;
v0x55cff27bc980_173 .array/port v0x55cff27bc980, 173;
v0x55cff27bc980_174 .array/port v0x55cff27bc980, 174;
E_0x55cff27bbe40/43 .event anyedge, v0x55cff27bc980_171, v0x55cff27bc980_172, v0x55cff27bc980_173, v0x55cff27bc980_174;
v0x55cff27bc980_175 .array/port v0x55cff27bc980, 175;
v0x55cff27bc980_176 .array/port v0x55cff27bc980, 176;
v0x55cff27bc980_177 .array/port v0x55cff27bc980, 177;
v0x55cff27bc980_178 .array/port v0x55cff27bc980, 178;
E_0x55cff27bbe40/44 .event anyedge, v0x55cff27bc980_175, v0x55cff27bc980_176, v0x55cff27bc980_177, v0x55cff27bc980_178;
v0x55cff27bc980_179 .array/port v0x55cff27bc980, 179;
v0x55cff27bc980_180 .array/port v0x55cff27bc980, 180;
v0x55cff27bc980_181 .array/port v0x55cff27bc980, 181;
v0x55cff27bc980_182 .array/port v0x55cff27bc980, 182;
E_0x55cff27bbe40/45 .event anyedge, v0x55cff27bc980_179, v0x55cff27bc980_180, v0x55cff27bc980_181, v0x55cff27bc980_182;
v0x55cff27bc980_183 .array/port v0x55cff27bc980, 183;
v0x55cff27bc980_184 .array/port v0x55cff27bc980, 184;
v0x55cff27bc980_185 .array/port v0x55cff27bc980, 185;
v0x55cff27bc980_186 .array/port v0x55cff27bc980, 186;
E_0x55cff27bbe40/46 .event anyedge, v0x55cff27bc980_183, v0x55cff27bc980_184, v0x55cff27bc980_185, v0x55cff27bc980_186;
v0x55cff27bc980_187 .array/port v0x55cff27bc980, 187;
v0x55cff27bc980_188 .array/port v0x55cff27bc980, 188;
v0x55cff27bc980_189 .array/port v0x55cff27bc980, 189;
v0x55cff27bc980_190 .array/port v0x55cff27bc980, 190;
E_0x55cff27bbe40/47 .event anyedge, v0x55cff27bc980_187, v0x55cff27bc980_188, v0x55cff27bc980_189, v0x55cff27bc980_190;
v0x55cff27bc980_191 .array/port v0x55cff27bc980, 191;
v0x55cff27bc980_192 .array/port v0x55cff27bc980, 192;
v0x55cff27bc980_193 .array/port v0x55cff27bc980, 193;
v0x55cff27bc980_194 .array/port v0x55cff27bc980, 194;
E_0x55cff27bbe40/48 .event anyedge, v0x55cff27bc980_191, v0x55cff27bc980_192, v0x55cff27bc980_193, v0x55cff27bc980_194;
v0x55cff27bc980_195 .array/port v0x55cff27bc980, 195;
v0x55cff27bc980_196 .array/port v0x55cff27bc980, 196;
v0x55cff27bc980_197 .array/port v0x55cff27bc980, 197;
v0x55cff27bc980_198 .array/port v0x55cff27bc980, 198;
E_0x55cff27bbe40/49 .event anyedge, v0x55cff27bc980_195, v0x55cff27bc980_196, v0x55cff27bc980_197, v0x55cff27bc980_198;
v0x55cff27bc980_199 .array/port v0x55cff27bc980, 199;
v0x55cff27bc980_200 .array/port v0x55cff27bc980, 200;
v0x55cff27bc980_201 .array/port v0x55cff27bc980, 201;
v0x55cff27bc980_202 .array/port v0x55cff27bc980, 202;
E_0x55cff27bbe40/50 .event anyedge, v0x55cff27bc980_199, v0x55cff27bc980_200, v0x55cff27bc980_201, v0x55cff27bc980_202;
v0x55cff27bc980_203 .array/port v0x55cff27bc980, 203;
v0x55cff27bc980_204 .array/port v0x55cff27bc980, 204;
v0x55cff27bc980_205 .array/port v0x55cff27bc980, 205;
v0x55cff27bc980_206 .array/port v0x55cff27bc980, 206;
E_0x55cff27bbe40/51 .event anyedge, v0x55cff27bc980_203, v0x55cff27bc980_204, v0x55cff27bc980_205, v0x55cff27bc980_206;
v0x55cff27bc980_207 .array/port v0x55cff27bc980, 207;
v0x55cff27bc980_208 .array/port v0x55cff27bc980, 208;
v0x55cff27bc980_209 .array/port v0x55cff27bc980, 209;
v0x55cff27bc980_210 .array/port v0x55cff27bc980, 210;
E_0x55cff27bbe40/52 .event anyedge, v0x55cff27bc980_207, v0x55cff27bc980_208, v0x55cff27bc980_209, v0x55cff27bc980_210;
v0x55cff27bc980_211 .array/port v0x55cff27bc980, 211;
v0x55cff27bc980_212 .array/port v0x55cff27bc980, 212;
v0x55cff27bc980_213 .array/port v0x55cff27bc980, 213;
v0x55cff27bc980_214 .array/port v0x55cff27bc980, 214;
E_0x55cff27bbe40/53 .event anyedge, v0x55cff27bc980_211, v0x55cff27bc980_212, v0x55cff27bc980_213, v0x55cff27bc980_214;
v0x55cff27bc980_215 .array/port v0x55cff27bc980, 215;
v0x55cff27bc980_216 .array/port v0x55cff27bc980, 216;
v0x55cff27bc980_217 .array/port v0x55cff27bc980, 217;
v0x55cff27bc980_218 .array/port v0x55cff27bc980, 218;
E_0x55cff27bbe40/54 .event anyedge, v0x55cff27bc980_215, v0x55cff27bc980_216, v0x55cff27bc980_217, v0x55cff27bc980_218;
v0x55cff27bc980_219 .array/port v0x55cff27bc980, 219;
v0x55cff27bc980_220 .array/port v0x55cff27bc980, 220;
v0x55cff27bc980_221 .array/port v0x55cff27bc980, 221;
v0x55cff27bc980_222 .array/port v0x55cff27bc980, 222;
E_0x55cff27bbe40/55 .event anyedge, v0x55cff27bc980_219, v0x55cff27bc980_220, v0x55cff27bc980_221, v0x55cff27bc980_222;
v0x55cff27bc980_223 .array/port v0x55cff27bc980, 223;
v0x55cff27bc980_224 .array/port v0x55cff27bc980, 224;
v0x55cff27bc980_225 .array/port v0x55cff27bc980, 225;
v0x55cff27bc980_226 .array/port v0x55cff27bc980, 226;
E_0x55cff27bbe40/56 .event anyedge, v0x55cff27bc980_223, v0x55cff27bc980_224, v0x55cff27bc980_225, v0x55cff27bc980_226;
v0x55cff27bc980_227 .array/port v0x55cff27bc980, 227;
v0x55cff27bc980_228 .array/port v0x55cff27bc980, 228;
v0x55cff27bc980_229 .array/port v0x55cff27bc980, 229;
v0x55cff27bc980_230 .array/port v0x55cff27bc980, 230;
E_0x55cff27bbe40/57 .event anyedge, v0x55cff27bc980_227, v0x55cff27bc980_228, v0x55cff27bc980_229, v0x55cff27bc980_230;
v0x55cff27bc980_231 .array/port v0x55cff27bc980, 231;
v0x55cff27bc980_232 .array/port v0x55cff27bc980, 232;
v0x55cff27bc980_233 .array/port v0x55cff27bc980, 233;
v0x55cff27bc980_234 .array/port v0x55cff27bc980, 234;
E_0x55cff27bbe40/58 .event anyedge, v0x55cff27bc980_231, v0x55cff27bc980_232, v0x55cff27bc980_233, v0x55cff27bc980_234;
v0x55cff27bc980_235 .array/port v0x55cff27bc980, 235;
v0x55cff27bc980_236 .array/port v0x55cff27bc980, 236;
v0x55cff27bc980_237 .array/port v0x55cff27bc980, 237;
v0x55cff27bc980_238 .array/port v0x55cff27bc980, 238;
E_0x55cff27bbe40/59 .event anyedge, v0x55cff27bc980_235, v0x55cff27bc980_236, v0x55cff27bc980_237, v0x55cff27bc980_238;
v0x55cff27bc980_239 .array/port v0x55cff27bc980, 239;
v0x55cff27bc980_240 .array/port v0x55cff27bc980, 240;
v0x55cff27bc980_241 .array/port v0x55cff27bc980, 241;
v0x55cff27bc980_242 .array/port v0x55cff27bc980, 242;
E_0x55cff27bbe40/60 .event anyedge, v0x55cff27bc980_239, v0x55cff27bc980_240, v0x55cff27bc980_241, v0x55cff27bc980_242;
v0x55cff27bc980_243 .array/port v0x55cff27bc980, 243;
v0x55cff27bc980_244 .array/port v0x55cff27bc980, 244;
v0x55cff27bc980_245 .array/port v0x55cff27bc980, 245;
v0x55cff27bc980_246 .array/port v0x55cff27bc980, 246;
E_0x55cff27bbe40/61 .event anyedge, v0x55cff27bc980_243, v0x55cff27bc980_244, v0x55cff27bc980_245, v0x55cff27bc980_246;
v0x55cff27bc980_247 .array/port v0x55cff27bc980, 247;
v0x55cff27bc980_248 .array/port v0x55cff27bc980, 248;
v0x55cff27bc980_249 .array/port v0x55cff27bc980, 249;
v0x55cff27bc980_250 .array/port v0x55cff27bc980, 250;
E_0x55cff27bbe40/62 .event anyedge, v0x55cff27bc980_247, v0x55cff27bc980_248, v0x55cff27bc980_249, v0x55cff27bc980_250;
v0x55cff27bc980_251 .array/port v0x55cff27bc980, 251;
v0x55cff27bc980_252 .array/port v0x55cff27bc980, 252;
v0x55cff27bc980_253 .array/port v0x55cff27bc980, 253;
v0x55cff27bc980_254 .array/port v0x55cff27bc980, 254;
E_0x55cff27bbe40/63 .event anyedge, v0x55cff27bc980_251, v0x55cff27bc980_252, v0x55cff27bc980_253, v0x55cff27bc980_254;
v0x55cff27bc980_255 .array/port v0x55cff27bc980, 255;
E_0x55cff27bbe40/64 .event anyedge, v0x55cff27bc980_255;
E_0x55cff27bbe40 .event/or E_0x55cff27bbe40/0, E_0x55cff27bbe40/1, E_0x55cff27bbe40/2, E_0x55cff27bbe40/3, E_0x55cff27bbe40/4, E_0x55cff27bbe40/5, E_0x55cff27bbe40/6, E_0x55cff27bbe40/7, E_0x55cff27bbe40/8, E_0x55cff27bbe40/9, E_0x55cff27bbe40/10, E_0x55cff27bbe40/11, E_0x55cff27bbe40/12, E_0x55cff27bbe40/13, E_0x55cff27bbe40/14, E_0x55cff27bbe40/15, E_0x55cff27bbe40/16, E_0x55cff27bbe40/17, E_0x55cff27bbe40/18, E_0x55cff27bbe40/19, E_0x55cff27bbe40/20, E_0x55cff27bbe40/21, E_0x55cff27bbe40/22, E_0x55cff27bbe40/23, E_0x55cff27bbe40/24, E_0x55cff27bbe40/25, E_0x55cff27bbe40/26, E_0x55cff27bbe40/27, E_0x55cff27bbe40/28, E_0x55cff27bbe40/29, E_0x55cff27bbe40/30, E_0x55cff27bbe40/31, E_0x55cff27bbe40/32, E_0x55cff27bbe40/33, E_0x55cff27bbe40/34, E_0x55cff27bbe40/35, E_0x55cff27bbe40/36, E_0x55cff27bbe40/37, E_0x55cff27bbe40/38, E_0x55cff27bbe40/39, E_0x55cff27bbe40/40, E_0x55cff27bbe40/41, E_0x55cff27bbe40/42, E_0x55cff27bbe40/43, E_0x55cff27bbe40/44, E_0x55cff27bbe40/45, E_0x55cff27bbe40/46, E_0x55cff27bbe40/47, E_0x55cff27bbe40/48, E_0x55cff27bbe40/49, E_0x55cff27bbe40/50, E_0x55cff27bbe40/51, E_0x55cff27bbe40/52, E_0x55cff27bbe40/53, E_0x55cff27bbe40/54, E_0x55cff27bbe40/55, E_0x55cff27bbe40/56, E_0x55cff27bbe40/57, E_0x55cff27bbe40/58, E_0x55cff27bbe40/59, E_0x55cff27bbe40/60, E_0x55cff27bbe40/61, E_0x55cff27bbe40/62, E_0x55cff27bbe40/63, E_0x55cff27bbe40/64;
S_0x55cff27bf290 .scope module, "IF_STAGE" "if_stage" 3 94, 17 24 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55cff2756350 .functor AND 1, v0x55cff27b3ae0_0, v0x55cff27bf910_0, C4<1>, C4<1>;
L_0x55cff28005a0 .functor OR 1, v0x55cff27b3c90_0, L_0x55cff2756350, C4<0>, C4<0>;
L_0x55cff2800870 .functor BUFZ 1, L_0x55cff28005a0, C4<0>, C4<0>, C4<0>;
v0x55cff27c0eb0_0 .net *"_ivl_2", 0 0, L_0x55cff2756350;  1 drivers
v0x55cff27c0fb0_0 .net "branch", 0 0, v0x55cff27b3ae0_0;  alias, 1 drivers
v0x55cff27c1070_0 .net "branch_taken", 0 0, v0x55cff27bf910_0;  1 drivers
v0x55cff27c1170_0 .net "branch_target", 31 0, L_0x55cff28042b0;  alias, 1 drivers
v0x55cff27c1210_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27c12b0_0 .net "flush", 0 0, L_0x55cff2800870;  alias, 1 drivers
v0x55cff27c1350_0 .net "id_opcode", 3 0, L_0x55cff2800970;  1 drivers
v0x55cff27c1420_0 .net "id_pc", 31 0, v0x55cff27bb970_0;  alias, 1 drivers
v0x55cff27c1510_0 .net "jump", 0 0, v0x55cff27b3c90_0;  alias, 1 drivers
v0x55cff27c1640_0 .net "next_pc", 31 0, L_0x55cff28006b0;  alias, 1 drivers
v0x55cff27c16e0_0 .net "pc_mux_sel", 0 0, L_0x55cff28005a0;  1 drivers
v0x55cff27c1780_0 .net "pc_out", 31 0, v0x55cff27c0c20_0;  alias, 1 drivers
v0x55cff27c18b0_0 .net "pc_plus_one", 31 0, L_0x55cff27f0440;  1 drivers
v0x55cff27c1950_0 .net "prev_neg_flag", 0 0, v0x55cff27b0530_0;  alias, 1 drivers
v0x55cff27c1a40_0 .net "prev_zero_flag", 0 0, v0x55cff27b0950_0;  alias, 1 drivers
v0x55cff27c1b30_0 .net "rst", 0 0, o0x7fd2896c1a98;  alias, 0 drivers
S_0x55cff27bf5a0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55cff27bf290;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55cff27bbd90 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55cff27bbdd0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55cff27bf910_0 .var "branch_taken", 0 0;
v0x55cff27bf9f0_0 .net "neg_flag", 0 0, v0x55cff27b0530_0;  alias, 1 drivers
v0x55cff27bfae0_0 .net "opcode", 3 0, L_0x55cff2800970;  alias, 1 drivers
v0x55cff27bfbb0_0 .net "zero_flag", 0 0, v0x55cff27b0950_0;  alias, 1 drivers
E_0x55cff27bf8b0 .event anyedge, v0x55cff27bfae0_0, v0x55cff27b0950_0, v0x55cff27b0530_0;
S_0x55cff27bfcf0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55cff27bf290;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55cff27bff40_0 .net "a", 31 0, v0x55cff27c0c20_0;  alias, 1 drivers
L_0x7fd289678018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cff27c0070_0 .net "b", 31 0, L_0x7fd289678018;  1 drivers
v0x55cff27c0150_0 .net "out", 31 0, L_0x55cff27f0440;  alias, 1 drivers
L_0x55cff27f0440 .arith/sum 32, v0x55cff27c0c20_0, L_0x7fd289678018;
S_0x55cff27c0290 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55cff27bf290;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55cff27c04a0_0 .net "in0", 31 0, L_0x55cff27f0440;  alias, 1 drivers
v0x55cff27c0570_0 .net "in1", 31 0, L_0x55cff28042b0;  alias, 1 drivers
v0x55cff27c0660_0 .net "out", 31 0, L_0x55cff28006b0;  alias, 1 drivers
v0x55cff27c0720_0 .net "sel", 0 0, L_0x55cff28005a0;  alias, 1 drivers
L_0x55cff28006b0 .functor MUXZ 32, L_0x55cff27f0440, L_0x55cff28042b0, L_0x55cff28005a0, C4<>;
S_0x55cff27c0890 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55cff27bf290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55cff27c0a70_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27c0b30_0 .net "pc_in", 31 0, L_0x55cff28006b0;  alias, 1 drivers
v0x55cff27c0c20_0 .var "pc_out", 31 0;
v0x55cff27c0cf0_0 .net "rst", 0 0, o0x7fd2896c1a98;  alias, 0 drivers
S_0x55cff27c1d80 .scope module, "MEM_STAGE" "mem_stage" 3 237, 20 23 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55cff2804350 .functor BUFZ 32, v0x55cff27b02b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cff28043c0 .functor BUFZ 6, v0x55cff27b06d0_0, C4<000000>, C4<000000>, C4<000000>;
o0x7fd2896cb5a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
L_0x55cff2804430 .functor BUFZ 6, o0x7fd2896cb5a8, C4<000000>, C4<000000>, C4<000000>;
o0x7fd2896cb578 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55cff28044a0 .functor BUFZ 4, o0x7fd2896cb578, C4<0000>, C4<0000>, C4<0000>;
L_0x55cff2804570 .functor BUFZ 1, v0x55cff27b0950_0, C4<0>, C4<0>, C4<0>;
L_0x55cff2804630 .functor BUFZ 1, v0x55cff27b0530_0, C4<0>, C4<0>, C4<0>;
L_0x55cff28046f0 .functor BUFZ 1, v0x55cff27b07b0_0, C4<0>, C4<0>, C4<0>;
L_0x55cff2804760 .functor BUFZ 1, v0x55cff27b0470_0, C4<0>, C4<0>, C4<0>;
v0x55cff27c5cd0_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27c5ea0_0 .net "ex_alu_result", 31 0, v0x55cff27b02b0_0;  alias, 1 drivers
v0x55cff27c5f60_0 .net "ex_mem_to_reg", 0 0, v0x55cff27b0470_0;  alias, 1 drivers
v0x55cff27c6000_0 .net "ex_mem_write", 0 0, v0x55cff27b3df0_0;  alias, 1 drivers
v0x55cff27c60a0_0 .net "ex_neg_flag", 0 0, v0x55cff27b0530_0;  alias, 1 drivers
v0x55cff27c6190_0 .net "ex_opcode", 3 0, o0x7fd2896cb578;  0 drivers
v0x55cff27c6230_0 .net "ex_rd", 5 0, v0x55cff27b06d0_0;  alias, 1 drivers
v0x55cff27c6340_0 .net "ex_reg_write", 0 0, v0x55cff27b07b0_0;  alias, 1 drivers
v0x55cff27c6430_0 .net "ex_rt", 5 0, o0x7fd2896cb5a8;  0 drivers
v0x55cff27c6510_0 .net "ex_write_data", 31 0, v0x55cff27b0390_0;  alias, 1 drivers
v0x55cff27c65d0_0 .net "ex_zero_flag", 0 0, v0x55cff27b0950_0;  alias, 1 drivers
v0x55cff27c6670_0 .net "mem_alu_result", 31 0, L_0x55cff2804350;  alias, 1 drivers
v0x55cff27c6730_0 .net "mem_mem_to_reg", 0 0, L_0x55cff2804760;  alias, 1 drivers
v0x55cff27c67d0_0 .net "mem_neg_flag", 0 0, L_0x55cff2804630;  alias, 1 drivers
v0x55cff27c6890_0 .net "mem_opcode", 3 0, L_0x55cff28044a0;  1 drivers
v0x55cff27c6970_0 .net "mem_rd", 5 0, L_0x55cff28043c0;  alias, 1 drivers
v0x55cff27c6a30_0 .net "mem_read_data", 31 0, v0x55cff27c5ab0_0;  alias, 1 drivers
v0x55cff27c6be0_0 .net "mem_reg_write", 0 0, L_0x55cff28046f0;  alias, 1 drivers
v0x55cff27c6c80_0 .net "mem_rt", 5 0, L_0x55cff2804430;  1 drivers
v0x55cff27c6d20_0 .net "mem_zero_flag", 0 0, L_0x55cff2804570;  alias, 1 drivers
S_0x55cff27c21e0 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55cff27c1d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55cff27c2390 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55cff27c2e10_0 .net "address", 31 0, v0x55cff27b02b0_0;  alias, 1 drivers
v0x55cff27c2f40_0 .net "clk", 0 0, o0x7fd2896c1948;  alias, 0 drivers
v0x55cff27c3000_0 .var/i "i", 31 0;
v0x55cff27c30a0 .array "mem", 255 0, 31 0;
v0x55cff27c5970_0 .net "mem_write", 0 0, v0x55cff27b3df0_0;  alias, 1 drivers
v0x55cff27c5ab0_0 .var "read_data", 31 0;
v0x55cff27c5b90_0 .net "write_data", 31 0, v0x55cff27b0390_0;  alias, 1 drivers
E_0x55cff27c2540 .event posedge, v0x55cff27aeea0_0, v0x55cff27af990_0;
v0x55cff27c30a0_0 .array/port v0x55cff27c30a0, 0;
v0x55cff27c30a0_1 .array/port v0x55cff27c30a0, 1;
v0x55cff27c30a0_2 .array/port v0x55cff27c30a0, 2;
E_0x55cff27c25c0/0 .event anyedge, v0x55cff27b02b0_0, v0x55cff27c30a0_0, v0x55cff27c30a0_1, v0x55cff27c30a0_2;
v0x55cff27c30a0_3 .array/port v0x55cff27c30a0, 3;
v0x55cff27c30a0_4 .array/port v0x55cff27c30a0, 4;
v0x55cff27c30a0_5 .array/port v0x55cff27c30a0, 5;
v0x55cff27c30a0_6 .array/port v0x55cff27c30a0, 6;
E_0x55cff27c25c0/1 .event anyedge, v0x55cff27c30a0_3, v0x55cff27c30a0_4, v0x55cff27c30a0_5, v0x55cff27c30a0_6;
v0x55cff27c30a0_7 .array/port v0x55cff27c30a0, 7;
v0x55cff27c30a0_8 .array/port v0x55cff27c30a0, 8;
v0x55cff27c30a0_9 .array/port v0x55cff27c30a0, 9;
v0x55cff27c30a0_10 .array/port v0x55cff27c30a0, 10;
E_0x55cff27c25c0/2 .event anyedge, v0x55cff27c30a0_7, v0x55cff27c30a0_8, v0x55cff27c30a0_9, v0x55cff27c30a0_10;
v0x55cff27c30a0_11 .array/port v0x55cff27c30a0, 11;
v0x55cff27c30a0_12 .array/port v0x55cff27c30a0, 12;
v0x55cff27c30a0_13 .array/port v0x55cff27c30a0, 13;
v0x55cff27c30a0_14 .array/port v0x55cff27c30a0, 14;
E_0x55cff27c25c0/3 .event anyedge, v0x55cff27c30a0_11, v0x55cff27c30a0_12, v0x55cff27c30a0_13, v0x55cff27c30a0_14;
v0x55cff27c30a0_15 .array/port v0x55cff27c30a0, 15;
v0x55cff27c30a0_16 .array/port v0x55cff27c30a0, 16;
v0x55cff27c30a0_17 .array/port v0x55cff27c30a0, 17;
v0x55cff27c30a0_18 .array/port v0x55cff27c30a0, 18;
E_0x55cff27c25c0/4 .event anyedge, v0x55cff27c30a0_15, v0x55cff27c30a0_16, v0x55cff27c30a0_17, v0x55cff27c30a0_18;
v0x55cff27c30a0_19 .array/port v0x55cff27c30a0, 19;
v0x55cff27c30a0_20 .array/port v0x55cff27c30a0, 20;
v0x55cff27c30a0_21 .array/port v0x55cff27c30a0, 21;
v0x55cff27c30a0_22 .array/port v0x55cff27c30a0, 22;
E_0x55cff27c25c0/5 .event anyedge, v0x55cff27c30a0_19, v0x55cff27c30a0_20, v0x55cff27c30a0_21, v0x55cff27c30a0_22;
v0x55cff27c30a0_23 .array/port v0x55cff27c30a0, 23;
v0x55cff27c30a0_24 .array/port v0x55cff27c30a0, 24;
v0x55cff27c30a0_25 .array/port v0x55cff27c30a0, 25;
v0x55cff27c30a0_26 .array/port v0x55cff27c30a0, 26;
E_0x55cff27c25c0/6 .event anyedge, v0x55cff27c30a0_23, v0x55cff27c30a0_24, v0x55cff27c30a0_25, v0x55cff27c30a0_26;
v0x55cff27c30a0_27 .array/port v0x55cff27c30a0, 27;
v0x55cff27c30a0_28 .array/port v0x55cff27c30a0, 28;
v0x55cff27c30a0_29 .array/port v0x55cff27c30a0, 29;
v0x55cff27c30a0_30 .array/port v0x55cff27c30a0, 30;
E_0x55cff27c25c0/7 .event anyedge, v0x55cff27c30a0_27, v0x55cff27c30a0_28, v0x55cff27c30a0_29, v0x55cff27c30a0_30;
v0x55cff27c30a0_31 .array/port v0x55cff27c30a0, 31;
v0x55cff27c30a0_32 .array/port v0x55cff27c30a0, 32;
v0x55cff27c30a0_33 .array/port v0x55cff27c30a0, 33;
v0x55cff27c30a0_34 .array/port v0x55cff27c30a0, 34;
E_0x55cff27c25c0/8 .event anyedge, v0x55cff27c30a0_31, v0x55cff27c30a0_32, v0x55cff27c30a0_33, v0x55cff27c30a0_34;
v0x55cff27c30a0_35 .array/port v0x55cff27c30a0, 35;
v0x55cff27c30a0_36 .array/port v0x55cff27c30a0, 36;
v0x55cff27c30a0_37 .array/port v0x55cff27c30a0, 37;
v0x55cff27c30a0_38 .array/port v0x55cff27c30a0, 38;
E_0x55cff27c25c0/9 .event anyedge, v0x55cff27c30a0_35, v0x55cff27c30a0_36, v0x55cff27c30a0_37, v0x55cff27c30a0_38;
v0x55cff27c30a0_39 .array/port v0x55cff27c30a0, 39;
v0x55cff27c30a0_40 .array/port v0x55cff27c30a0, 40;
v0x55cff27c30a0_41 .array/port v0x55cff27c30a0, 41;
v0x55cff27c30a0_42 .array/port v0x55cff27c30a0, 42;
E_0x55cff27c25c0/10 .event anyedge, v0x55cff27c30a0_39, v0x55cff27c30a0_40, v0x55cff27c30a0_41, v0x55cff27c30a0_42;
v0x55cff27c30a0_43 .array/port v0x55cff27c30a0, 43;
v0x55cff27c30a0_44 .array/port v0x55cff27c30a0, 44;
v0x55cff27c30a0_45 .array/port v0x55cff27c30a0, 45;
v0x55cff27c30a0_46 .array/port v0x55cff27c30a0, 46;
E_0x55cff27c25c0/11 .event anyedge, v0x55cff27c30a0_43, v0x55cff27c30a0_44, v0x55cff27c30a0_45, v0x55cff27c30a0_46;
v0x55cff27c30a0_47 .array/port v0x55cff27c30a0, 47;
v0x55cff27c30a0_48 .array/port v0x55cff27c30a0, 48;
v0x55cff27c30a0_49 .array/port v0x55cff27c30a0, 49;
v0x55cff27c30a0_50 .array/port v0x55cff27c30a0, 50;
E_0x55cff27c25c0/12 .event anyedge, v0x55cff27c30a0_47, v0x55cff27c30a0_48, v0x55cff27c30a0_49, v0x55cff27c30a0_50;
v0x55cff27c30a0_51 .array/port v0x55cff27c30a0, 51;
v0x55cff27c30a0_52 .array/port v0x55cff27c30a0, 52;
v0x55cff27c30a0_53 .array/port v0x55cff27c30a0, 53;
v0x55cff27c30a0_54 .array/port v0x55cff27c30a0, 54;
E_0x55cff27c25c0/13 .event anyedge, v0x55cff27c30a0_51, v0x55cff27c30a0_52, v0x55cff27c30a0_53, v0x55cff27c30a0_54;
v0x55cff27c30a0_55 .array/port v0x55cff27c30a0, 55;
v0x55cff27c30a0_56 .array/port v0x55cff27c30a0, 56;
v0x55cff27c30a0_57 .array/port v0x55cff27c30a0, 57;
v0x55cff27c30a0_58 .array/port v0x55cff27c30a0, 58;
E_0x55cff27c25c0/14 .event anyedge, v0x55cff27c30a0_55, v0x55cff27c30a0_56, v0x55cff27c30a0_57, v0x55cff27c30a0_58;
v0x55cff27c30a0_59 .array/port v0x55cff27c30a0, 59;
v0x55cff27c30a0_60 .array/port v0x55cff27c30a0, 60;
v0x55cff27c30a0_61 .array/port v0x55cff27c30a0, 61;
v0x55cff27c30a0_62 .array/port v0x55cff27c30a0, 62;
E_0x55cff27c25c0/15 .event anyedge, v0x55cff27c30a0_59, v0x55cff27c30a0_60, v0x55cff27c30a0_61, v0x55cff27c30a0_62;
v0x55cff27c30a0_63 .array/port v0x55cff27c30a0, 63;
v0x55cff27c30a0_64 .array/port v0x55cff27c30a0, 64;
v0x55cff27c30a0_65 .array/port v0x55cff27c30a0, 65;
v0x55cff27c30a0_66 .array/port v0x55cff27c30a0, 66;
E_0x55cff27c25c0/16 .event anyedge, v0x55cff27c30a0_63, v0x55cff27c30a0_64, v0x55cff27c30a0_65, v0x55cff27c30a0_66;
v0x55cff27c30a0_67 .array/port v0x55cff27c30a0, 67;
v0x55cff27c30a0_68 .array/port v0x55cff27c30a0, 68;
v0x55cff27c30a0_69 .array/port v0x55cff27c30a0, 69;
v0x55cff27c30a0_70 .array/port v0x55cff27c30a0, 70;
E_0x55cff27c25c0/17 .event anyedge, v0x55cff27c30a0_67, v0x55cff27c30a0_68, v0x55cff27c30a0_69, v0x55cff27c30a0_70;
v0x55cff27c30a0_71 .array/port v0x55cff27c30a0, 71;
v0x55cff27c30a0_72 .array/port v0x55cff27c30a0, 72;
v0x55cff27c30a0_73 .array/port v0x55cff27c30a0, 73;
v0x55cff27c30a0_74 .array/port v0x55cff27c30a0, 74;
E_0x55cff27c25c0/18 .event anyedge, v0x55cff27c30a0_71, v0x55cff27c30a0_72, v0x55cff27c30a0_73, v0x55cff27c30a0_74;
v0x55cff27c30a0_75 .array/port v0x55cff27c30a0, 75;
v0x55cff27c30a0_76 .array/port v0x55cff27c30a0, 76;
v0x55cff27c30a0_77 .array/port v0x55cff27c30a0, 77;
v0x55cff27c30a0_78 .array/port v0x55cff27c30a0, 78;
E_0x55cff27c25c0/19 .event anyedge, v0x55cff27c30a0_75, v0x55cff27c30a0_76, v0x55cff27c30a0_77, v0x55cff27c30a0_78;
v0x55cff27c30a0_79 .array/port v0x55cff27c30a0, 79;
v0x55cff27c30a0_80 .array/port v0x55cff27c30a0, 80;
v0x55cff27c30a0_81 .array/port v0x55cff27c30a0, 81;
v0x55cff27c30a0_82 .array/port v0x55cff27c30a0, 82;
E_0x55cff27c25c0/20 .event anyedge, v0x55cff27c30a0_79, v0x55cff27c30a0_80, v0x55cff27c30a0_81, v0x55cff27c30a0_82;
v0x55cff27c30a0_83 .array/port v0x55cff27c30a0, 83;
v0x55cff27c30a0_84 .array/port v0x55cff27c30a0, 84;
v0x55cff27c30a0_85 .array/port v0x55cff27c30a0, 85;
v0x55cff27c30a0_86 .array/port v0x55cff27c30a0, 86;
E_0x55cff27c25c0/21 .event anyedge, v0x55cff27c30a0_83, v0x55cff27c30a0_84, v0x55cff27c30a0_85, v0x55cff27c30a0_86;
v0x55cff27c30a0_87 .array/port v0x55cff27c30a0, 87;
v0x55cff27c30a0_88 .array/port v0x55cff27c30a0, 88;
v0x55cff27c30a0_89 .array/port v0x55cff27c30a0, 89;
v0x55cff27c30a0_90 .array/port v0x55cff27c30a0, 90;
E_0x55cff27c25c0/22 .event anyedge, v0x55cff27c30a0_87, v0x55cff27c30a0_88, v0x55cff27c30a0_89, v0x55cff27c30a0_90;
v0x55cff27c30a0_91 .array/port v0x55cff27c30a0, 91;
v0x55cff27c30a0_92 .array/port v0x55cff27c30a0, 92;
v0x55cff27c30a0_93 .array/port v0x55cff27c30a0, 93;
v0x55cff27c30a0_94 .array/port v0x55cff27c30a0, 94;
E_0x55cff27c25c0/23 .event anyedge, v0x55cff27c30a0_91, v0x55cff27c30a0_92, v0x55cff27c30a0_93, v0x55cff27c30a0_94;
v0x55cff27c30a0_95 .array/port v0x55cff27c30a0, 95;
v0x55cff27c30a0_96 .array/port v0x55cff27c30a0, 96;
v0x55cff27c30a0_97 .array/port v0x55cff27c30a0, 97;
v0x55cff27c30a0_98 .array/port v0x55cff27c30a0, 98;
E_0x55cff27c25c0/24 .event anyedge, v0x55cff27c30a0_95, v0x55cff27c30a0_96, v0x55cff27c30a0_97, v0x55cff27c30a0_98;
v0x55cff27c30a0_99 .array/port v0x55cff27c30a0, 99;
v0x55cff27c30a0_100 .array/port v0x55cff27c30a0, 100;
v0x55cff27c30a0_101 .array/port v0x55cff27c30a0, 101;
v0x55cff27c30a0_102 .array/port v0x55cff27c30a0, 102;
E_0x55cff27c25c0/25 .event anyedge, v0x55cff27c30a0_99, v0x55cff27c30a0_100, v0x55cff27c30a0_101, v0x55cff27c30a0_102;
v0x55cff27c30a0_103 .array/port v0x55cff27c30a0, 103;
v0x55cff27c30a0_104 .array/port v0x55cff27c30a0, 104;
v0x55cff27c30a0_105 .array/port v0x55cff27c30a0, 105;
v0x55cff27c30a0_106 .array/port v0x55cff27c30a0, 106;
E_0x55cff27c25c0/26 .event anyedge, v0x55cff27c30a0_103, v0x55cff27c30a0_104, v0x55cff27c30a0_105, v0x55cff27c30a0_106;
v0x55cff27c30a0_107 .array/port v0x55cff27c30a0, 107;
v0x55cff27c30a0_108 .array/port v0x55cff27c30a0, 108;
v0x55cff27c30a0_109 .array/port v0x55cff27c30a0, 109;
v0x55cff27c30a0_110 .array/port v0x55cff27c30a0, 110;
E_0x55cff27c25c0/27 .event anyedge, v0x55cff27c30a0_107, v0x55cff27c30a0_108, v0x55cff27c30a0_109, v0x55cff27c30a0_110;
v0x55cff27c30a0_111 .array/port v0x55cff27c30a0, 111;
v0x55cff27c30a0_112 .array/port v0x55cff27c30a0, 112;
v0x55cff27c30a0_113 .array/port v0x55cff27c30a0, 113;
v0x55cff27c30a0_114 .array/port v0x55cff27c30a0, 114;
E_0x55cff27c25c0/28 .event anyedge, v0x55cff27c30a0_111, v0x55cff27c30a0_112, v0x55cff27c30a0_113, v0x55cff27c30a0_114;
v0x55cff27c30a0_115 .array/port v0x55cff27c30a0, 115;
v0x55cff27c30a0_116 .array/port v0x55cff27c30a0, 116;
v0x55cff27c30a0_117 .array/port v0x55cff27c30a0, 117;
v0x55cff27c30a0_118 .array/port v0x55cff27c30a0, 118;
E_0x55cff27c25c0/29 .event anyedge, v0x55cff27c30a0_115, v0x55cff27c30a0_116, v0x55cff27c30a0_117, v0x55cff27c30a0_118;
v0x55cff27c30a0_119 .array/port v0x55cff27c30a0, 119;
v0x55cff27c30a0_120 .array/port v0x55cff27c30a0, 120;
v0x55cff27c30a0_121 .array/port v0x55cff27c30a0, 121;
v0x55cff27c30a0_122 .array/port v0x55cff27c30a0, 122;
E_0x55cff27c25c0/30 .event anyedge, v0x55cff27c30a0_119, v0x55cff27c30a0_120, v0x55cff27c30a0_121, v0x55cff27c30a0_122;
v0x55cff27c30a0_123 .array/port v0x55cff27c30a0, 123;
v0x55cff27c30a0_124 .array/port v0x55cff27c30a0, 124;
v0x55cff27c30a0_125 .array/port v0x55cff27c30a0, 125;
v0x55cff27c30a0_126 .array/port v0x55cff27c30a0, 126;
E_0x55cff27c25c0/31 .event anyedge, v0x55cff27c30a0_123, v0x55cff27c30a0_124, v0x55cff27c30a0_125, v0x55cff27c30a0_126;
v0x55cff27c30a0_127 .array/port v0x55cff27c30a0, 127;
v0x55cff27c30a0_128 .array/port v0x55cff27c30a0, 128;
v0x55cff27c30a0_129 .array/port v0x55cff27c30a0, 129;
v0x55cff27c30a0_130 .array/port v0x55cff27c30a0, 130;
E_0x55cff27c25c0/32 .event anyedge, v0x55cff27c30a0_127, v0x55cff27c30a0_128, v0x55cff27c30a0_129, v0x55cff27c30a0_130;
v0x55cff27c30a0_131 .array/port v0x55cff27c30a0, 131;
v0x55cff27c30a0_132 .array/port v0x55cff27c30a0, 132;
v0x55cff27c30a0_133 .array/port v0x55cff27c30a0, 133;
v0x55cff27c30a0_134 .array/port v0x55cff27c30a0, 134;
E_0x55cff27c25c0/33 .event anyedge, v0x55cff27c30a0_131, v0x55cff27c30a0_132, v0x55cff27c30a0_133, v0x55cff27c30a0_134;
v0x55cff27c30a0_135 .array/port v0x55cff27c30a0, 135;
v0x55cff27c30a0_136 .array/port v0x55cff27c30a0, 136;
v0x55cff27c30a0_137 .array/port v0x55cff27c30a0, 137;
v0x55cff27c30a0_138 .array/port v0x55cff27c30a0, 138;
E_0x55cff27c25c0/34 .event anyedge, v0x55cff27c30a0_135, v0x55cff27c30a0_136, v0x55cff27c30a0_137, v0x55cff27c30a0_138;
v0x55cff27c30a0_139 .array/port v0x55cff27c30a0, 139;
v0x55cff27c30a0_140 .array/port v0x55cff27c30a0, 140;
v0x55cff27c30a0_141 .array/port v0x55cff27c30a0, 141;
v0x55cff27c30a0_142 .array/port v0x55cff27c30a0, 142;
E_0x55cff27c25c0/35 .event anyedge, v0x55cff27c30a0_139, v0x55cff27c30a0_140, v0x55cff27c30a0_141, v0x55cff27c30a0_142;
v0x55cff27c30a0_143 .array/port v0x55cff27c30a0, 143;
v0x55cff27c30a0_144 .array/port v0x55cff27c30a0, 144;
v0x55cff27c30a0_145 .array/port v0x55cff27c30a0, 145;
v0x55cff27c30a0_146 .array/port v0x55cff27c30a0, 146;
E_0x55cff27c25c0/36 .event anyedge, v0x55cff27c30a0_143, v0x55cff27c30a0_144, v0x55cff27c30a0_145, v0x55cff27c30a0_146;
v0x55cff27c30a0_147 .array/port v0x55cff27c30a0, 147;
v0x55cff27c30a0_148 .array/port v0x55cff27c30a0, 148;
v0x55cff27c30a0_149 .array/port v0x55cff27c30a0, 149;
v0x55cff27c30a0_150 .array/port v0x55cff27c30a0, 150;
E_0x55cff27c25c0/37 .event anyedge, v0x55cff27c30a0_147, v0x55cff27c30a0_148, v0x55cff27c30a0_149, v0x55cff27c30a0_150;
v0x55cff27c30a0_151 .array/port v0x55cff27c30a0, 151;
v0x55cff27c30a0_152 .array/port v0x55cff27c30a0, 152;
v0x55cff27c30a0_153 .array/port v0x55cff27c30a0, 153;
v0x55cff27c30a0_154 .array/port v0x55cff27c30a0, 154;
E_0x55cff27c25c0/38 .event anyedge, v0x55cff27c30a0_151, v0x55cff27c30a0_152, v0x55cff27c30a0_153, v0x55cff27c30a0_154;
v0x55cff27c30a0_155 .array/port v0x55cff27c30a0, 155;
v0x55cff27c30a0_156 .array/port v0x55cff27c30a0, 156;
v0x55cff27c30a0_157 .array/port v0x55cff27c30a0, 157;
v0x55cff27c30a0_158 .array/port v0x55cff27c30a0, 158;
E_0x55cff27c25c0/39 .event anyedge, v0x55cff27c30a0_155, v0x55cff27c30a0_156, v0x55cff27c30a0_157, v0x55cff27c30a0_158;
v0x55cff27c30a0_159 .array/port v0x55cff27c30a0, 159;
v0x55cff27c30a0_160 .array/port v0x55cff27c30a0, 160;
v0x55cff27c30a0_161 .array/port v0x55cff27c30a0, 161;
v0x55cff27c30a0_162 .array/port v0x55cff27c30a0, 162;
E_0x55cff27c25c0/40 .event anyedge, v0x55cff27c30a0_159, v0x55cff27c30a0_160, v0x55cff27c30a0_161, v0x55cff27c30a0_162;
v0x55cff27c30a0_163 .array/port v0x55cff27c30a0, 163;
v0x55cff27c30a0_164 .array/port v0x55cff27c30a0, 164;
v0x55cff27c30a0_165 .array/port v0x55cff27c30a0, 165;
v0x55cff27c30a0_166 .array/port v0x55cff27c30a0, 166;
E_0x55cff27c25c0/41 .event anyedge, v0x55cff27c30a0_163, v0x55cff27c30a0_164, v0x55cff27c30a0_165, v0x55cff27c30a0_166;
v0x55cff27c30a0_167 .array/port v0x55cff27c30a0, 167;
v0x55cff27c30a0_168 .array/port v0x55cff27c30a0, 168;
v0x55cff27c30a0_169 .array/port v0x55cff27c30a0, 169;
v0x55cff27c30a0_170 .array/port v0x55cff27c30a0, 170;
E_0x55cff27c25c0/42 .event anyedge, v0x55cff27c30a0_167, v0x55cff27c30a0_168, v0x55cff27c30a0_169, v0x55cff27c30a0_170;
v0x55cff27c30a0_171 .array/port v0x55cff27c30a0, 171;
v0x55cff27c30a0_172 .array/port v0x55cff27c30a0, 172;
v0x55cff27c30a0_173 .array/port v0x55cff27c30a0, 173;
v0x55cff27c30a0_174 .array/port v0x55cff27c30a0, 174;
E_0x55cff27c25c0/43 .event anyedge, v0x55cff27c30a0_171, v0x55cff27c30a0_172, v0x55cff27c30a0_173, v0x55cff27c30a0_174;
v0x55cff27c30a0_175 .array/port v0x55cff27c30a0, 175;
v0x55cff27c30a0_176 .array/port v0x55cff27c30a0, 176;
v0x55cff27c30a0_177 .array/port v0x55cff27c30a0, 177;
v0x55cff27c30a0_178 .array/port v0x55cff27c30a0, 178;
E_0x55cff27c25c0/44 .event anyedge, v0x55cff27c30a0_175, v0x55cff27c30a0_176, v0x55cff27c30a0_177, v0x55cff27c30a0_178;
v0x55cff27c30a0_179 .array/port v0x55cff27c30a0, 179;
v0x55cff27c30a0_180 .array/port v0x55cff27c30a0, 180;
v0x55cff27c30a0_181 .array/port v0x55cff27c30a0, 181;
v0x55cff27c30a0_182 .array/port v0x55cff27c30a0, 182;
E_0x55cff27c25c0/45 .event anyedge, v0x55cff27c30a0_179, v0x55cff27c30a0_180, v0x55cff27c30a0_181, v0x55cff27c30a0_182;
v0x55cff27c30a0_183 .array/port v0x55cff27c30a0, 183;
v0x55cff27c30a0_184 .array/port v0x55cff27c30a0, 184;
v0x55cff27c30a0_185 .array/port v0x55cff27c30a0, 185;
v0x55cff27c30a0_186 .array/port v0x55cff27c30a0, 186;
E_0x55cff27c25c0/46 .event anyedge, v0x55cff27c30a0_183, v0x55cff27c30a0_184, v0x55cff27c30a0_185, v0x55cff27c30a0_186;
v0x55cff27c30a0_187 .array/port v0x55cff27c30a0, 187;
v0x55cff27c30a0_188 .array/port v0x55cff27c30a0, 188;
v0x55cff27c30a0_189 .array/port v0x55cff27c30a0, 189;
v0x55cff27c30a0_190 .array/port v0x55cff27c30a0, 190;
E_0x55cff27c25c0/47 .event anyedge, v0x55cff27c30a0_187, v0x55cff27c30a0_188, v0x55cff27c30a0_189, v0x55cff27c30a0_190;
v0x55cff27c30a0_191 .array/port v0x55cff27c30a0, 191;
v0x55cff27c30a0_192 .array/port v0x55cff27c30a0, 192;
v0x55cff27c30a0_193 .array/port v0x55cff27c30a0, 193;
v0x55cff27c30a0_194 .array/port v0x55cff27c30a0, 194;
E_0x55cff27c25c0/48 .event anyedge, v0x55cff27c30a0_191, v0x55cff27c30a0_192, v0x55cff27c30a0_193, v0x55cff27c30a0_194;
v0x55cff27c30a0_195 .array/port v0x55cff27c30a0, 195;
v0x55cff27c30a0_196 .array/port v0x55cff27c30a0, 196;
v0x55cff27c30a0_197 .array/port v0x55cff27c30a0, 197;
v0x55cff27c30a0_198 .array/port v0x55cff27c30a0, 198;
E_0x55cff27c25c0/49 .event anyedge, v0x55cff27c30a0_195, v0x55cff27c30a0_196, v0x55cff27c30a0_197, v0x55cff27c30a0_198;
v0x55cff27c30a0_199 .array/port v0x55cff27c30a0, 199;
v0x55cff27c30a0_200 .array/port v0x55cff27c30a0, 200;
v0x55cff27c30a0_201 .array/port v0x55cff27c30a0, 201;
v0x55cff27c30a0_202 .array/port v0x55cff27c30a0, 202;
E_0x55cff27c25c0/50 .event anyedge, v0x55cff27c30a0_199, v0x55cff27c30a0_200, v0x55cff27c30a0_201, v0x55cff27c30a0_202;
v0x55cff27c30a0_203 .array/port v0x55cff27c30a0, 203;
v0x55cff27c30a0_204 .array/port v0x55cff27c30a0, 204;
v0x55cff27c30a0_205 .array/port v0x55cff27c30a0, 205;
v0x55cff27c30a0_206 .array/port v0x55cff27c30a0, 206;
E_0x55cff27c25c0/51 .event anyedge, v0x55cff27c30a0_203, v0x55cff27c30a0_204, v0x55cff27c30a0_205, v0x55cff27c30a0_206;
v0x55cff27c30a0_207 .array/port v0x55cff27c30a0, 207;
v0x55cff27c30a0_208 .array/port v0x55cff27c30a0, 208;
v0x55cff27c30a0_209 .array/port v0x55cff27c30a0, 209;
v0x55cff27c30a0_210 .array/port v0x55cff27c30a0, 210;
E_0x55cff27c25c0/52 .event anyedge, v0x55cff27c30a0_207, v0x55cff27c30a0_208, v0x55cff27c30a0_209, v0x55cff27c30a0_210;
v0x55cff27c30a0_211 .array/port v0x55cff27c30a0, 211;
v0x55cff27c30a0_212 .array/port v0x55cff27c30a0, 212;
v0x55cff27c30a0_213 .array/port v0x55cff27c30a0, 213;
v0x55cff27c30a0_214 .array/port v0x55cff27c30a0, 214;
E_0x55cff27c25c0/53 .event anyedge, v0x55cff27c30a0_211, v0x55cff27c30a0_212, v0x55cff27c30a0_213, v0x55cff27c30a0_214;
v0x55cff27c30a0_215 .array/port v0x55cff27c30a0, 215;
v0x55cff27c30a0_216 .array/port v0x55cff27c30a0, 216;
v0x55cff27c30a0_217 .array/port v0x55cff27c30a0, 217;
v0x55cff27c30a0_218 .array/port v0x55cff27c30a0, 218;
E_0x55cff27c25c0/54 .event anyedge, v0x55cff27c30a0_215, v0x55cff27c30a0_216, v0x55cff27c30a0_217, v0x55cff27c30a0_218;
v0x55cff27c30a0_219 .array/port v0x55cff27c30a0, 219;
v0x55cff27c30a0_220 .array/port v0x55cff27c30a0, 220;
v0x55cff27c30a0_221 .array/port v0x55cff27c30a0, 221;
v0x55cff27c30a0_222 .array/port v0x55cff27c30a0, 222;
E_0x55cff27c25c0/55 .event anyedge, v0x55cff27c30a0_219, v0x55cff27c30a0_220, v0x55cff27c30a0_221, v0x55cff27c30a0_222;
v0x55cff27c30a0_223 .array/port v0x55cff27c30a0, 223;
v0x55cff27c30a0_224 .array/port v0x55cff27c30a0, 224;
v0x55cff27c30a0_225 .array/port v0x55cff27c30a0, 225;
v0x55cff27c30a0_226 .array/port v0x55cff27c30a0, 226;
E_0x55cff27c25c0/56 .event anyedge, v0x55cff27c30a0_223, v0x55cff27c30a0_224, v0x55cff27c30a0_225, v0x55cff27c30a0_226;
v0x55cff27c30a0_227 .array/port v0x55cff27c30a0, 227;
v0x55cff27c30a0_228 .array/port v0x55cff27c30a0, 228;
v0x55cff27c30a0_229 .array/port v0x55cff27c30a0, 229;
v0x55cff27c30a0_230 .array/port v0x55cff27c30a0, 230;
E_0x55cff27c25c0/57 .event anyedge, v0x55cff27c30a0_227, v0x55cff27c30a0_228, v0x55cff27c30a0_229, v0x55cff27c30a0_230;
v0x55cff27c30a0_231 .array/port v0x55cff27c30a0, 231;
v0x55cff27c30a0_232 .array/port v0x55cff27c30a0, 232;
v0x55cff27c30a0_233 .array/port v0x55cff27c30a0, 233;
v0x55cff27c30a0_234 .array/port v0x55cff27c30a0, 234;
E_0x55cff27c25c0/58 .event anyedge, v0x55cff27c30a0_231, v0x55cff27c30a0_232, v0x55cff27c30a0_233, v0x55cff27c30a0_234;
v0x55cff27c30a0_235 .array/port v0x55cff27c30a0, 235;
v0x55cff27c30a0_236 .array/port v0x55cff27c30a0, 236;
v0x55cff27c30a0_237 .array/port v0x55cff27c30a0, 237;
v0x55cff27c30a0_238 .array/port v0x55cff27c30a0, 238;
E_0x55cff27c25c0/59 .event anyedge, v0x55cff27c30a0_235, v0x55cff27c30a0_236, v0x55cff27c30a0_237, v0x55cff27c30a0_238;
v0x55cff27c30a0_239 .array/port v0x55cff27c30a0, 239;
v0x55cff27c30a0_240 .array/port v0x55cff27c30a0, 240;
v0x55cff27c30a0_241 .array/port v0x55cff27c30a0, 241;
v0x55cff27c30a0_242 .array/port v0x55cff27c30a0, 242;
E_0x55cff27c25c0/60 .event anyedge, v0x55cff27c30a0_239, v0x55cff27c30a0_240, v0x55cff27c30a0_241, v0x55cff27c30a0_242;
v0x55cff27c30a0_243 .array/port v0x55cff27c30a0, 243;
v0x55cff27c30a0_244 .array/port v0x55cff27c30a0, 244;
v0x55cff27c30a0_245 .array/port v0x55cff27c30a0, 245;
v0x55cff27c30a0_246 .array/port v0x55cff27c30a0, 246;
E_0x55cff27c25c0/61 .event anyedge, v0x55cff27c30a0_243, v0x55cff27c30a0_244, v0x55cff27c30a0_245, v0x55cff27c30a0_246;
v0x55cff27c30a0_247 .array/port v0x55cff27c30a0, 247;
v0x55cff27c30a0_248 .array/port v0x55cff27c30a0, 248;
v0x55cff27c30a0_249 .array/port v0x55cff27c30a0, 249;
v0x55cff27c30a0_250 .array/port v0x55cff27c30a0, 250;
E_0x55cff27c25c0/62 .event anyedge, v0x55cff27c30a0_247, v0x55cff27c30a0_248, v0x55cff27c30a0_249, v0x55cff27c30a0_250;
v0x55cff27c30a0_251 .array/port v0x55cff27c30a0, 251;
v0x55cff27c30a0_252 .array/port v0x55cff27c30a0, 252;
v0x55cff27c30a0_253 .array/port v0x55cff27c30a0, 253;
v0x55cff27c30a0_254 .array/port v0x55cff27c30a0, 254;
E_0x55cff27c25c0/63 .event anyedge, v0x55cff27c30a0_251, v0x55cff27c30a0_252, v0x55cff27c30a0_253, v0x55cff27c30a0_254;
v0x55cff27c30a0_255 .array/port v0x55cff27c30a0, 255;
E_0x55cff27c25c0/64 .event anyedge, v0x55cff27c30a0_255;
E_0x55cff27c25c0 .event/or E_0x55cff27c25c0/0, E_0x55cff27c25c0/1, E_0x55cff27c25c0/2, E_0x55cff27c25c0/3, E_0x55cff27c25c0/4, E_0x55cff27c25c0/5, E_0x55cff27c25c0/6, E_0x55cff27c25c0/7, E_0x55cff27c25c0/8, E_0x55cff27c25c0/9, E_0x55cff27c25c0/10, E_0x55cff27c25c0/11, E_0x55cff27c25c0/12, E_0x55cff27c25c0/13, E_0x55cff27c25c0/14, E_0x55cff27c25c0/15, E_0x55cff27c25c0/16, E_0x55cff27c25c0/17, E_0x55cff27c25c0/18, E_0x55cff27c25c0/19, E_0x55cff27c25c0/20, E_0x55cff27c25c0/21, E_0x55cff27c25c0/22, E_0x55cff27c25c0/23, E_0x55cff27c25c0/24, E_0x55cff27c25c0/25, E_0x55cff27c25c0/26, E_0x55cff27c25c0/27, E_0x55cff27c25c0/28, E_0x55cff27c25c0/29, E_0x55cff27c25c0/30, E_0x55cff27c25c0/31, E_0x55cff27c25c0/32, E_0x55cff27c25c0/33, E_0x55cff27c25c0/34, E_0x55cff27c25c0/35, E_0x55cff27c25c0/36, E_0x55cff27c25c0/37, E_0x55cff27c25c0/38, E_0x55cff27c25c0/39, E_0x55cff27c25c0/40, E_0x55cff27c25c0/41, E_0x55cff27c25c0/42, E_0x55cff27c25c0/43, E_0x55cff27c25c0/44, E_0x55cff27c25c0/45, E_0x55cff27c25c0/46, E_0x55cff27c25c0/47, E_0x55cff27c25c0/48, E_0x55cff27c25c0/49, E_0x55cff27c25c0/50, E_0x55cff27c25c0/51, E_0x55cff27c25c0/52, E_0x55cff27c25c0/53, E_0x55cff27c25c0/54, E_0x55cff27c25c0/55, E_0x55cff27c25c0/56, E_0x55cff27c25c0/57, E_0x55cff27c25c0/58, E_0x55cff27c25c0/59, E_0x55cff27c25c0/60, E_0x55cff27c25c0/61, E_0x55cff27c25c0/62, E_0x55cff27c25c0/63, E_0x55cff27c25c0/64;
S_0x55cff27c7110 .scope module, "WB_STAGE" "wb_stage" 3 257, 22 24 0, S_0x55cff26c70c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55cff27c72f0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55cff2804bc0 .functor BUFZ 1, L_0x55cff28046f0, C4<0>, C4<0>, C4<0>;
L_0x7fd289678408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55cff27c74d0_0 .net/2u *"_ivl_0", 3 0, L_0x7fd289678408;  1 drivers
v0x55cff27c75b0_0 .net *"_ivl_2", 0 0, L_0x55cff2804820;  1 drivers
v0x55cff27c7670_0 .net "wb_alu_result", 31 0, L_0x55cff2804350;  alias, 1 drivers
v0x55cff27c7790_0 .net "wb_mem_data", 31 0, v0x55cff27c5ab0_0;  alias, 1 drivers
v0x55cff27c78a0_0 .net "wb_mem_to_reg", 0 0, L_0x55cff2804760;  alias, 1 drivers
o0x7fd2896cbae8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55cff27c7990_0 .net "wb_opcode", 3 0, o0x7fd2896cbae8;  0 drivers
v0x55cff27c7a50_0 .net "wb_rd", 5 0, L_0x55cff28043c0;  alias, 1 drivers
v0x55cff27c7b60_0 .net "wb_reg_write", 0 0, L_0x55cff28046f0;  alias, 1 drivers
o0x7fd2896cbb18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cff27c7c50_0 .net "wb_rt", 5 0, o0x7fd2896cbb18;  0 drivers
v0x55cff27c7d30_0 .net "wb_write_data", 31 0, L_0x55cff2804a00;  alias, 1 drivers
v0x55cff27c7df0_0 .net "wb_write_en", 0 0, L_0x55cff2804bc0;  alias, 1 drivers
v0x55cff27c7ee0_0 .net "wb_write_reg", 5 0, L_0x55cff2804910;  alias, 1 drivers
L_0x55cff2804820 .cmp/eq 4, o0x7fd2896cbae8, L_0x7fd289678408;
L_0x55cff2804910 .functor MUXZ 6, L_0x55cff28043c0, o0x7fd2896cbb18, L_0x55cff2804820, C4<>;
L_0x55cff2804a00 .functor MUXZ 32, L_0x55cff2804350, v0x55cff27c5ab0_0, L_0x55cff2804760, C4<>;
S_0x55cff2794ad0 .scope module, "cpu_simple" "cpu_simple" 23 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x55cff27e7290_0 .net "alu_input1", 31 0, L_0x55cff2807190;  1 drivers
v0x55cff27e7370_0 .net "alu_input2", 31 0, L_0x55cff2807d80;  1 drivers
o0x7fd2896cc6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cff27e7430_0 .net "clk", 0 0, o0x7fd2896cc6b8;  0 drivers
v0x55cff27e74d0_0 .net "ex_alu_result", 31 0, L_0x55cff2808860;  1 drivers
v0x55cff27e75c0_0 .net "ex_branch_target", 31 0, L_0x55cff2808990;  1 drivers
v0x55cff27e76d0_0 .net "ex_neg_flag", 0 0, L_0x55cff2808460;  1 drivers
v0x55cff27e7770_0 .net "ex_wb_alu_result", 31 0, v0x55cff27ceea0_0;  1 drivers
v0x55cff27e78c0_0 .net "ex_wb_mem_data", 31 0, v0x55cff27cef80_0;  1 drivers
v0x55cff27e7980_0 .net "ex_wb_mem_to_reg", 0 0, v0x55cff27cf060_0;  1 drivers
v0x55cff27e7ab0_0 .net "ex_wb_neg_flag", 0 0, v0x55cff27cf120_0;  1 drivers
v0x55cff27e7be0_0 .net "ex_wb_opcode", 3 0, v0x55cff27cf1e0_0;  1 drivers
v0x55cff27e7ca0_0 .net "ex_wb_rd", 5 0, v0x55cff27cf2c0_0;  1 drivers
v0x55cff27e7d60_0 .net "ex_wb_reg_write", 0 0, v0x55cff27cf4b0_0;  1 drivers
v0x55cff27e7e00_0 .net "ex_wb_rt", 5 0, v0x55cff27cf570_0;  1 drivers
v0x55cff27e7ec0_0 .net "ex_wb_zero_flag", 0 0, v0x55cff27cf650_0;  1 drivers
v0x55cff27e7ff0_0 .net "ex_write_data", 31 0, L_0x55cff2808760;  1 drivers
v0x55cff27e80b0_0 .net "ex_zero_flag", 0 0, L_0x55cff2808330;  1 drivers
v0x55cff27e8260_0 .net "id_alu_op", 2 0, v0x55cff27d57d0_0;  1 drivers
v0x55cff27e8320_0 .net "id_alu_src", 0 0, v0x55cff27d58b0_0;  1 drivers
v0x55cff27e83c0_0 .net "id_branch", 0 0, v0x55cff27d5980_0;  1 drivers
v0x55cff27e8460_0 .net "id_ex_alu_op", 2 0, v0x55cff27d2950_0;  1 drivers
v0x55cff27e8520_0 .net "id_ex_alu_src", 0 0, v0x55cff27d2a40_0;  1 drivers
v0x55cff27e85c0_0 .net "id_ex_branch", 0 0, v0x55cff27d2b30_0;  1 drivers
v0x55cff27e8660_0 .net "id_ex_imm", 31 0, v0x55cff27d2bd0_0;  1 drivers
v0x55cff27e8720_0 .net "id_ex_jump", 0 0, v0x55cff27d2ce0_0;  1 drivers
v0x55cff27e87c0_0 .net "id_ex_mem_to_reg", 0 0, v0x55cff27d2da0_0;  1 drivers
v0x55cff27e88b0_0 .net "id_ex_mem_write", 0 0, v0x55cff27d2e40_0;  1 drivers
v0x55cff27e8950_0 .net "id_ex_opcode", 3 0, v0x55cff27d2ee0_0;  1 drivers
v0x55cff27e8a10_0 .net "id_ex_pc", 31 0, v0x55cff27d2fa0_0;  1 drivers
v0x55cff27e8ad0_0 .net "id_ex_rd", 5 0, v0x55cff27d30b0_0;  1 drivers
v0x55cff27e8be0_0 .net "id_ex_reg_data1", 31 0, v0x55cff27d3170_0;  1 drivers
v0x55cff27e8cf0_0 .net "id_ex_reg_data2", 31 0, v0x55cff27d3210_0;  1 drivers
v0x55cff27e8e00_0 .net "id_ex_reg_write", 0 0, v0x55cff27d32b0_0;  1 drivers
v0x55cff27e9100_0 .net "id_ex_rs", 5 0, v0x55cff27d3350_0;  1 drivers
v0x55cff27e9210_0 .net "id_ex_rt", 5 0, v0x55cff27d33f0_0;  1 drivers
v0x55cff27e92d0_0 .net "id_imm", 31 0, v0x55cff27d6180_0;  1 drivers
v0x55cff27e9390_0 .net "id_jump", 0 0, v0x55cff27d5a80_0;  1 drivers
v0x55cff27e9430_0 .net "id_mem_to_reg", 0 0, v0x55cff27d5b50_0;  1 drivers
v0x55cff27e94d0_0 .net "id_mem_write", 0 0, v0x55cff27d5c40_0;  1 drivers
v0x55cff27e9570_0 .net "id_opcode", 3 0, L_0x55cff28057f0;  1 drivers
v0x55cff27e9680_0 .net "id_pc", 31 0, L_0x55cff2805600;  1 drivers
v0x55cff27e9790_0 .net "id_rd", 5 0, L_0x55cff2805750;  1 drivers
v0x55cff27e98a0_0 .net "id_reg_data1", 31 0, L_0x55cff2805d70;  1 drivers
v0x55cff27e9960_0 .net "id_reg_data2", 31 0, L_0x55cff2806250;  1 drivers
v0x55cff27e9a20_0 .net "id_reg_write", 0 0, v0x55cff27d5db0_0;  1 drivers
v0x55cff27e9ac0_0 .net "id_rs", 5 0, L_0x55cff2805670;  1 drivers
v0x55cff27e9bd0_0 .net "id_rt", 5 0, L_0x55cff28056e0;  1 drivers
v0x55cff27e9ce0_0 .net "if_flush", 0 0, L_0x55cff2805010;  1 drivers
v0x55cff27e9dd0_0 .net "if_id_instr", 31 0, v0x55cff27da8a0_0;  1 drivers
v0x55cff27e9e90_0 .net "if_id_pc", 31 0, v0x55cff27daa90_0;  1 drivers
v0x55cff27e9f50_0 .net "if_instr", 31 0, v0x55cff27db8e0_0;  1 drivers
v0x55cff27ea060_0 .net "if_next_pc", 31 0, L_0x55cff2804e50;  1 drivers
v0x55cff27ea120_0 .net "if_pc", 31 0, v0x55cff27dfdb0_0;  1 drivers
v0x55cff27ea1e0_0 .net "mem_alu_result", 31 0, L_0x55cff2808a30;  1 drivers
v0x55cff27ea2a0_0 .net "mem_mem_to_reg", 0 0, L_0x55cff2808dc0;  1 drivers
v0x55cff27ea390_0 .net "mem_neg_flag", 0 0, L_0x55cff2808c90;  1 drivers
v0x55cff27ea430_0 .net "mem_opcode", 3 0, L_0x55cff2808b80;  1 drivers
v0x55cff27ea520_0 .net "mem_rd", 5 0, L_0x55cff2808aa0;  1 drivers
v0x55cff27ea5e0_0 .net "mem_read_data", 31 0, v0x55cff27e4bf0_0;  1 drivers
v0x55cff27ea6a0_0 .net "mem_reg_write", 0 0, L_0x55cff2808d50;  1 drivers
v0x55cff27ea740_0 .net "mem_rt", 5 0, L_0x55cff2808b10;  1 drivers
v0x55cff27ea850_0 .net "mem_zero_flag", 0 0, L_0x55cff2808c20;  1 drivers
o0x7fd2896cc7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cff27ea8f0_0 .net "rst", 0 0, o0x7fd2896cc7a8;  0 drivers
v0x55cff27ea990_0 .net "wb_write_data", 31 0, L_0x55cff2809130;  1 drivers
v0x55cff27eaa30_0 .net "wb_write_en", 0 0, L_0x55cff28092f0;  1 drivers
v0x55cff27eaad0_0 .net "wb_write_reg", 5 0, L_0x55cff2808fb0;  1 drivers
L_0x55cff2805110 .part v0x55cff27da8a0_0, 0, 4;
S_0x55cff27cb640 .scope module, "EX_STAGE" "ex_stage" 23 184, 4 24 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "id_ex_pc";
    .port_info 1 /INPUT 32 "id_ex_reg_data1";
    .port_info 2 /INPUT 32 "id_ex_reg_data2";
    .port_info 3 /INPUT 32 "id_ex_imm";
    .port_info 4 /INPUT 4 "id_ex_opcode";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "id_ex_mem_write";
    .port_info 8 /OUTPUT 32 "ex_alu_result";
    .port_info 9 /OUTPUT 32 "ex_write_data";
    .port_info 10 /OUTPUT 32 "ex_branch_target";
    .port_info 11 /OUTPUT 1 "zero_flag";
    .port_info 12 /OUTPUT 1 "neg_flag";
P_0x55cff27cb820 .param/l "OP_SVPC" 0 4 44, C4<1111>;
L_0x55cff2808760 .functor BUFZ 32, L_0x55cff2807d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd2896787b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55cff27cd170_0 .net/2u *"_ivl_0", 3 0, L_0x7fd2896787b0;  1 drivers
v0x55cff27cd250_0 .net *"_ivl_2", 0 0, L_0x55cff2808590;  1 drivers
L_0x7fd2896787f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cff27cd310_0 .net/2u *"_ivl_4", 31 0, L_0x7fd2896787f8;  1 drivers
v0x55cff27cd3d0_0 .net *"_ivl_6", 31 0, L_0x55cff28086c0;  1 drivers
v0x55cff27cd4b0_0 .net "alu_op", 2 0, v0x55cff27d2950_0;  alias, 1 drivers
v0x55cff27cd5c0_0 .net "alu_operand_b", 31 0, L_0x55cff2807f90;  1 drivers
v0x55cff27cd6b0_0 .net "alu_result_wire", 31 0, v0x55cff27cc390_0;  1 drivers
v0x55cff27cd770_0 .net "alu_src", 0 0, v0x55cff27d2a40_0;  alias, 1 drivers
v0x55cff27cd810_0 .net "ex_alu_result", 31 0, L_0x55cff2808860;  alias, 1 drivers
v0x55cff27cd940_0 .net "ex_branch_target", 31 0, L_0x55cff2808990;  alias, 1 drivers
v0x55cff27cda00_0 .net "ex_write_data", 31 0, L_0x55cff2808760;  alias, 1 drivers
v0x55cff27cdac0_0 .net "id_ex_imm", 31 0, v0x55cff27d2bd0_0;  alias, 1 drivers
o0x7fd2896cc3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55cff27cdb80_0 .net "id_ex_mem_write", 0 0, o0x7fd2896cc3e8;  0 drivers
v0x55cff27cdc40_0 .net "id_ex_opcode", 3 0, v0x55cff27d2ee0_0;  alias, 1 drivers
v0x55cff27cdd20_0 .net "id_ex_pc", 31 0, v0x55cff27d2fa0_0;  alias, 1 drivers
v0x55cff27cdde0_0 .net "id_ex_reg_data1", 31 0, L_0x55cff2807190;  alias, 1 drivers
v0x55cff27cde80_0 .net "id_ex_reg_data2", 31 0, L_0x55cff2807d80;  alias, 1 drivers
v0x55cff27cdf20_0 .net "neg_flag", 0 0, L_0x55cff2808460;  alias, 1 drivers
v0x55cff27cdfc0_0 .net "zero_flag", 0 0, L_0x55cff2808330;  alias, 1 drivers
E_0x55cff27cb900 .event anyedge, v0x55cff27cce90_0, v0x55cff27cdb80_0;
L_0x55cff2808590 .cmp/eq 4, v0x55cff27d2ee0_0, L_0x7fd2896787b0;
L_0x55cff28086c0 .arith/sum 32, v0x55cff27d2fa0_0, L_0x7fd2896787f8;
L_0x55cff2808860 .functor MUXZ 32, v0x55cff27cc390_0, L_0x55cff28086c0, L_0x55cff2808590, C4<>;
S_0x55cff27cb960 .scope module, "EX_ALU" "alu" 4 53, 5 24 0, S_0x55cff27cb640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "negative";
L_0x7fd289678768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27cbcc0_0 .net/2u *"_ivl_6", 31 0, L_0x7fd289678768;  1 drivers
v0x55cff27cbdc0_0 .net "a", 31 0, L_0x55cff2807190;  alias, 1 drivers
v0x55cff27cbea0_0 .net "alu_control", 2 0, v0x55cff27d2950_0;  alias, 1 drivers
v0x55cff27cbf60_0 .net "b", 31 0, L_0x55cff2807f90;  alias, 1 drivers
v0x55cff27cc040_0 .net "cmd_add", 0 0, L_0x55cff28080c0;  1 drivers
v0x55cff27cc150_0 .net "cmd_neg", 0 0, L_0x55cff28081f0;  1 drivers
v0x55cff27cc210_0 .net "cmd_sub", 0 0, L_0x55cff2808290;  1 drivers
v0x55cff27cc2d0_0 .net "negative", 0 0, L_0x55cff2808460;  alias, 1 drivers
v0x55cff27cc390_0 .var "result", 31 0;
v0x55cff27cc500_0 .net "zero", 0 0, L_0x55cff2808330;  alias, 1 drivers
E_0x55cff27cbc40 .event anyedge, v0x55cff27cbea0_0, v0x55cff27cbdc0_0, v0x55cff27cbf60_0;
L_0x55cff28080c0 .part v0x55cff27d2950_0, 2, 1;
L_0x55cff28081f0 .part v0x55cff27d2950_0, 1, 1;
L_0x55cff2808290 .part v0x55cff27d2950_0, 0, 1;
L_0x55cff2808330 .cmp/eq 32, v0x55cff27cc390_0, L_0x7fd289678768;
L_0x55cff2808460 .part v0x55cff27cc390_0, 31, 1;
S_0x55cff27cc6c0 .scope module, "EX_ALU_MUX" "mux" 4 46, 6 24 0, S_0x55cff27cb640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55cff27cc8e0_0 .net "in0", 31 0, L_0x55cff2807d80;  alias, 1 drivers
v0x55cff27cc9c0_0 .net "in1", 31 0, v0x55cff27d2bd0_0;  alias, 1 drivers
v0x55cff27ccaa0_0 .net "out", 31 0, L_0x55cff2807f90;  alias, 1 drivers
v0x55cff27ccb40_0 .net "sel", 0 0, v0x55cff27d2a40_0;  alias, 1 drivers
L_0x55cff2807f90 .functor MUXZ 32, L_0x55cff2807d80, v0x55cff27d2bd0_0, v0x55cff27d2a40_0, C4<>;
S_0x55cff27ccc60 .scope module, "EX_PC_ADDER" "adder" 4 64, 7 23 0, S_0x55cff27cb640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55cff27cce90_0 .net "a", 31 0, v0x55cff27d2fa0_0;  alias, 1 drivers
v0x55cff27ccf90_0 .net "b", 31 0, v0x55cff27d2bd0_0;  alias, 1 drivers
v0x55cff27cd050_0 .net "out", 31 0, L_0x55cff2808990;  alias, 1 drivers
L_0x55cff2808990 .arith/sum 32, v0x55cff27d2fa0_0, v0x55cff27d2bd0_0;
S_0x55cff27ce210 .scope module, "EX_WB_REG" "exwb" 23 200, 8 23 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55cff27ce620_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27ce700_0 .net "ex_alu_result", 31 0, L_0x55cff2808860;  alias, 1 drivers
v0x55cff27ce7c0_0 .net "ex_mem_data", 31 0, L_0x55cff2808760;  alias, 1 drivers
v0x55cff27ce860_0 .net "ex_mem_to_reg", 0 0, v0x55cff27d2da0_0;  alias, 1 drivers
v0x55cff27ce900_0 .net "ex_neg_flag", 0 0, L_0x55cff2808460;  alias, 1 drivers
v0x55cff27cea40_0 .net "ex_opcode", 3 0, v0x55cff27d2ee0_0;  alias, 1 drivers
v0x55cff27ceae0_0 .net "ex_rd", 5 0, v0x55cff27d30b0_0;  alias, 1 drivers
v0x55cff27ceba0_0 .net "ex_reg_write", 0 0, v0x55cff27d32b0_0;  alias, 1 drivers
v0x55cff27cec60_0 .net "ex_rt", 5 0, v0x55cff27d33f0_0;  alias, 1 drivers
v0x55cff27ced40_0 .net "ex_zero_flag", 0 0, L_0x55cff2808330;  alias, 1 drivers
v0x55cff27cede0_0 .net "rst", 0 0, o0x7fd2896cc7a8;  alias, 0 drivers
v0x55cff27ceea0_0 .var "wb_alu_result", 31 0;
v0x55cff27cef80_0 .var "wb_mem_data", 31 0;
v0x55cff27cf060_0 .var "wb_mem_to_reg", 0 0;
v0x55cff27cf120_0 .var "wb_neg_flag", 0 0;
v0x55cff27cf1e0_0 .var "wb_opcode", 3 0;
v0x55cff27cf2c0_0 .var "wb_rd", 5 0;
v0x55cff27cf4b0_0 .var "wb_reg_write", 0 0;
v0x55cff27cf570_0 .var "wb_rt", 5 0;
v0x55cff27cf650_0 .var "wb_zero_flag", 0 0;
E_0x55cff27cbb60 .event posedge, v0x55cff27ce620_0;
S_0x55cff27cfa40 .scope module, "FORWARD_UNIT" "forwarding" 23 168, 9 27 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_ex_rs";
    .port_info 1 /INPUT 6 "id_ex_rt";
    .port_info 2 /INPUT 6 "ex_wb_rd";
    .port_info 3 /INPUT 1 "ex_wb_reg_write";
    .port_info 4 /INPUT 6 "mem_rd";
    .port_info 5 /INPUT 1 "mem_reg_write";
    .port_info 6 /INPUT 32 "id_ex_reg_data1";
    .port_info 7 /INPUT 32 "id_ex_reg_data2";
    .port_info 8 /INPUT 32 "ex_wb_alu_result";
    .port_info 9 /INPUT 32 "mem_alu_result";
    .port_info 10 /OUTPUT 32 "alu_input1";
    .port_info 11 /OUTPUT 32 "alu_input2";
L_0x55cff2806630 .functor AND 1, L_0x55cff2806500, v0x55cff27cf4b0_0, C4<1>, C4<1>;
L_0x55cff2806980 .functor AND 1, L_0x55cff2806630, L_0x55cff2806860, C4<1>, C4<1>;
L_0x55cff2806bf0 .functor AND 1, L_0x55cff2806a90, L_0x55cff2808d50, C4<1>, C4<1>;
L_0x55cff2806f00 .functor AND 1, L_0x55cff2806bf0, L_0x55cff2806d90, C4<1>, C4<1>;
L_0x55cff2807440 .functor AND 1, L_0x55cff2807310, v0x55cff27cf4b0_0, C4<1>, C4<1>;
L_0x55cff2807690 .functor AND 1, L_0x55cff2807440, L_0x55cff2807550, C4<1>, C4<1>;
L_0x55cff28078b0 .functor AND 1, L_0x55cff28077a0, L_0x55cff2808d50, C4<1>, C4<1>;
L_0x55cff2807840 .functor AND 1, L_0x55cff28078b0, L_0x55cff2807a60, C4<1>, C4<1>;
v0x55cff27cfd50_0 .net *"_ivl_0", 0 0, L_0x55cff2806500;  1 drivers
v0x55cff27cfe10_0 .net *"_ivl_10", 0 0, L_0x55cff2806860;  1 drivers
v0x55cff27cfed0_0 .net *"_ivl_13", 0 0, L_0x55cff2806980;  1 drivers
v0x55cff27cff70_0 .net *"_ivl_14", 0 0, L_0x55cff2806a90;  1 drivers
v0x55cff27d0030_0 .net *"_ivl_17", 0 0, L_0x55cff2806bf0;  1 drivers
v0x55cff27d0140_0 .net *"_ivl_18", 31 0, L_0x55cff2806cf0;  1 drivers
L_0x7fd2896785b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d0220_0 .net *"_ivl_21", 25 0, L_0x7fd2896785b8;  1 drivers
L_0x7fd289678600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d0300_0 .net/2u *"_ivl_22", 31 0, L_0x7fd289678600;  1 drivers
v0x55cff27d03e0_0 .net *"_ivl_24", 0 0, L_0x55cff2806d90;  1 drivers
v0x55cff27d04a0_0 .net *"_ivl_27", 0 0, L_0x55cff2806f00;  1 drivers
v0x55cff27d0560_0 .net *"_ivl_28", 31 0, L_0x55cff2807010;  1 drivers
v0x55cff27d0640_0 .net *"_ivl_3", 0 0, L_0x55cff2806630;  1 drivers
v0x55cff27d0700_0 .net *"_ivl_32", 0 0, L_0x55cff2807310;  1 drivers
v0x55cff27d07c0_0 .net *"_ivl_35", 0 0, L_0x55cff2807440;  1 drivers
v0x55cff27d0880_0 .net *"_ivl_36", 31 0, L_0x55cff28074b0;  1 drivers
L_0x7fd289678648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d0960_0 .net *"_ivl_39", 25 0, L_0x7fd289678648;  1 drivers
v0x55cff27d0a40_0 .net *"_ivl_4", 31 0, L_0x55cff2806730;  1 drivers
L_0x7fd289678690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d0c30_0 .net/2u *"_ivl_40", 31 0, L_0x7fd289678690;  1 drivers
v0x55cff27d0d10_0 .net *"_ivl_42", 0 0, L_0x55cff2807550;  1 drivers
v0x55cff27d0dd0_0 .net *"_ivl_45", 0 0, L_0x55cff2807690;  1 drivers
v0x55cff27d0e90_0 .net *"_ivl_46", 0 0, L_0x55cff28077a0;  1 drivers
v0x55cff27d0f50_0 .net *"_ivl_49", 0 0, L_0x55cff28078b0;  1 drivers
v0x55cff27d1010_0 .net *"_ivl_50", 31 0, L_0x55cff2807970;  1 drivers
L_0x7fd2896786d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d10f0_0 .net *"_ivl_53", 25 0, L_0x7fd2896786d8;  1 drivers
L_0x7fd289678720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d11d0_0 .net/2u *"_ivl_54", 31 0, L_0x7fd289678720;  1 drivers
v0x55cff27d12b0_0 .net *"_ivl_56", 0 0, L_0x55cff2807a60;  1 drivers
v0x55cff27d1370_0 .net *"_ivl_59", 0 0, L_0x55cff2807840;  1 drivers
v0x55cff27d1430_0 .net *"_ivl_60", 31 0, L_0x55cff2807c90;  1 drivers
L_0x7fd289678528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d1510_0 .net *"_ivl_7", 25 0, L_0x7fd289678528;  1 drivers
L_0x7fd289678570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cff27d15f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fd289678570;  1 drivers
v0x55cff27d16d0_0 .net "alu_input1", 31 0, L_0x55cff2807190;  alias, 1 drivers
v0x55cff27d1790_0 .net "alu_input2", 31 0, L_0x55cff2807d80;  alias, 1 drivers
v0x55cff27d18a0_0 .net "ex_wb_alu_result", 31 0, v0x55cff27ceea0_0;  alias, 1 drivers
v0x55cff27d1b70_0 .net "ex_wb_rd", 5 0, v0x55cff27cf2c0_0;  alias, 1 drivers
v0x55cff27d1c10_0 .net "ex_wb_reg_write", 0 0, v0x55cff27cf4b0_0;  alias, 1 drivers
v0x55cff27d1cb0_0 .net "id_ex_reg_data1", 31 0, v0x55cff27d3170_0;  alias, 1 drivers
v0x55cff27d1d50_0 .net "id_ex_reg_data2", 31 0, v0x55cff27d3210_0;  alias, 1 drivers
v0x55cff27d1e30_0 .net "id_ex_rs", 5 0, v0x55cff27d3350_0;  alias, 1 drivers
v0x55cff27d1f10_0 .net "id_ex_rt", 5 0, v0x55cff27d33f0_0;  alias, 1 drivers
v0x55cff27d1fd0_0 .net "mem_alu_result", 31 0, L_0x55cff2808a30;  alias, 1 drivers
v0x55cff27d2070_0 .net "mem_rd", 5 0, L_0x55cff2808aa0;  alias, 1 drivers
v0x55cff27d2110_0 .net "mem_reg_write", 0 0, L_0x55cff2808d50;  alias, 1 drivers
L_0x55cff2806500 .cmp/eq 6, v0x55cff27d3350_0, v0x55cff27cf2c0_0;
L_0x55cff2806730 .concat [ 6 26 0 0], v0x55cff27d3350_0, L_0x7fd289678528;
L_0x55cff2806860 .cmp/ne 32, L_0x55cff2806730, L_0x7fd289678570;
L_0x55cff2806a90 .cmp/eq 6, v0x55cff27d3350_0, L_0x55cff2808aa0;
L_0x55cff2806cf0 .concat [ 6 26 0 0], v0x55cff27d3350_0, L_0x7fd2896785b8;
L_0x55cff2806d90 .cmp/ne 32, L_0x55cff2806cf0, L_0x7fd289678600;
L_0x55cff2807010 .functor MUXZ 32, v0x55cff27d3170_0, L_0x55cff2808a30, L_0x55cff2806f00, C4<>;
L_0x55cff2807190 .functor MUXZ 32, L_0x55cff2807010, v0x55cff27ceea0_0, L_0x55cff2806980, C4<>;
L_0x55cff2807310 .cmp/eq 6, v0x55cff27d33f0_0, v0x55cff27cf2c0_0;
L_0x55cff28074b0 .concat [ 6 26 0 0], v0x55cff27d33f0_0, L_0x7fd289678648;
L_0x55cff2807550 .cmp/ne 32, L_0x55cff28074b0, L_0x7fd289678690;
L_0x55cff28077a0 .cmp/eq 6, v0x55cff27d33f0_0, L_0x55cff2808aa0;
L_0x55cff2807970 .concat [ 6 26 0 0], v0x55cff27d33f0_0, L_0x7fd2896786d8;
L_0x55cff2807a60 .cmp/ne 32, L_0x55cff2807970, L_0x7fd289678720;
L_0x55cff2807c90 .functor MUXZ 32, v0x55cff27d3210_0, L_0x55cff2808a30, L_0x55cff2807840, C4<>;
L_0x55cff2807d80 .functor MUXZ 32, L_0x55cff2807c90, v0x55cff27ceea0_0, L_0x55cff2807690, C4<>;
S_0x55cff27d23a0 .scope module, "ID_EX_REG" "idex" 23 132, 10 23 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "id_pc";
    .port_info 3 /INPUT 32 "id_reg_data1";
    .port_info 4 /INPUT 32 "id_reg_data2";
    .port_info 5 /INPUT 32 "id_imm";
    .port_info 6 /INPUT 6 "id_rd";
    .port_info 7 /INPUT 6 "id_rs";
    .port_info 8 /INPUT 6 "id_rt";
    .port_info 9 /INPUT 4 "id_opcode";
    .port_info 10 /INPUT 1 "id_reg_write";
    .port_info 11 /INPUT 1 "id_mem_to_reg";
    .port_info 12 /INPUT 1 "id_mem_write";
    .port_info 13 /INPUT 1 "id_alu_src";
    .port_info 14 /INPUT 3 "id_alu_op";
    .port_info 15 /INPUT 1 "id_branch";
    .port_info 16 /INPUT 1 "id_jump";
    .port_info 17 /OUTPUT 32 "ex_pc";
    .port_info 18 /OUTPUT 32 "ex_reg_data1";
    .port_info 19 /OUTPUT 32 "ex_reg_data2";
    .port_info 20 /OUTPUT 32 "ex_imm";
    .port_info 21 /OUTPUT 6 "ex_rd";
    .port_info 22 /OUTPUT 6 "ex_rs";
    .port_info 23 /OUTPUT 6 "ex_rt";
    .port_info 24 /OUTPUT 4 "ex_opcode";
    .port_info 25 /OUTPUT 1 "ex_reg_write";
    .port_info 26 /OUTPUT 1 "ex_mem_to_reg";
    .port_info 27 /OUTPUT 1 "ex_mem_write";
    .port_info 28 /OUTPUT 1 "ex_alu_src";
    .port_info 29 /OUTPUT 3 "ex_alu_op";
    .port_info 30 /OUTPUT 1 "ex_branch";
    .port_info 31 /OUTPUT 1 "ex_jump";
v0x55cff27d2890_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27d2950_0 .var "ex_alu_op", 2 0;
v0x55cff27d2a40_0 .var "ex_alu_src", 0 0;
v0x55cff27d2b30_0 .var "ex_branch", 0 0;
v0x55cff27d2bd0_0 .var "ex_imm", 31 0;
v0x55cff27d2ce0_0 .var "ex_jump", 0 0;
v0x55cff27d2da0_0 .var "ex_mem_to_reg", 0 0;
v0x55cff27d2e40_0 .var "ex_mem_write", 0 0;
v0x55cff27d2ee0_0 .var "ex_opcode", 3 0;
v0x55cff27d2fa0_0 .var "ex_pc", 31 0;
v0x55cff27d30b0_0 .var "ex_rd", 5 0;
v0x55cff27d3170_0 .var "ex_reg_data1", 31 0;
v0x55cff27d3210_0 .var "ex_reg_data2", 31 0;
v0x55cff27d32b0_0 .var "ex_reg_write", 0 0;
v0x55cff27d3350_0 .var "ex_rs", 5 0;
v0x55cff27d33f0_0 .var "ex_rt", 5 0;
v0x55cff27d34e0_0 .net "id_alu_op", 2 0, v0x55cff27d57d0_0;  alias, 1 drivers
v0x55cff27d36b0_0 .net "id_alu_src", 0 0, v0x55cff27d58b0_0;  alias, 1 drivers
v0x55cff27d3770_0 .net "id_branch", 0 0, v0x55cff27d5980_0;  alias, 1 drivers
v0x55cff27d3830_0 .net "id_imm", 31 0, v0x55cff27d6180_0;  alias, 1 drivers
v0x55cff27d3910_0 .net "id_jump", 0 0, v0x55cff27d5a80_0;  alias, 1 drivers
v0x55cff27d39d0_0 .net "id_mem_to_reg", 0 0, v0x55cff27d5b50_0;  alias, 1 drivers
v0x55cff27d3a90_0 .net "id_mem_write", 0 0, v0x55cff27d5c40_0;  alias, 1 drivers
v0x55cff27d3b50_0 .net "id_opcode", 3 0, L_0x55cff28057f0;  alias, 1 drivers
v0x55cff27d3c30_0 .net "id_pc", 31 0, L_0x55cff2805600;  alias, 1 drivers
v0x55cff27d3d10_0 .net "id_rd", 5 0, L_0x55cff2805750;  alias, 1 drivers
v0x55cff27d3df0_0 .net "id_reg_data1", 31 0, L_0x55cff2805d70;  alias, 1 drivers
v0x55cff27d3ed0_0 .net "id_reg_data2", 31 0, L_0x55cff2806250;  alias, 1 drivers
v0x55cff27d3fb0_0 .net "id_reg_write", 0 0, v0x55cff27d5db0_0;  alias, 1 drivers
v0x55cff27d4070_0 .net "id_rs", 5 0, L_0x55cff2805670;  alias, 1 drivers
v0x55cff27d4150_0 .net "id_rt", 5 0, L_0x55cff28056e0;  alias, 1 drivers
v0x55cff27d4230_0 .net "rst", 0 0, o0x7fd2896cc7a8;  alias, 0 drivers
S_0x55cff27d47c0 .scope module, "ID_STAGE" "id_stage" 23 106, 11 23 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_id_instr";
    .port_info 3 /INPUT 32 "if_id_pc";
    .port_info 4 /INPUT 1 "wb_reg_write";
    .port_info 5 /INPUT 6 "wb_write_reg";
    .port_info 6 /INPUT 32 "wb_write_data";
    .port_info 7 /OUTPUT 32 "id_pc";
    .port_info 8 /OUTPUT 32 "id_reg_data1";
    .port_info 9 /OUTPUT 32 "id_reg_data2";
    .port_info 10 /OUTPUT 32 "id_imm";
    .port_info 11 /OUTPUT 6 "id_rd";
    .port_info 12 /OUTPUT 6 "id_rs";
    .port_info 13 /OUTPUT 6 "id_rt";
    .port_info 14 /OUTPUT 4 "id_opcode";
    .port_info 15 /OUTPUT 1 "id_reg_write";
    .port_info 16 /OUTPUT 1 "id_mem_to_reg";
    .port_info 17 /OUTPUT 1 "id_mem_write";
    .port_info 18 /OUTPUT 1 "id_alu_src";
    .port_info 19 /OUTPUT 3 "id_alu_op";
    .port_info 20 /OUTPUT 1 "id_branch";
    .port_info 21 /OUTPUT 1 "id_jump";
L_0x55cff2805600 .functor BUFZ 32, v0x55cff27daa90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cff2805670 .functor BUFZ 6, L_0x55cff28052e0, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff28056e0 .functor BUFZ 6, L_0x55cff2805380, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff2805750 .functor BUFZ 6, L_0x55cff2805420, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff28057f0 .functor BUFZ 4, L_0x55cff2805240, C4<0000>, C4<0000>, C4<0000>;
v0x55cff27d89f0_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27d8ab0_0 .net "id_alu_op", 2 0, v0x55cff27d57d0_0;  alias, 1 drivers
v0x55cff27d8bc0_0 .net "id_alu_src", 0 0, v0x55cff27d58b0_0;  alias, 1 drivers
v0x55cff27d8cb0_0 .net "id_branch", 0 0, v0x55cff27d5980_0;  alias, 1 drivers
v0x55cff27d8da0_0 .net "id_imm", 31 0, v0x55cff27d6180_0;  alias, 1 drivers
v0x55cff27d8ee0_0 .net "id_jump", 0 0, v0x55cff27d5a80_0;  alias, 1 drivers
v0x55cff27d8fd0_0 .net "id_mem_to_reg", 0 0, v0x55cff27d5b50_0;  alias, 1 drivers
v0x55cff27d90c0_0 .net "id_mem_write", 0 0, v0x55cff27d5c40_0;  alias, 1 drivers
v0x55cff27d91b0_0 .net "id_opcode", 3 0, L_0x55cff28057f0;  alias, 1 drivers
v0x55cff27d9270_0 .net "id_pc", 31 0, L_0x55cff2805600;  alias, 1 drivers
v0x55cff27d9310_0 .net "id_rd", 5 0, L_0x55cff2805750;  alias, 1 drivers
v0x55cff27d93b0_0 .net "id_reg_data1", 31 0, L_0x55cff2805d70;  alias, 1 drivers
v0x55cff27d9450_0 .net "id_reg_data2", 31 0, L_0x55cff2806250;  alias, 1 drivers
v0x55cff27d9560_0 .net "id_reg_write", 0 0, v0x55cff27d5db0_0;  alias, 1 drivers
v0x55cff27d9650_0 .net "id_rs", 5 0, L_0x55cff2805670;  alias, 1 drivers
v0x55cff27d9710_0 .net "id_rt", 5 0, L_0x55cff28056e0;  alias, 1 drivers
v0x55cff27d97b0_0 .net "if_id_instr", 31 0, v0x55cff27da8a0_0;  alias, 1 drivers
v0x55cff27d9960_0 .net "if_id_pc", 31 0, v0x55cff27daa90_0;  alias, 1 drivers
v0x55cff27d9a20_0 .net "opcode", 3 0, L_0x55cff2805240;  1 drivers
v0x55cff27d9ae0_0 .net "rd", 5 0, L_0x55cff2805420;  1 drivers
v0x55cff27d9ba0_0 .net "rs", 5 0, L_0x55cff28052e0;  1 drivers
v0x55cff27d9c60_0 .net "rst", 0 0, o0x7fd2896cc7a8;  alias, 0 drivers
v0x55cff27d9d00_0 .net "rt", 5 0, L_0x55cff2805380;  1 drivers
v0x55cff27d9da0_0 .net "wb_reg_write", 0 0, L_0x55cff28092f0;  alias, 1 drivers
v0x55cff27d9e40_0 .net "wb_write_data", 31 0, L_0x55cff2809130;  alias, 1 drivers
v0x55cff27d9ee0_0 .net "wb_write_reg", 5 0, L_0x55cff2808fb0;  alias, 1 drivers
E_0x55cff27d4c10 .event anyedge, v0x55cff27d5d10_0, v0x55cff27d6290_0, v0x55cff27d9ae0_0;
L_0x55cff2805240 .part v0x55cff27da8a0_0, 0, 4;
L_0x55cff28052e0 .part v0x55cff27da8a0_0, 10, 6;
L_0x55cff2805380 .part v0x55cff27da8a0_0, 4, 6;
L_0x55cff2805420 .part v0x55cff27da8a0_0, 16, 6;
S_0x55cff27d4c90 .scope module, "ID_CONTROL" "controlunit" 11 84, 12 25 0, S_0x55cff27d47c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "alu_op";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
P_0x55cff27d4e90 .param/l "OP_ADD" 0 12 40, C4<0100>;
P_0x55cff27d4ed0 .param/l "OP_BRN" 0 12 46, C4<1010>;
P_0x55cff27d4f10 .param/l "OP_BRZ" 0 12 45, C4<1001>;
P_0x55cff27d4f50 .param/l "OP_INC" 0 12 41, C4<0101>;
P_0x55cff27d4f90 .param/l "OP_J" 0 12 44, C4<1000>;
P_0x55cff27d4fd0 .param/l "OP_LD" 0 12 38, C4<1110>;
P_0x55cff27d5010 .param/l "OP_NEG" 0 12 42, C4<0110>;
P_0x55cff27d5050 .param/l "OP_NOP" 0 12 36, C4<0000>;
P_0x55cff27d5090 .param/l "OP_ST" 0 12 39, C4<0011>;
P_0x55cff27d50d0 .param/l "OP_SUB" 0 12 43, C4<0111>;
P_0x55cff27d5110 .param/l "OP_SVPC" 0 12 37, C4<1111>;
v0x55cff27d57d0_0 .var "alu_op", 2 0;
v0x55cff27d58b0_0 .var "alu_src", 0 0;
v0x55cff27d5980_0 .var "branch", 0 0;
v0x55cff27d5a80_0 .var "jump", 0 0;
v0x55cff27d5b50_0 .var "mem_to_reg", 0 0;
v0x55cff27d5c40_0 .var "mem_write", 0 0;
v0x55cff27d5d10_0 .net "opcode", 3 0, L_0x55cff2805240;  alias, 1 drivers
v0x55cff27d5db0_0 .var "reg_write", 0 0;
E_0x55cff27d5770 .event anyedge, v0x55cff27d5d10_0;
S_0x55cff27d5f10 .scope module, "ID_IMM_GEN" "immgen" 11 112, 13 24 0, S_0x55cff27d47c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x55cff27d6180_0 .var "imm_out", 31 0;
v0x55cff27d6290_0 .net "instruction", 31 0, v0x55cff27da8a0_0;  alias, 1 drivers
E_0x55cff27d6100 .event anyedge, v0x55cff27d6290_0;
S_0x55cff27d63b0 .scope module, "ID_REG_FILE" "regfile" 11 96, 14 23 0, S_0x55cff27d47c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 6 "read_reg1";
    .port_info 4 /INPUT 6 "read_reg2";
    .port_info 5 /INPUT 6 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
    .port_info 9 /OUTPUT 32 "debug_r1";
    .port_info 10 /OUTPUT 32 "debug_r2";
L_0x55cff2805a20 .functor AND 1, L_0x55cff28092f0, L_0x55cff2805860, C4<1>, C4<1>;
L_0x55cff2806050 .functor AND 1, L_0x55cff28092f0, L_0x55cff2805f20, C4<1>, C4<1>;
v0x55cff27d7ab0_1 .array/port v0x55cff27d7ab0, 1;
L_0x55cff2806420 .functor BUFZ 32, v0x55cff27d7ab0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cff27d7ab0_2 .array/port v0x55cff27d7ab0, 2;
L_0x55cff2806490 .functor BUFZ 32, v0x55cff27d7ab0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cff27d69e0_0 .net *"_ivl_0", 0 0, L_0x55cff2805860;  1 drivers
v0x55cff27d6ac0_0 .net *"_ivl_12", 0 0, L_0x55cff2805f20;  1 drivers
v0x55cff27d6b80_0 .net *"_ivl_15", 0 0, L_0x55cff2806050;  1 drivers
v0x55cff27d6c50_0 .net *"_ivl_16", 31 0, L_0x55cff28060c0;  1 drivers
v0x55cff27d6d30_0 .net *"_ivl_18", 7 0, L_0x55cff2806160;  1 drivers
L_0x7fd2896784e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cff27d6e60_0 .net *"_ivl_21", 1 0, L_0x7fd2896784e0;  1 drivers
v0x55cff27d6f40_0 .net *"_ivl_3", 0 0, L_0x55cff2805a20;  1 drivers
v0x55cff27d7000_0 .net *"_ivl_4", 31 0, L_0x55cff2805b20;  1 drivers
v0x55cff27d70e0_0 .net *"_ivl_6", 7 0, L_0x55cff2805bc0;  1 drivers
L_0x7fd289678498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cff27d71c0_0 .net *"_ivl_9", 1 0, L_0x7fd289678498;  1 drivers
v0x55cff27d72a0_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27d7340_0 .net "debug_r1", 31 0, L_0x55cff2806420;  1 drivers
v0x55cff27d7420_0 .net "debug_r2", 31 0, L_0x55cff2806490;  1 drivers
v0x55cff27d7500_0 .var/i "i", 31 0;
v0x55cff27d75e0_0 .net "read_data1", 31 0, L_0x55cff2805d70;  alias, 1 drivers
v0x55cff27d76a0_0 .net "read_data2", 31 0, L_0x55cff2806250;  alias, 1 drivers
v0x55cff27d7740_0 .net "read_reg1", 5 0, L_0x55cff28052e0;  alias, 1 drivers
v0x55cff27d7910_0 .net "read_reg2", 5 0, L_0x55cff2805380;  alias, 1 drivers
v0x55cff27d79f0_0 .net "reg_write_en", 0 0, L_0x55cff28092f0;  alias, 1 drivers
v0x55cff27d7ab0 .array "registers", 63 0, 31 0;
v0x55cff27d8580_0 .net "rst", 0 0, o0x7fd2896cc7a8;  alias, 0 drivers
v0x55cff27d8670_0 .net "write_data", 31 0, L_0x55cff2809130;  alias, 1 drivers
v0x55cff27d8750_0 .net "write_reg", 5 0, L_0x55cff2808fb0;  alias, 1 drivers
E_0x55cff27d65c0 .event posedge, v0x55cff27cede0_0, v0x55cff27ce620_0;
L_0x55cff2805860 .cmp/eq 6, L_0x55cff2808fb0, L_0x55cff28052e0;
L_0x55cff2805b20 .array/port v0x55cff27d7ab0, L_0x55cff2805bc0;
L_0x55cff2805bc0 .concat [ 6 2 0 0], L_0x55cff28052e0, L_0x7fd289678498;
L_0x55cff2805d70 .functor MUXZ 32, L_0x55cff2805b20, L_0x55cff2809130, L_0x55cff2805a20, C4<>;
L_0x55cff2805f20 .cmp/eq 6, L_0x55cff2808fb0, L_0x55cff2805380;
L_0x55cff28060c0 .array/port v0x55cff27d7ab0, L_0x55cff2806160;
L_0x55cff2806160 .concat [ 6 2 0 0], L_0x55cff2805380, L_0x7fd2896784e0;
L_0x55cff2806250 .functor MUXZ 32, L_0x55cff28060c0, L_0x55cff2809130, L_0x55cff2806050, C4<>;
S_0x55cff27d6600 .scope task, "initialize_register" "initialize_register" 14 65, 14 65 0, S_0x55cff27d63b0;
 .timescale -9 -12;
v0x55cff27d6800_0 .var "reg_index", 5 0;
v0x55cff27d6900_0 .var "reg_value", 31 0;
TD_cpu_simple.ID_STAGE.ID_REG_FILE.initialize_register ;
    %load/vec4 v0x55cff27d6900_0;
    %load/vec4 v0x55cff27d6800_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x55cff27d7ab0, 4, 0;
    %end;
S_0x55cff27da2f0 .scope module, "IF_ID_REG" "ifid" 23 96, 15 23 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x55cff27da630_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27da6f0_0 .net "flush", 0 0, L_0x55cff2805010;  alias, 1 drivers
v0x55cff27da7b0_0 .net "instr_in", 31 0, v0x55cff27db8e0_0;  alias, 1 drivers
v0x55cff27da8a0_0 .var "instr_out", 31 0;
v0x55cff27da960_0 .net "pc_in", 31 0, v0x55cff27dfdb0_0;  alias, 1 drivers
v0x55cff27daa90_0 .var "pc_out", 31 0;
E_0x55cff27da5b0 .event negedge, v0x55cff27ce620_0;
S_0x55cff27dac30 .scope module, "IF_IMEM_INST" "im_simple" 23 91, 24 7 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55cff27dae10 .param/l "MEM_SIZE" 0 24 11, +C4<00000000000000000000000100000000>;
v0x55cff27db7d0_0 .net "address", 31 0, v0x55cff27dfdb0_0;  alias, 1 drivers
v0x55cff27db8e0_0 .var "instruction", 31 0;
v0x55cff27db9b0 .array "mem", 255 0, 31 0;
v0x55cff27db9b0_0 .array/port v0x55cff27db9b0, 0;
v0x55cff27db9b0_1 .array/port v0x55cff27db9b0, 1;
v0x55cff27db9b0_2 .array/port v0x55cff27db9b0, 2;
E_0x55cff27daf60/0 .event anyedge, v0x55cff27da960_0, v0x55cff27db9b0_0, v0x55cff27db9b0_1, v0x55cff27db9b0_2;
v0x55cff27db9b0_3 .array/port v0x55cff27db9b0, 3;
v0x55cff27db9b0_4 .array/port v0x55cff27db9b0, 4;
v0x55cff27db9b0_5 .array/port v0x55cff27db9b0, 5;
v0x55cff27db9b0_6 .array/port v0x55cff27db9b0, 6;
E_0x55cff27daf60/1 .event anyedge, v0x55cff27db9b0_3, v0x55cff27db9b0_4, v0x55cff27db9b0_5, v0x55cff27db9b0_6;
v0x55cff27db9b0_7 .array/port v0x55cff27db9b0, 7;
v0x55cff27db9b0_8 .array/port v0x55cff27db9b0, 8;
v0x55cff27db9b0_9 .array/port v0x55cff27db9b0, 9;
v0x55cff27db9b0_10 .array/port v0x55cff27db9b0, 10;
E_0x55cff27daf60/2 .event anyedge, v0x55cff27db9b0_7, v0x55cff27db9b0_8, v0x55cff27db9b0_9, v0x55cff27db9b0_10;
v0x55cff27db9b0_11 .array/port v0x55cff27db9b0, 11;
v0x55cff27db9b0_12 .array/port v0x55cff27db9b0, 12;
v0x55cff27db9b0_13 .array/port v0x55cff27db9b0, 13;
v0x55cff27db9b0_14 .array/port v0x55cff27db9b0, 14;
E_0x55cff27daf60/3 .event anyedge, v0x55cff27db9b0_11, v0x55cff27db9b0_12, v0x55cff27db9b0_13, v0x55cff27db9b0_14;
v0x55cff27db9b0_15 .array/port v0x55cff27db9b0, 15;
v0x55cff27db9b0_16 .array/port v0x55cff27db9b0, 16;
v0x55cff27db9b0_17 .array/port v0x55cff27db9b0, 17;
v0x55cff27db9b0_18 .array/port v0x55cff27db9b0, 18;
E_0x55cff27daf60/4 .event anyedge, v0x55cff27db9b0_15, v0x55cff27db9b0_16, v0x55cff27db9b0_17, v0x55cff27db9b0_18;
v0x55cff27db9b0_19 .array/port v0x55cff27db9b0, 19;
v0x55cff27db9b0_20 .array/port v0x55cff27db9b0, 20;
v0x55cff27db9b0_21 .array/port v0x55cff27db9b0, 21;
v0x55cff27db9b0_22 .array/port v0x55cff27db9b0, 22;
E_0x55cff27daf60/5 .event anyedge, v0x55cff27db9b0_19, v0x55cff27db9b0_20, v0x55cff27db9b0_21, v0x55cff27db9b0_22;
v0x55cff27db9b0_23 .array/port v0x55cff27db9b0, 23;
v0x55cff27db9b0_24 .array/port v0x55cff27db9b0, 24;
v0x55cff27db9b0_25 .array/port v0x55cff27db9b0, 25;
v0x55cff27db9b0_26 .array/port v0x55cff27db9b0, 26;
E_0x55cff27daf60/6 .event anyedge, v0x55cff27db9b0_23, v0x55cff27db9b0_24, v0x55cff27db9b0_25, v0x55cff27db9b0_26;
v0x55cff27db9b0_27 .array/port v0x55cff27db9b0, 27;
v0x55cff27db9b0_28 .array/port v0x55cff27db9b0, 28;
v0x55cff27db9b0_29 .array/port v0x55cff27db9b0, 29;
v0x55cff27db9b0_30 .array/port v0x55cff27db9b0, 30;
E_0x55cff27daf60/7 .event anyedge, v0x55cff27db9b0_27, v0x55cff27db9b0_28, v0x55cff27db9b0_29, v0x55cff27db9b0_30;
v0x55cff27db9b0_31 .array/port v0x55cff27db9b0, 31;
v0x55cff27db9b0_32 .array/port v0x55cff27db9b0, 32;
v0x55cff27db9b0_33 .array/port v0x55cff27db9b0, 33;
v0x55cff27db9b0_34 .array/port v0x55cff27db9b0, 34;
E_0x55cff27daf60/8 .event anyedge, v0x55cff27db9b0_31, v0x55cff27db9b0_32, v0x55cff27db9b0_33, v0x55cff27db9b0_34;
v0x55cff27db9b0_35 .array/port v0x55cff27db9b0, 35;
v0x55cff27db9b0_36 .array/port v0x55cff27db9b0, 36;
v0x55cff27db9b0_37 .array/port v0x55cff27db9b0, 37;
v0x55cff27db9b0_38 .array/port v0x55cff27db9b0, 38;
E_0x55cff27daf60/9 .event anyedge, v0x55cff27db9b0_35, v0x55cff27db9b0_36, v0x55cff27db9b0_37, v0x55cff27db9b0_38;
v0x55cff27db9b0_39 .array/port v0x55cff27db9b0, 39;
v0x55cff27db9b0_40 .array/port v0x55cff27db9b0, 40;
v0x55cff27db9b0_41 .array/port v0x55cff27db9b0, 41;
v0x55cff27db9b0_42 .array/port v0x55cff27db9b0, 42;
E_0x55cff27daf60/10 .event anyedge, v0x55cff27db9b0_39, v0x55cff27db9b0_40, v0x55cff27db9b0_41, v0x55cff27db9b0_42;
v0x55cff27db9b0_43 .array/port v0x55cff27db9b0, 43;
v0x55cff27db9b0_44 .array/port v0x55cff27db9b0, 44;
v0x55cff27db9b0_45 .array/port v0x55cff27db9b0, 45;
v0x55cff27db9b0_46 .array/port v0x55cff27db9b0, 46;
E_0x55cff27daf60/11 .event anyedge, v0x55cff27db9b0_43, v0x55cff27db9b0_44, v0x55cff27db9b0_45, v0x55cff27db9b0_46;
v0x55cff27db9b0_47 .array/port v0x55cff27db9b0, 47;
v0x55cff27db9b0_48 .array/port v0x55cff27db9b0, 48;
v0x55cff27db9b0_49 .array/port v0x55cff27db9b0, 49;
v0x55cff27db9b0_50 .array/port v0x55cff27db9b0, 50;
E_0x55cff27daf60/12 .event anyedge, v0x55cff27db9b0_47, v0x55cff27db9b0_48, v0x55cff27db9b0_49, v0x55cff27db9b0_50;
v0x55cff27db9b0_51 .array/port v0x55cff27db9b0, 51;
v0x55cff27db9b0_52 .array/port v0x55cff27db9b0, 52;
v0x55cff27db9b0_53 .array/port v0x55cff27db9b0, 53;
v0x55cff27db9b0_54 .array/port v0x55cff27db9b0, 54;
E_0x55cff27daf60/13 .event anyedge, v0x55cff27db9b0_51, v0x55cff27db9b0_52, v0x55cff27db9b0_53, v0x55cff27db9b0_54;
v0x55cff27db9b0_55 .array/port v0x55cff27db9b0, 55;
v0x55cff27db9b0_56 .array/port v0x55cff27db9b0, 56;
v0x55cff27db9b0_57 .array/port v0x55cff27db9b0, 57;
v0x55cff27db9b0_58 .array/port v0x55cff27db9b0, 58;
E_0x55cff27daf60/14 .event anyedge, v0x55cff27db9b0_55, v0x55cff27db9b0_56, v0x55cff27db9b0_57, v0x55cff27db9b0_58;
v0x55cff27db9b0_59 .array/port v0x55cff27db9b0, 59;
v0x55cff27db9b0_60 .array/port v0x55cff27db9b0, 60;
v0x55cff27db9b0_61 .array/port v0x55cff27db9b0, 61;
v0x55cff27db9b0_62 .array/port v0x55cff27db9b0, 62;
E_0x55cff27daf60/15 .event anyedge, v0x55cff27db9b0_59, v0x55cff27db9b0_60, v0x55cff27db9b0_61, v0x55cff27db9b0_62;
v0x55cff27db9b0_63 .array/port v0x55cff27db9b0, 63;
v0x55cff27db9b0_64 .array/port v0x55cff27db9b0, 64;
v0x55cff27db9b0_65 .array/port v0x55cff27db9b0, 65;
v0x55cff27db9b0_66 .array/port v0x55cff27db9b0, 66;
E_0x55cff27daf60/16 .event anyedge, v0x55cff27db9b0_63, v0x55cff27db9b0_64, v0x55cff27db9b0_65, v0x55cff27db9b0_66;
v0x55cff27db9b0_67 .array/port v0x55cff27db9b0, 67;
v0x55cff27db9b0_68 .array/port v0x55cff27db9b0, 68;
v0x55cff27db9b0_69 .array/port v0x55cff27db9b0, 69;
v0x55cff27db9b0_70 .array/port v0x55cff27db9b0, 70;
E_0x55cff27daf60/17 .event anyedge, v0x55cff27db9b0_67, v0x55cff27db9b0_68, v0x55cff27db9b0_69, v0x55cff27db9b0_70;
v0x55cff27db9b0_71 .array/port v0x55cff27db9b0, 71;
v0x55cff27db9b0_72 .array/port v0x55cff27db9b0, 72;
v0x55cff27db9b0_73 .array/port v0x55cff27db9b0, 73;
v0x55cff27db9b0_74 .array/port v0x55cff27db9b0, 74;
E_0x55cff27daf60/18 .event anyedge, v0x55cff27db9b0_71, v0x55cff27db9b0_72, v0x55cff27db9b0_73, v0x55cff27db9b0_74;
v0x55cff27db9b0_75 .array/port v0x55cff27db9b0, 75;
v0x55cff27db9b0_76 .array/port v0x55cff27db9b0, 76;
v0x55cff27db9b0_77 .array/port v0x55cff27db9b0, 77;
v0x55cff27db9b0_78 .array/port v0x55cff27db9b0, 78;
E_0x55cff27daf60/19 .event anyedge, v0x55cff27db9b0_75, v0x55cff27db9b0_76, v0x55cff27db9b0_77, v0x55cff27db9b0_78;
v0x55cff27db9b0_79 .array/port v0x55cff27db9b0, 79;
v0x55cff27db9b0_80 .array/port v0x55cff27db9b0, 80;
v0x55cff27db9b0_81 .array/port v0x55cff27db9b0, 81;
v0x55cff27db9b0_82 .array/port v0x55cff27db9b0, 82;
E_0x55cff27daf60/20 .event anyedge, v0x55cff27db9b0_79, v0x55cff27db9b0_80, v0x55cff27db9b0_81, v0x55cff27db9b0_82;
v0x55cff27db9b0_83 .array/port v0x55cff27db9b0, 83;
v0x55cff27db9b0_84 .array/port v0x55cff27db9b0, 84;
v0x55cff27db9b0_85 .array/port v0x55cff27db9b0, 85;
v0x55cff27db9b0_86 .array/port v0x55cff27db9b0, 86;
E_0x55cff27daf60/21 .event anyedge, v0x55cff27db9b0_83, v0x55cff27db9b0_84, v0x55cff27db9b0_85, v0x55cff27db9b0_86;
v0x55cff27db9b0_87 .array/port v0x55cff27db9b0, 87;
v0x55cff27db9b0_88 .array/port v0x55cff27db9b0, 88;
v0x55cff27db9b0_89 .array/port v0x55cff27db9b0, 89;
v0x55cff27db9b0_90 .array/port v0x55cff27db9b0, 90;
E_0x55cff27daf60/22 .event anyedge, v0x55cff27db9b0_87, v0x55cff27db9b0_88, v0x55cff27db9b0_89, v0x55cff27db9b0_90;
v0x55cff27db9b0_91 .array/port v0x55cff27db9b0, 91;
v0x55cff27db9b0_92 .array/port v0x55cff27db9b0, 92;
v0x55cff27db9b0_93 .array/port v0x55cff27db9b0, 93;
v0x55cff27db9b0_94 .array/port v0x55cff27db9b0, 94;
E_0x55cff27daf60/23 .event anyedge, v0x55cff27db9b0_91, v0x55cff27db9b0_92, v0x55cff27db9b0_93, v0x55cff27db9b0_94;
v0x55cff27db9b0_95 .array/port v0x55cff27db9b0, 95;
v0x55cff27db9b0_96 .array/port v0x55cff27db9b0, 96;
v0x55cff27db9b0_97 .array/port v0x55cff27db9b0, 97;
v0x55cff27db9b0_98 .array/port v0x55cff27db9b0, 98;
E_0x55cff27daf60/24 .event anyedge, v0x55cff27db9b0_95, v0x55cff27db9b0_96, v0x55cff27db9b0_97, v0x55cff27db9b0_98;
v0x55cff27db9b0_99 .array/port v0x55cff27db9b0, 99;
v0x55cff27db9b0_100 .array/port v0x55cff27db9b0, 100;
v0x55cff27db9b0_101 .array/port v0x55cff27db9b0, 101;
v0x55cff27db9b0_102 .array/port v0x55cff27db9b0, 102;
E_0x55cff27daf60/25 .event anyedge, v0x55cff27db9b0_99, v0x55cff27db9b0_100, v0x55cff27db9b0_101, v0x55cff27db9b0_102;
v0x55cff27db9b0_103 .array/port v0x55cff27db9b0, 103;
v0x55cff27db9b0_104 .array/port v0x55cff27db9b0, 104;
v0x55cff27db9b0_105 .array/port v0x55cff27db9b0, 105;
v0x55cff27db9b0_106 .array/port v0x55cff27db9b0, 106;
E_0x55cff27daf60/26 .event anyedge, v0x55cff27db9b0_103, v0x55cff27db9b0_104, v0x55cff27db9b0_105, v0x55cff27db9b0_106;
v0x55cff27db9b0_107 .array/port v0x55cff27db9b0, 107;
v0x55cff27db9b0_108 .array/port v0x55cff27db9b0, 108;
v0x55cff27db9b0_109 .array/port v0x55cff27db9b0, 109;
v0x55cff27db9b0_110 .array/port v0x55cff27db9b0, 110;
E_0x55cff27daf60/27 .event anyedge, v0x55cff27db9b0_107, v0x55cff27db9b0_108, v0x55cff27db9b0_109, v0x55cff27db9b0_110;
v0x55cff27db9b0_111 .array/port v0x55cff27db9b0, 111;
v0x55cff27db9b0_112 .array/port v0x55cff27db9b0, 112;
v0x55cff27db9b0_113 .array/port v0x55cff27db9b0, 113;
v0x55cff27db9b0_114 .array/port v0x55cff27db9b0, 114;
E_0x55cff27daf60/28 .event anyedge, v0x55cff27db9b0_111, v0x55cff27db9b0_112, v0x55cff27db9b0_113, v0x55cff27db9b0_114;
v0x55cff27db9b0_115 .array/port v0x55cff27db9b0, 115;
v0x55cff27db9b0_116 .array/port v0x55cff27db9b0, 116;
v0x55cff27db9b0_117 .array/port v0x55cff27db9b0, 117;
v0x55cff27db9b0_118 .array/port v0x55cff27db9b0, 118;
E_0x55cff27daf60/29 .event anyedge, v0x55cff27db9b0_115, v0x55cff27db9b0_116, v0x55cff27db9b0_117, v0x55cff27db9b0_118;
v0x55cff27db9b0_119 .array/port v0x55cff27db9b0, 119;
v0x55cff27db9b0_120 .array/port v0x55cff27db9b0, 120;
v0x55cff27db9b0_121 .array/port v0x55cff27db9b0, 121;
v0x55cff27db9b0_122 .array/port v0x55cff27db9b0, 122;
E_0x55cff27daf60/30 .event anyedge, v0x55cff27db9b0_119, v0x55cff27db9b0_120, v0x55cff27db9b0_121, v0x55cff27db9b0_122;
v0x55cff27db9b0_123 .array/port v0x55cff27db9b0, 123;
v0x55cff27db9b0_124 .array/port v0x55cff27db9b0, 124;
v0x55cff27db9b0_125 .array/port v0x55cff27db9b0, 125;
v0x55cff27db9b0_126 .array/port v0x55cff27db9b0, 126;
E_0x55cff27daf60/31 .event anyedge, v0x55cff27db9b0_123, v0x55cff27db9b0_124, v0x55cff27db9b0_125, v0x55cff27db9b0_126;
v0x55cff27db9b0_127 .array/port v0x55cff27db9b0, 127;
v0x55cff27db9b0_128 .array/port v0x55cff27db9b0, 128;
v0x55cff27db9b0_129 .array/port v0x55cff27db9b0, 129;
v0x55cff27db9b0_130 .array/port v0x55cff27db9b0, 130;
E_0x55cff27daf60/32 .event anyedge, v0x55cff27db9b0_127, v0x55cff27db9b0_128, v0x55cff27db9b0_129, v0x55cff27db9b0_130;
v0x55cff27db9b0_131 .array/port v0x55cff27db9b0, 131;
v0x55cff27db9b0_132 .array/port v0x55cff27db9b0, 132;
v0x55cff27db9b0_133 .array/port v0x55cff27db9b0, 133;
v0x55cff27db9b0_134 .array/port v0x55cff27db9b0, 134;
E_0x55cff27daf60/33 .event anyedge, v0x55cff27db9b0_131, v0x55cff27db9b0_132, v0x55cff27db9b0_133, v0x55cff27db9b0_134;
v0x55cff27db9b0_135 .array/port v0x55cff27db9b0, 135;
v0x55cff27db9b0_136 .array/port v0x55cff27db9b0, 136;
v0x55cff27db9b0_137 .array/port v0x55cff27db9b0, 137;
v0x55cff27db9b0_138 .array/port v0x55cff27db9b0, 138;
E_0x55cff27daf60/34 .event anyedge, v0x55cff27db9b0_135, v0x55cff27db9b0_136, v0x55cff27db9b0_137, v0x55cff27db9b0_138;
v0x55cff27db9b0_139 .array/port v0x55cff27db9b0, 139;
v0x55cff27db9b0_140 .array/port v0x55cff27db9b0, 140;
v0x55cff27db9b0_141 .array/port v0x55cff27db9b0, 141;
v0x55cff27db9b0_142 .array/port v0x55cff27db9b0, 142;
E_0x55cff27daf60/35 .event anyedge, v0x55cff27db9b0_139, v0x55cff27db9b0_140, v0x55cff27db9b0_141, v0x55cff27db9b0_142;
v0x55cff27db9b0_143 .array/port v0x55cff27db9b0, 143;
v0x55cff27db9b0_144 .array/port v0x55cff27db9b0, 144;
v0x55cff27db9b0_145 .array/port v0x55cff27db9b0, 145;
v0x55cff27db9b0_146 .array/port v0x55cff27db9b0, 146;
E_0x55cff27daf60/36 .event anyedge, v0x55cff27db9b0_143, v0x55cff27db9b0_144, v0x55cff27db9b0_145, v0x55cff27db9b0_146;
v0x55cff27db9b0_147 .array/port v0x55cff27db9b0, 147;
v0x55cff27db9b0_148 .array/port v0x55cff27db9b0, 148;
v0x55cff27db9b0_149 .array/port v0x55cff27db9b0, 149;
v0x55cff27db9b0_150 .array/port v0x55cff27db9b0, 150;
E_0x55cff27daf60/37 .event anyedge, v0x55cff27db9b0_147, v0x55cff27db9b0_148, v0x55cff27db9b0_149, v0x55cff27db9b0_150;
v0x55cff27db9b0_151 .array/port v0x55cff27db9b0, 151;
v0x55cff27db9b0_152 .array/port v0x55cff27db9b0, 152;
v0x55cff27db9b0_153 .array/port v0x55cff27db9b0, 153;
v0x55cff27db9b0_154 .array/port v0x55cff27db9b0, 154;
E_0x55cff27daf60/38 .event anyedge, v0x55cff27db9b0_151, v0x55cff27db9b0_152, v0x55cff27db9b0_153, v0x55cff27db9b0_154;
v0x55cff27db9b0_155 .array/port v0x55cff27db9b0, 155;
v0x55cff27db9b0_156 .array/port v0x55cff27db9b0, 156;
v0x55cff27db9b0_157 .array/port v0x55cff27db9b0, 157;
v0x55cff27db9b0_158 .array/port v0x55cff27db9b0, 158;
E_0x55cff27daf60/39 .event anyedge, v0x55cff27db9b0_155, v0x55cff27db9b0_156, v0x55cff27db9b0_157, v0x55cff27db9b0_158;
v0x55cff27db9b0_159 .array/port v0x55cff27db9b0, 159;
v0x55cff27db9b0_160 .array/port v0x55cff27db9b0, 160;
v0x55cff27db9b0_161 .array/port v0x55cff27db9b0, 161;
v0x55cff27db9b0_162 .array/port v0x55cff27db9b0, 162;
E_0x55cff27daf60/40 .event anyedge, v0x55cff27db9b0_159, v0x55cff27db9b0_160, v0x55cff27db9b0_161, v0x55cff27db9b0_162;
v0x55cff27db9b0_163 .array/port v0x55cff27db9b0, 163;
v0x55cff27db9b0_164 .array/port v0x55cff27db9b0, 164;
v0x55cff27db9b0_165 .array/port v0x55cff27db9b0, 165;
v0x55cff27db9b0_166 .array/port v0x55cff27db9b0, 166;
E_0x55cff27daf60/41 .event anyedge, v0x55cff27db9b0_163, v0x55cff27db9b0_164, v0x55cff27db9b0_165, v0x55cff27db9b0_166;
v0x55cff27db9b0_167 .array/port v0x55cff27db9b0, 167;
v0x55cff27db9b0_168 .array/port v0x55cff27db9b0, 168;
v0x55cff27db9b0_169 .array/port v0x55cff27db9b0, 169;
v0x55cff27db9b0_170 .array/port v0x55cff27db9b0, 170;
E_0x55cff27daf60/42 .event anyedge, v0x55cff27db9b0_167, v0x55cff27db9b0_168, v0x55cff27db9b0_169, v0x55cff27db9b0_170;
v0x55cff27db9b0_171 .array/port v0x55cff27db9b0, 171;
v0x55cff27db9b0_172 .array/port v0x55cff27db9b0, 172;
v0x55cff27db9b0_173 .array/port v0x55cff27db9b0, 173;
v0x55cff27db9b0_174 .array/port v0x55cff27db9b0, 174;
E_0x55cff27daf60/43 .event anyedge, v0x55cff27db9b0_171, v0x55cff27db9b0_172, v0x55cff27db9b0_173, v0x55cff27db9b0_174;
v0x55cff27db9b0_175 .array/port v0x55cff27db9b0, 175;
v0x55cff27db9b0_176 .array/port v0x55cff27db9b0, 176;
v0x55cff27db9b0_177 .array/port v0x55cff27db9b0, 177;
v0x55cff27db9b0_178 .array/port v0x55cff27db9b0, 178;
E_0x55cff27daf60/44 .event anyedge, v0x55cff27db9b0_175, v0x55cff27db9b0_176, v0x55cff27db9b0_177, v0x55cff27db9b0_178;
v0x55cff27db9b0_179 .array/port v0x55cff27db9b0, 179;
v0x55cff27db9b0_180 .array/port v0x55cff27db9b0, 180;
v0x55cff27db9b0_181 .array/port v0x55cff27db9b0, 181;
v0x55cff27db9b0_182 .array/port v0x55cff27db9b0, 182;
E_0x55cff27daf60/45 .event anyedge, v0x55cff27db9b0_179, v0x55cff27db9b0_180, v0x55cff27db9b0_181, v0x55cff27db9b0_182;
v0x55cff27db9b0_183 .array/port v0x55cff27db9b0, 183;
v0x55cff27db9b0_184 .array/port v0x55cff27db9b0, 184;
v0x55cff27db9b0_185 .array/port v0x55cff27db9b0, 185;
v0x55cff27db9b0_186 .array/port v0x55cff27db9b0, 186;
E_0x55cff27daf60/46 .event anyedge, v0x55cff27db9b0_183, v0x55cff27db9b0_184, v0x55cff27db9b0_185, v0x55cff27db9b0_186;
v0x55cff27db9b0_187 .array/port v0x55cff27db9b0, 187;
v0x55cff27db9b0_188 .array/port v0x55cff27db9b0, 188;
v0x55cff27db9b0_189 .array/port v0x55cff27db9b0, 189;
v0x55cff27db9b0_190 .array/port v0x55cff27db9b0, 190;
E_0x55cff27daf60/47 .event anyedge, v0x55cff27db9b0_187, v0x55cff27db9b0_188, v0x55cff27db9b0_189, v0x55cff27db9b0_190;
v0x55cff27db9b0_191 .array/port v0x55cff27db9b0, 191;
v0x55cff27db9b0_192 .array/port v0x55cff27db9b0, 192;
v0x55cff27db9b0_193 .array/port v0x55cff27db9b0, 193;
v0x55cff27db9b0_194 .array/port v0x55cff27db9b0, 194;
E_0x55cff27daf60/48 .event anyedge, v0x55cff27db9b0_191, v0x55cff27db9b0_192, v0x55cff27db9b0_193, v0x55cff27db9b0_194;
v0x55cff27db9b0_195 .array/port v0x55cff27db9b0, 195;
v0x55cff27db9b0_196 .array/port v0x55cff27db9b0, 196;
v0x55cff27db9b0_197 .array/port v0x55cff27db9b0, 197;
v0x55cff27db9b0_198 .array/port v0x55cff27db9b0, 198;
E_0x55cff27daf60/49 .event anyedge, v0x55cff27db9b0_195, v0x55cff27db9b0_196, v0x55cff27db9b0_197, v0x55cff27db9b0_198;
v0x55cff27db9b0_199 .array/port v0x55cff27db9b0, 199;
v0x55cff27db9b0_200 .array/port v0x55cff27db9b0, 200;
v0x55cff27db9b0_201 .array/port v0x55cff27db9b0, 201;
v0x55cff27db9b0_202 .array/port v0x55cff27db9b0, 202;
E_0x55cff27daf60/50 .event anyedge, v0x55cff27db9b0_199, v0x55cff27db9b0_200, v0x55cff27db9b0_201, v0x55cff27db9b0_202;
v0x55cff27db9b0_203 .array/port v0x55cff27db9b0, 203;
v0x55cff27db9b0_204 .array/port v0x55cff27db9b0, 204;
v0x55cff27db9b0_205 .array/port v0x55cff27db9b0, 205;
v0x55cff27db9b0_206 .array/port v0x55cff27db9b0, 206;
E_0x55cff27daf60/51 .event anyedge, v0x55cff27db9b0_203, v0x55cff27db9b0_204, v0x55cff27db9b0_205, v0x55cff27db9b0_206;
v0x55cff27db9b0_207 .array/port v0x55cff27db9b0, 207;
v0x55cff27db9b0_208 .array/port v0x55cff27db9b0, 208;
v0x55cff27db9b0_209 .array/port v0x55cff27db9b0, 209;
v0x55cff27db9b0_210 .array/port v0x55cff27db9b0, 210;
E_0x55cff27daf60/52 .event anyedge, v0x55cff27db9b0_207, v0x55cff27db9b0_208, v0x55cff27db9b0_209, v0x55cff27db9b0_210;
v0x55cff27db9b0_211 .array/port v0x55cff27db9b0, 211;
v0x55cff27db9b0_212 .array/port v0x55cff27db9b0, 212;
v0x55cff27db9b0_213 .array/port v0x55cff27db9b0, 213;
v0x55cff27db9b0_214 .array/port v0x55cff27db9b0, 214;
E_0x55cff27daf60/53 .event anyedge, v0x55cff27db9b0_211, v0x55cff27db9b0_212, v0x55cff27db9b0_213, v0x55cff27db9b0_214;
v0x55cff27db9b0_215 .array/port v0x55cff27db9b0, 215;
v0x55cff27db9b0_216 .array/port v0x55cff27db9b0, 216;
v0x55cff27db9b0_217 .array/port v0x55cff27db9b0, 217;
v0x55cff27db9b0_218 .array/port v0x55cff27db9b0, 218;
E_0x55cff27daf60/54 .event anyedge, v0x55cff27db9b0_215, v0x55cff27db9b0_216, v0x55cff27db9b0_217, v0x55cff27db9b0_218;
v0x55cff27db9b0_219 .array/port v0x55cff27db9b0, 219;
v0x55cff27db9b0_220 .array/port v0x55cff27db9b0, 220;
v0x55cff27db9b0_221 .array/port v0x55cff27db9b0, 221;
v0x55cff27db9b0_222 .array/port v0x55cff27db9b0, 222;
E_0x55cff27daf60/55 .event anyedge, v0x55cff27db9b0_219, v0x55cff27db9b0_220, v0x55cff27db9b0_221, v0x55cff27db9b0_222;
v0x55cff27db9b0_223 .array/port v0x55cff27db9b0, 223;
v0x55cff27db9b0_224 .array/port v0x55cff27db9b0, 224;
v0x55cff27db9b0_225 .array/port v0x55cff27db9b0, 225;
v0x55cff27db9b0_226 .array/port v0x55cff27db9b0, 226;
E_0x55cff27daf60/56 .event anyedge, v0x55cff27db9b0_223, v0x55cff27db9b0_224, v0x55cff27db9b0_225, v0x55cff27db9b0_226;
v0x55cff27db9b0_227 .array/port v0x55cff27db9b0, 227;
v0x55cff27db9b0_228 .array/port v0x55cff27db9b0, 228;
v0x55cff27db9b0_229 .array/port v0x55cff27db9b0, 229;
v0x55cff27db9b0_230 .array/port v0x55cff27db9b0, 230;
E_0x55cff27daf60/57 .event anyedge, v0x55cff27db9b0_227, v0x55cff27db9b0_228, v0x55cff27db9b0_229, v0x55cff27db9b0_230;
v0x55cff27db9b0_231 .array/port v0x55cff27db9b0, 231;
v0x55cff27db9b0_232 .array/port v0x55cff27db9b0, 232;
v0x55cff27db9b0_233 .array/port v0x55cff27db9b0, 233;
v0x55cff27db9b0_234 .array/port v0x55cff27db9b0, 234;
E_0x55cff27daf60/58 .event anyedge, v0x55cff27db9b0_231, v0x55cff27db9b0_232, v0x55cff27db9b0_233, v0x55cff27db9b0_234;
v0x55cff27db9b0_235 .array/port v0x55cff27db9b0, 235;
v0x55cff27db9b0_236 .array/port v0x55cff27db9b0, 236;
v0x55cff27db9b0_237 .array/port v0x55cff27db9b0, 237;
v0x55cff27db9b0_238 .array/port v0x55cff27db9b0, 238;
E_0x55cff27daf60/59 .event anyedge, v0x55cff27db9b0_235, v0x55cff27db9b0_236, v0x55cff27db9b0_237, v0x55cff27db9b0_238;
v0x55cff27db9b0_239 .array/port v0x55cff27db9b0, 239;
v0x55cff27db9b0_240 .array/port v0x55cff27db9b0, 240;
v0x55cff27db9b0_241 .array/port v0x55cff27db9b0, 241;
v0x55cff27db9b0_242 .array/port v0x55cff27db9b0, 242;
E_0x55cff27daf60/60 .event anyedge, v0x55cff27db9b0_239, v0x55cff27db9b0_240, v0x55cff27db9b0_241, v0x55cff27db9b0_242;
v0x55cff27db9b0_243 .array/port v0x55cff27db9b0, 243;
v0x55cff27db9b0_244 .array/port v0x55cff27db9b0, 244;
v0x55cff27db9b0_245 .array/port v0x55cff27db9b0, 245;
v0x55cff27db9b0_246 .array/port v0x55cff27db9b0, 246;
E_0x55cff27daf60/61 .event anyedge, v0x55cff27db9b0_243, v0x55cff27db9b0_244, v0x55cff27db9b0_245, v0x55cff27db9b0_246;
v0x55cff27db9b0_247 .array/port v0x55cff27db9b0, 247;
v0x55cff27db9b0_248 .array/port v0x55cff27db9b0, 248;
v0x55cff27db9b0_249 .array/port v0x55cff27db9b0, 249;
v0x55cff27db9b0_250 .array/port v0x55cff27db9b0, 250;
E_0x55cff27daf60/62 .event anyedge, v0x55cff27db9b0_247, v0x55cff27db9b0_248, v0x55cff27db9b0_249, v0x55cff27db9b0_250;
v0x55cff27db9b0_251 .array/port v0x55cff27db9b0, 251;
v0x55cff27db9b0_252 .array/port v0x55cff27db9b0, 252;
v0x55cff27db9b0_253 .array/port v0x55cff27db9b0, 253;
v0x55cff27db9b0_254 .array/port v0x55cff27db9b0, 254;
E_0x55cff27daf60/63 .event anyedge, v0x55cff27db9b0_251, v0x55cff27db9b0_252, v0x55cff27db9b0_253, v0x55cff27db9b0_254;
v0x55cff27db9b0_255 .array/port v0x55cff27db9b0, 255;
E_0x55cff27daf60/64 .event anyedge, v0x55cff27db9b0_255;
E_0x55cff27daf60 .event/or E_0x55cff27daf60/0, E_0x55cff27daf60/1, E_0x55cff27daf60/2, E_0x55cff27daf60/3, E_0x55cff27daf60/4, E_0x55cff27daf60/5, E_0x55cff27daf60/6, E_0x55cff27daf60/7, E_0x55cff27daf60/8, E_0x55cff27daf60/9, E_0x55cff27daf60/10, E_0x55cff27daf60/11, E_0x55cff27daf60/12, E_0x55cff27daf60/13, E_0x55cff27daf60/14, E_0x55cff27daf60/15, E_0x55cff27daf60/16, E_0x55cff27daf60/17, E_0x55cff27daf60/18, E_0x55cff27daf60/19, E_0x55cff27daf60/20, E_0x55cff27daf60/21, E_0x55cff27daf60/22, E_0x55cff27daf60/23, E_0x55cff27daf60/24, E_0x55cff27daf60/25, E_0x55cff27daf60/26, E_0x55cff27daf60/27, E_0x55cff27daf60/28, E_0x55cff27daf60/29, E_0x55cff27daf60/30, E_0x55cff27daf60/31, E_0x55cff27daf60/32, E_0x55cff27daf60/33, E_0x55cff27daf60/34, E_0x55cff27daf60/35, E_0x55cff27daf60/36, E_0x55cff27daf60/37, E_0x55cff27daf60/38, E_0x55cff27daf60/39, E_0x55cff27daf60/40, E_0x55cff27daf60/41, E_0x55cff27daf60/42, E_0x55cff27daf60/43, E_0x55cff27daf60/44, E_0x55cff27daf60/45, E_0x55cff27daf60/46, E_0x55cff27daf60/47, E_0x55cff27daf60/48, E_0x55cff27daf60/49, E_0x55cff27daf60/50, E_0x55cff27daf60/51, E_0x55cff27daf60/52, E_0x55cff27daf60/53, E_0x55cff27daf60/54, E_0x55cff27daf60/55, E_0x55cff27daf60/56, E_0x55cff27daf60/57, E_0x55cff27daf60/58, E_0x55cff27daf60/59, E_0x55cff27daf60/60, E_0x55cff27daf60/61, E_0x55cff27daf60/62, E_0x55cff27daf60/63, E_0x55cff27daf60/64;
S_0x55cff27de2d0 .scope module, "IF_STAGE" "if_stage" 23 74, 17 24 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "id_pc";
    .port_info 4 /INPUT 4 "id_opcode";
    .port_info 5 /INPUT 1 "jump";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "prev_zero_flag";
    .port_info 8 /INPUT 1 "prev_neg_flag";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /OUTPUT 32 "next_pc";
    .port_info 11 /OUTPUT 1 "flush";
L_0x55cff2804cd0 .functor AND 1, v0x55cff27d2b30_0, v0x55cff27de9c0_0, C4<1>, C4<1>;
L_0x55cff2804d40 .functor OR 1, v0x55cff27d2ce0_0, L_0x55cff2804cd0, C4<0>, C4<0>;
L_0x55cff2805010 .functor BUFZ 1, L_0x55cff2804d40, C4<0>, C4<0>, C4<0>;
v0x55cff27e0040_0 .net *"_ivl_2", 0 0, L_0x55cff2804cd0;  1 drivers
v0x55cff27e0140_0 .net "branch", 0 0, v0x55cff27d2b30_0;  alias, 1 drivers
v0x55cff27e0200_0 .net "branch_taken", 0 0, v0x55cff27de9c0_0;  1 drivers
v0x55cff27e0300_0 .net "branch_target", 31 0, L_0x55cff2808990;  alias, 1 drivers
v0x55cff27e03a0_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27e0440_0 .net "flush", 0 0, L_0x55cff2805010;  alias, 1 drivers
v0x55cff27e04e0_0 .net "id_opcode", 3 0, L_0x55cff2805110;  1 drivers
v0x55cff27e05b0_0 .net "id_pc", 31 0, v0x55cff27daa90_0;  alias, 1 drivers
v0x55cff27e06a0_0 .net "jump", 0 0, v0x55cff27d2ce0_0;  alias, 1 drivers
v0x55cff27e07d0_0 .net "next_pc", 31 0, L_0x55cff2804e50;  alias, 1 drivers
v0x55cff27e0870_0 .net "pc_mux_sel", 0 0, L_0x55cff2804d40;  1 drivers
v0x55cff27e0910_0 .net "pc_out", 31 0, v0x55cff27dfdb0_0;  alias, 1 drivers
v0x55cff27e0a40_0 .net "pc_plus_one", 31 0, L_0x55cff2804c30;  1 drivers
v0x55cff27e0ae0_0 .net "prev_neg_flag", 0 0, v0x55cff27cf120_0;  alias, 1 drivers
v0x55cff27e0bd0_0 .net "prev_zero_flag", 0 0, v0x55cff27cf650_0;  alias, 1 drivers
v0x55cff27e0cc0_0 .net "rst", 0 0, o0x7fd2896cc7a8;  alias, 0 drivers
S_0x55cff27de5e0 .scope module, "BRANCH_LOGIC" "branchctl" 17 54, 18 26 0, S_0x55cff27de2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "zero_flag";
    .port_info 2 /INPUT 1 "neg_flag";
    .port_info 3 /OUTPUT 1 "branch_taken";
P_0x55cff27daeb0 .param/l "OP_BRN" 0 18 34, C4<1010>;
P_0x55cff27daef0 .param/l "OP_BRZ" 0 18 33, C4<1001>;
v0x55cff27de9c0_0 .var "branch_taken", 0 0;
v0x55cff27deaa0_0 .net "neg_flag", 0 0, v0x55cff27cf120_0;  alias, 1 drivers
v0x55cff27deb90_0 .net "opcode", 3 0, L_0x55cff2805110;  alias, 1 drivers
v0x55cff27dec60_0 .net "zero_flag", 0 0, v0x55cff27cf650_0;  alias, 1 drivers
E_0x55cff27de960 .event anyedge, v0x55cff27deb90_0, v0x55cff27cf650_0, v0x55cff27cf120_0;
S_0x55cff27deda0 .scope module, "PC_ADDER" "adder" 17 47, 7 23 0, S_0x55cff27de2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55cff27deff0_0 .net "a", 31 0, v0x55cff27dfdb0_0;  alias, 1 drivers
L_0x7fd289678450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55cff27df120_0 .net "b", 31 0, L_0x7fd289678450;  1 drivers
v0x55cff27df200_0 .net "out", 31 0, L_0x55cff2804c30;  alias, 1 drivers
L_0x55cff2804c30 .arith/sum 32, v0x55cff27dfdb0_0, L_0x7fd289678450;
S_0x55cff27df340 .scope module, "PC_MUX" "mux" 17 67, 6 24 0, S_0x55cff27de2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x55cff27df5c0_0 .net "in0", 31 0, L_0x55cff2804c30;  alias, 1 drivers
v0x55cff27df690_0 .net "in1", 31 0, L_0x55cff2808990;  alias, 1 drivers
v0x55cff27df780_0 .net "out", 31 0, L_0x55cff2804e50;  alias, 1 drivers
v0x55cff27df840_0 .net "sel", 0 0, L_0x55cff2804d40;  alias, 1 drivers
L_0x55cff2804e50 .functor MUXZ 32, L_0x55cff2804c30, L_0x55cff2808990, L_0x55cff2804d40, C4<>;
S_0x55cff27df9b0 .scope module, "PC_REG" "pc" 17 78, 19 23 0, S_0x55cff27de2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x55cff27dfc00_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27dfcc0_0 .net "pc_in", 31 0, L_0x55cff2804e50;  alias, 1 drivers
v0x55cff27dfdb0_0 .var "pc_out", 31 0;
v0x55cff27dfe80_0 .net "rst", 0 0, o0x7fd2896cc7a8;  alias, 0 drivers
S_0x55cff27e0f10 .scope module, "MEM_STAGE" "mem_stage" 23 224, 20 23 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ex_alu_result";
    .port_info 2 /INPUT 32 "ex_write_data";
    .port_info 3 /INPUT 6 "ex_rd";
    .port_info 4 /INPUT 6 "ex_rt";
    .port_info 5 /INPUT 4 "ex_opcode";
    .port_info 6 /INPUT 1 "ex_zero_flag";
    .port_info 7 /INPUT 1 "ex_neg_flag";
    .port_info 8 /INPUT 1 "ex_reg_write";
    .port_info 9 /INPUT 1 "ex_mem_to_reg";
    .port_info 10 /INPUT 1 "ex_mem_write";
    .port_info 11 /OUTPUT 32 "mem_alu_result";
    .port_info 12 /OUTPUT 32 "mem_read_data";
    .port_info 13 /OUTPUT 6 "mem_rd";
    .port_info 14 /OUTPUT 6 "mem_rt";
    .port_info 15 /OUTPUT 4 "mem_opcode";
    .port_info 16 /OUTPUT 1 "mem_zero_flag";
    .port_info 17 /OUTPUT 1 "mem_neg_flag";
    .port_info 18 /OUTPUT 1 "mem_reg_write";
    .port_info 19 /OUTPUT 1 "mem_mem_to_reg";
L_0x55cff2808a30 .functor BUFZ 32, v0x55cff27ceea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55cff2808aa0 .functor BUFZ 6, v0x55cff27cf2c0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff2808b10 .functor BUFZ 6, v0x55cff27cf570_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55cff2808b80 .functor BUFZ 4, v0x55cff27cf1e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55cff2808c20 .functor BUFZ 1, v0x55cff27cf650_0, C4<0>, C4<0>, C4<0>;
L_0x55cff2808c90 .functor BUFZ 1, v0x55cff27cf120_0, C4<0>, C4<0>, C4<0>;
L_0x55cff2808d50 .functor BUFZ 1, v0x55cff27cf4b0_0, C4<0>, C4<0>, C4<0>;
L_0x55cff2808dc0 .functor BUFZ 1, v0x55cff27cf060_0, C4<0>, C4<0>, C4<0>;
v0x55cff27e4e20_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27e4ff0_0 .net "ex_alu_result", 31 0, v0x55cff27ceea0_0;  alias, 1 drivers
v0x55cff27e50b0_0 .net "ex_mem_to_reg", 0 0, v0x55cff27cf060_0;  alias, 1 drivers
v0x55cff27e5180_0 .net "ex_mem_write", 0 0, v0x55cff27d2e40_0;  alias, 1 drivers
v0x55cff27e5270_0 .net "ex_neg_flag", 0 0, v0x55cff27cf120_0;  alias, 1 drivers
v0x55cff27e5360_0 .net "ex_opcode", 3 0, v0x55cff27cf1e0_0;  alias, 1 drivers
v0x55cff27e5400_0 .net "ex_rd", 5 0, v0x55cff27cf2c0_0;  alias, 1 drivers
v0x55cff27e54f0_0 .net "ex_reg_write", 0 0, v0x55cff27cf4b0_0;  alias, 1 drivers
v0x55cff27e55e0_0 .net "ex_rt", 5 0, v0x55cff27cf570_0;  alias, 1 drivers
v0x55cff27e5680_0 .net "ex_write_data", 31 0, v0x55cff27cef80_0;  alias, 1 drivers
v0x55cff27e5720_0 .net "ex_zero_flag", 0 0, v0x55cff27cf650_0;  alias, 1 drivers
v0x55cff27e57c0_0 .net "mem_alu_result", 31 0, L_0x55cff2808a30;  alias, 1 drivers
v0x55cff27e5880_0 .net "mem_mem_to_reg", 0 0, L_0x55cff2808dc0;  alias, 1 drivers
v0x55cff27e5940_0 .net "mem_neg_flag", 0 0, L_0x55cff2808c90;  alias, 1 drivers
v0x55cff27e5a00_0 .net "mem_opcode", 3 0, L_0x55cff2808b80;  alias, 1 drivers
v0x55cff27e5ae0_0 .net "mem_rd", 5 0, L_0x55cff2808aa0;  alias, 1 drivers
v0x55cff27e5ba0_0 .net "mem_read_data", 31 0, v0x55cff27e4bf0_0;  alias, 1 drivers
v0x55cff27e5d70_0 .net "mem_reg_write", 0 0, L_0x55cff2808d50;  alias, 1 drivers
v0x55cff27e5e10_0 .net "mem_rt", 5 0, L_0x55cff2808b10;  alias, 1 drivers
v0x55cff27e5ed0_0 .net "mem_zero_flag", 0 0, L_0x55cff2808c20;  alias, 1 drivers
S_0x55cff27e1370 .scope module, "DATA_MEM" "dmem" 20 51, 21 23 0, S_0x55cff27e0f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
P_0x55cff27e1520 .param/l "MEM_SIZE" 0 21 31, +C4<00000000000000000000000100000000>;
v0x55cff27e1fa0_0 .net "address", 31 0, v0x55cff27ceea0_0;  alias, 1 drivers
v0x55cff27e20d0_0 .net "clk", 0 0, o0x7fd2896cc6b8;  alias, 0 drivers
v0x55cff27e2190_0 .var/i "i", 31 0;
v0x55cff27e2230 .array "mem", 255 0, 31 0;
v0x55cff27e4b00_0 .net "mem_write", 0 0, v0x55cff27d2e40_0;  alias, 1 drivers
v0x55cff27e4bf0_0 .var "read_data", 31 0;
v0x55cff27e4cb0_0 .net "write_data", 31 0, v0x55cff27cef80_0;  alias, 1 drivers
E_0x55cff27e16d0 .event posedge, v0x55cff27d2e40_0, v0x55cff27ce620_0;
v0x55cff27e2230_0 .array/port v0x55cff27e2230, 0;
v0x55cff27e2230_1 .array/port v0x55cff27e2230, 1;
v0x55cff27e2230_2 .array/port v0x55cff27e2230, 2;
E_0x55cff27e1750/0 .event anyedge, v0x55cff27ceea0_0, v0x55cff27e2230_0, v0x55cff27e2230_1, v0x55cff27e2230_2;
v0x55cff27e2230_3 .array/port v0x55cff27e2230, 3;
v0x55cff27e2230_4 .array/port v0x55cff27e2230, 4;
v0x55cff27e2230_5 .array/port v0x55cff27e2230, 5;
v0x55cff27e2230_6 .array/port v0x55cff27e2230, 6;
E_0x55cff27e1750/1 .event anyedge, v0x55cff27e2230_3, v0x55cff27e2230_4, v0x55cff27e2230_5, v0x55cff27e2230_6;
v0x55cff27e2230_7 .array/port v0x55cff27e2230, 7;
v0x55cff27e2230_8 .array/port v0x55cff27e2230, 8;
v0x55cff27e2230_9 .array/port v0x55cff27e2230, 9;
v0x55cff27e2230_10 .array/port v0x55cff27e2230, 10;
E_0x55cff27e1750/2 .event anyedge, v0x55cff27e2230_7, v0x55cff27e2230_8, v0x55cff27e2230_9, v0x55cff27e2230_10;
v0x55cff27e2230_11 .array/port v0x55cff27e2230, 11;
v0x55cff27e2230_12 .array/port v0x55cff27e2230, 12;
v0x55cff27e2230_13 .array/port v0x55cff27e2230, 13;
v0x55cff27e2230_14 .array/port v0x55cff27e2230, 14;
E_0x55cff27e1750/3 .event anyedge, v0x55cff27e2230_11, v0x55cff27e2230_12, v0x55cff27e2230_13, v0x55cff27e2230_14;
v0x55cff27e2230_15 .array/port v0x55cff27e2230, 15;
v0x55cff27e2230_16 .array/port v0x55cff27e2230, 16;
v0x55cff27e2230_17 .array/port v0x55cff27e2230, 17;
v0x55cff27e2230_18 .array/port v0x55cff27e2230, 18;
E_0x55cff27e1750/4 .event anyedge, v0x55cff27e2230_15, v0x55cff27e2230_16, v0x55cff27e2230_17, v0x55cff27e2230_18;
v0x55cff27e2230_19 .array/port v0x55cff27e2230, 19;
v0x55cff27e2230_20 .array/port v0x55cff27e2230, 20;
v0x55cff27e2230_21 .array/port v0x55cff27e2230, 21;
v0x55cff27e2230_22 .array/port v0x55cff27e2230, 22;
E_0x55cff27e1750/5 .event anyedge, v0x55cff27e2230_19, v0x55cff27e2230_20, v0x55cff27e2230_21, v0x55cff27e2230_22;
v0x55cff27e2230_23 .array/port v0x55cff27e2230, 23;
v0x55cff27e2230_24 .array/port v0x55cff27e2230, 24;
v0x55cff27e2230_25 .array/port v0x55cff27e2230, 25;
v0x55cff27e2230_26 .array/port v0x55cff27e2230, 26;
E_0x55cff27e1750/6 .event anyedge, v0x55cff27e2230_23, v0x55cff27e2230_24, v0x55cff27e2230_25, v0x55cff27e2230_26;
v0x55cff27e2230_27 .array/port v0x55cff27e2230, 27;
v0x55cff27e2230_28 .array/port v0x55cff27e2230, 28;
v0x55cff27e2230_29 .array/port v0x55cff27e2230, 29;
v0x55cff27e2230_30 .array/port v0x55cff27e2230, 30;
E_0x55cff27e1750/7 .event anyedge, v0x55cff27e2230_27, v0x55cff27e2230_28, v0x55cff27e2230_29, v0x55cff27e2230_30;
v0x55cff27e2230_31 .array/port v0x55cff27e2230, 31;
v0x55cff27e2230_32 .array/port v0x55cff27e2230, 32;
v0x55cff27e2230_33 .array/port v0x55cff27e2230, 33;
v0x55cff27e2230_34 .array/port v0x55cff27e2230, 34;
E_0x55cff27e1750/8 .event anyedge, v0x55cff27e2230_31, v0x55cff27e2230_32, v0x55cff27e2230_33, v0x55cff27e2230_34;
v0x55cff27e2230_35 .array/port v0x55cff27e2230, 35;
v0x55cff27e2230_36 .array/port v0x55cff27e2230, 36;
v0x55cff27e2230_37 .array/port v0x55cff27e2230, 37;
v0x55cff27e2230_38 .array/port v0x55cff27e2230, 38;
E_0x55cff27e1750/9 .event anyedge, v0x55cff27e2230_35, v0x55cff27e2230_36, v0x55cff27e2230_37, v0x55cff27e2230_38;
v0x55cff27e2230_39 .array/port v0x55cff27e2230, 39;
v0x55cff27e2230_40 .array/port v0x55cff27e2230, 40;
v0x55cff27e2230_41 .array/port v0x55cff27e2230, 41;
v0x55cff27e2230_42 .array/port v0x55cff27e2230, 42;
E_0x55cff27e1750/10 .event anyedge, v0x55cff27e2230_39, v0x55cff27e2230_40, v0x55cff27e2230_41, v0x55cff27e2230_42;
v0x55cff27e2230_43 .array/port v0x55cff27e2230, 43;
v0x55cff27e2230_44 .array/port v0x55cff27e2230, 44;
v0x55cff27e2230_45 .array/port v0x55cff27e2230, 45;
v0x55cff27e2230_46 .array/port v0x55cff27e2230, 46;
E_0x55cff27e1750/11 .event anyedge, v0x55cff27e2230_43, v0x55cff27e2230_44, v0x55cff27e2230_45, v0x55cff27e2230_46;
v0x55cff27e2230_47 .array/port v0x55cff27e2230, 47;
v0x55cff27e2230_48 .array/port v0x55cff27e2230, 48;
v0x55cff27e2230_49 .array/port v0x55cff27e2230, 49;
v0x55cff27e2230_50 .array/port v0x55cff27e2230, 50;
E_0x55cff27e1750/12 .event anyedge, v0x55cff27e2230_47, v0x55cff27e2230_48, v0x55cff27e2230_49, v0x55cff27e2230_50;
v0x55cff27e2230_51 .array/port v0x55cff27e2230, 51;
v0x55cff27e2230_52 .array/port v0x55cff27e2230, 52;
v0x55cff27e2230_53 .array/port v0x55cff27e2230, 53;
v0x55cff27e2230_54 .array/port v0x55cff27e2230, 54;
E_0x55cff27e1750/13 .event anyedge, v0x55cff27e2230_51, v0x55cff27e2230_52, v0x55cff27e2230_53, v0x55cff27e2230_54;
v0x55cff27e2230_55 .array/port v0x55cff27e2230, 55;
v0x55cff27e2230_56 .array/port v0x55cff27e2230, 56;
v0x55cff27e2230_57 .array/port v0x55cff27e2230, 57;
v0x55cff27e2230_58 .array/port v0x55cff27e2230, 58;
E_0x55cff27e1750/14 .event anyedge, v0x55cff27e2230_55, v0x55cff27e2230_56, v0x55cff27e2230_57, v0x55cff27e2230_58;
v0x55cff27e2230_59 .array/port v0x55cff27e2230, 59;
v0x55cff27e2230_60 .array/port v0x55cff27e2230, 60;
v0x55cff27e2230_61 .array/port v0x55cff27e2230, 61;
v0x55cff27e2230_62 .array/port v0x55cff27e2230, 62;
E_0x55cff27e1750/15 .event anyedge, v0x55cff27e2230_59, v0x55cff27e2230_60, v0x55cff27e2230_61, v0x55cff27e2230_62;
v0x55cff27e2230_63 .array/port v0x55cff27e2230, 63;
v0x55cff27e2230_64 .array/port v0x55cff27e2230, 64;
v0x55cff27e2230_65 .array/port v0x55cff27e2230, 65;
v0x55cff27e2230_66 .array/port v0x55cff27e2230, 66;
E_0x55cff27e1750/16 .event anyedge, v0x55cff27e2230_63, v0x55cff27e2230_64, v0x55cff27e2230_65, v0x55cff27e2230_66;
v0x55cff27e2230_67 .array/port v0x55cff27e2230, 67;
v0x55cff27e2230_68 .array/port v0x55cff27e2230, 68;
v0x55cff27e2230_69 .array/port v0x55cff27e2230, 69;
v0x55cff27e2230_70 .array/port v0x55cff27e2230, 70;
E_0x55cff27e1750/17 .event anyedge, v0x55cff27e2230_67, v0x55cff27e2230_68, v0x55cff27e2230_69, v0x55cff27e2230_70;
v0x55cff27e2230_71 .array/port v0x55cff27e2230, 71;
v0x55cff27e2230_72 .array/port v0x55cff27e2230, 72;
v0x55cff27e2230_73 .array/port v0x55cff27e2230, 73;
v0x55cff27e2230_74 .array/port v0x55cff27e2230, 74;
E_0x55cff27e1750/18 .event anyedge, v0x55cff27e2230_71, v0x55cff27e2230_72, v0x55cff27e2230_73, v0x55cff27e2230_74;
v0x55cff27e2230_75 .array/port v0x55cff27e2230, 75;
v0x55cff27e2230_76 .array/port v0x55cff27e2230, 76;
v0x55cff27e2230_77 .array/port v0x55cff27e2230, 77;
v0x55cff27e2230_78 .array/port v0x55cff27e2230, 78;
E_0x55cff27e1750/19 .event anyedge, v0x55cff27e2230_75, v0x55cff27e2230_76, v0x55cff27e2230_77, v0x55cff27e2230_78;
v0x55cff27e2230_79 .array/port v0x55cff27e2230, 79;
v0x55cff27e2230_80 .array/port v0x55cff27e2230, 80;
v0x55cff27e2230_81 .array/port v0x55cff27e2230, 81;
v0x55cff27e2230_82 .array/port v0x55cff27e2230, 82;
E_0x55cff27e1750/20 .event anyedge, v0x55cff27e2230_79, v0x55cff27e2230_80, v0x55cff27e2230_81, v0x55cff27e2230_82;
v0x55cff27e2230_83 .array/port v0x55cff27e2230, 83;
v0x55cff27e2230_84 .array/port v0x55cff27e2230, 84;
v0x55cff27e2230_85 .array/port v0x55cff27e2230, 85;
v0x55cff27e2230_86 .array/port v0x55cff27e2230, 86;
E_0x55cff27e1750/21 .event anyedge, v0x55cff27e2230_83, v0x55cff27e2230_84, v0x55cff27e2230_85, v0x55cff27e2230_86;
v0x55cff27e2230_87 .array/port v0x55cff27e2230, 87;
v0x55cff27e2230_88 .array/port v0x55cff27e2230, 88;
v0x55cff27e2230_89 .array/port v0x55cff27e2230, 89;
v0x55cff27e2230_90 .array/port v0x55cff27e2230, 90;
E_0x55cff27e1750/22 .event anyedge, v0x55cff27e2230_87, v0x55cff27e2230_88, v0x55cff27e2230_89, v0x55cff27e2230_90;
v0x55cff27e2230_91 .array/port v0x55cff27e2230, 91;
v0x55cff27e2230_92 .array/port v0x55cff27e2230, 92;
v0x55cff27e2230_93 .array/port v0x55cff27e2230, 93;
v0x55cff27e2230_94 .array/port v0x55cff27e2230, 94;
E_0x55cff27e1750/23 .event anyedge, v0x55cff27e2230_91, v0x55cff27e2230_92, v0x55cff27e2230_93, v0x55cff27e2230_94;
v0x55cff27e2230_95 .array/port v0x55cff27e2230, 95;
v0x55cff27e2230_96 .array/port v0x55cff27e2230, 96;
v0x55cff27e2230_97 .array/port v0x55cff27e2230, 97;
v0x55cff27e2230_98 .array/port v0x55cff27e2230, 98;
E_0x55cff27e1750/24 .event anyedge, v0x55cff27e2230_95, v0x55cff27e2230_96, v0x55cff27e2230_97, v0x55cff27e2230_98;
v0x55cff27e2230_99 .array/port v0x55cff27e2230, 99;
v0x55cff27e2230_100 .array/port v0x55cff27e2230, 100;
v0x55cff27e2230_101 .array/port v0x55cff27e2230, 101;
v0x55cff27e2230_102 .array/port v0x55cff27e2230, 102;
E_0x55cff27e1750/25 .event anyedge, v0x55cff27e2230_99, v0x55cff27e2230_100, v0x55cff27e2230_101, v0x55cff27e2230_102;
v0x55cff27e2230_103 .array/port v0x55cff27e2230, 103;
v0x55cff27e2230_104 .array/port v0x55cff27e2230, 104;
v0x55cff27e2230_105 .array/port v0x55cff27e2230, 105;
v0x55cff27e2230_106 .array/port v0x55cff27e2230, 106;
E_0x55cff27e1750/26 .event anyedge, v0x55cff27e2230_103, v0x55cff27e2230_104, v0x55cff27e2230_105, v0x55cff27e2230_106;
v0x55cff27e2230_107 .array/port v0x55cff27e2230, 107;
v0x55cff27e2230_108 .array/port v0x55cff27e2230, 108;
v0x55cff27e2230_109 .array/port v0x55cff27e2230, 109;
v0x55cff27e2230_110 .array/port v0x55cff27e2230, 110;
E_0x55cff27e1750/27 .event anyedge, v0x55cff27e2230_107, v0x55cff27e2230_108, v0x55cff27e2230_109, v0x55cff27e2230_110;
v0x55cff27e2230_111 .array/port v0x55cff27e2230, 111;
v0x55cff27e2230_112 .array/port v0x55cff27e2230, 112;
v0x55cff27e2230_113 .array/port v0x55cff27e2230, 113;
v0x55cff27e2230_114 .array/port v0x55cff27e2230, 114;
E_0x55cff27e1750/28 .event anyedge, v0x55cff27e2230_111, v0x55cff27e2230_112, v0x55cff27e2230_113, v0x55cff27e2230_114;
v0x55cff27e2230_115 .array/port v0x55cff27e2230, 115;
v0x55cff27e2230_116 .array/port v0x55cff27e2230, 116;
v0x55cff27e2230_117 .array/port v0x55cff27e2230, 117;
v0x55cff27e2230_118 .array/port v0x55cff27e2230, 118;
E_0x55cff27e1750/29 .event anyedge, v0x55cff27e2230_115, v0x55cff27e2230_116, v0x55cff27e2230_117, v0x55cff27e2230_118;
v0x55cff27e2230_119 .array/port v0x55cff27e2230, 119;
v0x55cff27e2230_120 .array/port v0x55cff27e2230, 120;
v0x55cff27e2230_121 .array/port v0x55cff27e2230, 121;
v0x55cff27e2230_122 .array/port v0x55cff27e2230, 122;
E_0x55cff27e1750/30 .event anyedge, v0x55cff27e2230_119, v0x55cff27e2230_120, v0x55cff27e2230_121, v0x55cff27e2230_122;
v0x55cff27e2230_123 .array/port v0x55cff27e2230, 123;
v0x55cff27e2230_124 .array/port v0x55cff27e2230, 124;
v0x55cff27e2230_125 .array/port v0x55cff27e2230, 125;
v0x55cff27e2230_126 .array/port v0x55cff27e2230, 126;
E_0x55cff27e1750/31 .event anyedge, v0x55cff27e2230_123, v0x55cff27e2230_124, v0x55cff27e2230_125, v0x55cff27e2230_126;
v0x55cff27e2230_127 .array/port v0x55cff27e2230, 127;
v0x55cff27e2230_128 .array/port v0x55cff27e2230, 128;
v0x55cff27e2230_129 .array/port v0x55cff27e2230, 129;
v0x55cff27e2230_130 .array/port v0x55cff27e2230, 130;
E_0x55cff27e1750/32 .event anyedge, v0x55cff27e2230_127, v0x55cff27e2230_128, v0x55cff27e2230_129, v0x55cff27e2230_130;
v0x55cff27e2230_131 .array/port v0x55cff27e2230, 131;
v0x55cff27e2230_132 .array/port v0x55cff27e2230, 132;
v0x55cff27e2230_133 .array/port v0x55cff27e2230, 133;
v0x55cff27e2230_134 .array/port v0x55cff27e2230, 134;
E_0x55cff27e1750/33 .event anyedge, v0x55cff27e2230_131, v0x55cff27e2230_132, v0x55cff27e2230_133, v0x55cff27e2230_134;
v0x55cff27e2230_135 .array/port v0x55cff27e2230, 135;
v0x55cff27e2230_136 .array/port v0x55cff27e2230, 136;
v0x55cff27e2230_137 .array/port v0x55cff27e2230, 137;
v0x55cff27e2230_138 .array/port v0x55cff27e2230, 138;
E_0x55cff27e1750/34 .event anyedge, v0x55cff27e2230_135, v0x55cff27e2230_136, v0x55cff27e2230_137, v0x55cff27e2230_138;
v0x55cff27e2230_139 .array/port v0x55cff27e2230, 139;
v0x55cff27e2230_140 .array/port v0x55cff27e2230, 140;
v0x55cff27e2230_141 .array/port v0x55cff27e2230, 141;
v0x55cff27e2230_142 .array/port v0x55cff27e2230, 142;
E_0x55cff27e1750/35 .event anyedge, v0x55cff27e2230_139, v0x55cff27e2230_140, v0x55cff27e2230_141, v0x55cff27e2230_142;
v0x55cff27e2230_143 .array/port v0x55cff27e2230, 143;
v0x55cff27e2230_144 .array/port v0x55cff27e2230, 144;
v0x55cff27e2230_145 .array/port v0x55cff27e2230, 145;
v0x55cff27e2230_146 .array/port v0x55cff27e2230, 146;
E_0x55cff27e1750/36 .event anyedge, v0x55cff27e2230_143, v0x55cff27e2230_144, v0x55cff27e2230_145, v0x55cff27e2230_146;
v0x55cff27e2230_147 .array/port v0x55cff27e2230, 147;
v0x55cff27e2230_148 .array/port v0x55cff27e2230, 148;
v0x55cff27e2230_149 .array/port v0x55cff27e2230, 149;
v0x55cff27e2230_150 .array/port v0x55cff27e2230, 150;
E_0x55cff27e1750/37 .event anyedge, v0x55cff27e2230_147, v0x55cff27e2230_148, v0x55cff27e2230_149, v0x55cff27e2230_150;
v0x55cff27e2230_151 .array/port v0x55cff27e2230, 151;
v0x55cff27e2230_152 .array/port v0x55cff27e2230, 152;
v0x55cff27e2230_153 .array/port v0x55cff27e2230, 153;
v0x55cff27e2230_154 .array/port v0x55cff27e2230, 154;
E_0x55cff27e1750/38 .event anyedge, v0x55cff27e2230_151, v0x55cff27e2230_152, v0x55cff27e2230_153, v0x55cff27e2230_154;
v0x55cff27e2230_155 .array/port v0x55cff27e2230, 155;
v0x55cff27e2230_156 .array/port v0x55cff27e2230, 156;
v0x55cff27e2230_157 .array/port v0x55cff27e2230, 157;
v0x55cff27e2230_158 .array/port v0x55cff27e2230, 158;
E_0x55cff27e1750/39 .event anyedge, v0x55cff27e2230_155, v0x55cff27e2230_156, v0x55cff27e2230_157, v0x55cff27e2230_158;
v0x55cff27e2230_159 .array/port v0x55cff27e2230, 159;
v0x55cff27e2230_160 .array/port v0x55cff27e2230, 160;
v0x55cff27e2230_161 .array/port v0x55cff27e2230, 161;
v0x55cff27e2230_162 .array/port v0x55cff27e2230, 162;
E_0x55cff27e1750/40 .event anyedge, v0x55cff27e2230_159, v0x55cff27e2230_160, v0x55cff27e2230_161, v0x55cff27e2230_162;
v0x55cff27e2230_163 .array/port v0x55cff27e2230, 163;
v0x55cff27e2230_164 .array/port v0x55cff27e2230, 164;
v0x55cff27e2230_165 .array/port v0x55cff27e2230, 165;
v0x55cff27e2230_166 .array/port v0x55cff27e2230, 166;
E_0x55cff27e1750/41 .event anyedge, v0x55cff27e2230_163, v0x55cff27e2230_164, v0x55cff27e2230_165, v0x55cff27e2230_166;
v0x55cff27e2230_167 .array/port v0x55cff27e2230, 167;
v0x55cff27e2230_168 .array/port v0x55cff27e2230, 168;
v0x55cff27e2230_169 .array/port v0x55cff27e2230, 169;
v0x55cff27e2230_170 .array/port v0x55cff27e2230, 170;
E_0x55cff27e1750/42 .event anyedge, v0x55cff27e2230_167, v0x55cff27e2230_168, v0x55cff27e2230_169, v0x55cff27e2230_170;
v0x55cff27e2230_171 .array/port v0x55cff27e2230, 171;
v0x55cff27e2230_172 .array/port v0x55cff27e2230, 172;
v0x55cff27e2230_173 .array/port v0x55cff27e2230, 173;
v0x55cff27e2230_174 .array/port v0x55cff27e2230, 174;
E_0x55cff27e1750/43 .event anyedge, v0x55cff27e2230_171, v0x55cff27e2230_172, v0x55cff27e2230_173, v0x55cff27e2230_174;
v0x55cff27e2230_175 .array/port v0x55cff27e2230, 175;
v0x55cff27e2230_176 .array/port v0x55cff27e2230, 176;
v0x55cff27e2230_177 .array/port v0x55cff27e2230, 177;
v0x55cff27e2230_178 .array/port v0x55cff27e2230, 178;
E_0x55cff27e1750/44 .event anyedge, v0x55cff27e2230_175, v0x55cff27e2230_176, v0x55cff27e2230_177, v0x55cff27e2230_178;
v0x55cff27e2230_179 .array/port v0x55cff27e2230, 179;
v0x55cff27e2230_180 .array/port v0x55cff27e2230, 180;
v0x55cff27e2230_181 .array/port v0x55cff27e2230, 181;
v0x55cff27e2230_182 .array/port v0x55cff27e2230, 182;
E_0x55cff27e1750/45 .event anyedge, v0x55cff27e2230_179, v0x55cff27e2230_180, v0x55cff27e2230_181, v0x55cff27e2230_182;
v0x55cff27e2230_183 .array/port v0x55cff27e2230, 183;
v0x55cff27e2230_184 .array/port v0x55cff27e2230, 184;
v0x55cff27e2230_185 .array/port v0x55cff27e2230, 185;
v0x55cff27e2230_186 .array/port v0x55cff27e2230, 186;
E_0x55cff27e1750/46 .event anyedge, v0x55cff27e2230_183, v0x55cff27e2230_184, v0x55cff27e2230_185, v0x55cff27e2230_186;
v0x55cff27e2230_187 .array/port v0x55cff27e2230, 187;
v0x55cff27e2230_188 .array/port v0x55cff27e2230, 188;
v0x55cff27e2230_189 .array/port v0x55cff27e2230, 189;
v0x55cff27e2230_190 .array/port v0x55cff27e2230, 190;
E_0x55cff27e1750/47 .event anyedge, v0x55cff27e2230_187, v0x55cff27e2230_188, v0x55cff27e2230_189, v0x55cff27e2230_190;
v0x55cff27e2230_191 .array/port v0x55cff27e2230, 191;
v0x55cff27e2230_192 .array/port v0x55cff27e2230, 192;
v0x55cff27e2230_193 .array/port v0x55cff27e2230, 193;
v0x55cff27e2230_194 .array/port v0x55cff27e2230, 194;
E_0x55cff27e1750/48 .event anyedge, v0x55cff27e2230_191, v0x55cff27e2230_192, v0x55cff27e2230_193, v0x55cff27e2230_194;
v0x55cff27e2230_195 .array/port v0x55cff27e2230, 195;
v0x55cff27e2230_196 .array/port v0x55cff27e2230, 196;
v0x55cff27e2230_197 .array/port v0x55cff27e2230, 197;
v0x55cff27e2230_198 .array/port v0x55cff27e2230, 198;
E_0x55cff27e1750/49 .event anyedge, v0x55cff27e2230_195, v0x55cff27e2230_196, v0x55cff27e2230_197, v0x55cff27e2230_198;
v0x55cff27e2230_199 .array/port v0x55cff27e2230, 199;
v0x55cff27e2230_200 .array/port v0x55cff27e2230, 200;
v0x55cff27e2230_201 .array/port v0x55cff27e2230, 201;
v0x55cff27e2230_202 .array/port v0x55cff27e2230, 202;
E_0x55cff27e1750/50 .event anyedge, v0x55cff27e2230_199, v0x55cff27e2230_200, v0x55cff27e2230_201, v0x55cff27e2230_202;
v0x55cff27e2230_203 .array/port v0x55cff27e2230, 203;
v0x55cff27e2230_204 .array/port v0x55cff27e2230, 204;
v0x55cff27e2230_205 .array/port v0x55cff27e2230, 205;
v0x55cff27e2230_206 .array/port v0x55cff27e2230, 206;
E_0x55cff27e1750/51 .event anyedge, v0x55cff27e2230_203, v0x55cff27e2230_204, v0x55cff27e2230_205, v0x55cff27e2230_206;
v0x55cff27e2230_207 .array/port v0x55cff27e2230, 207;
v0x55cff27e2230_208 .array/port v0x55cff27e2230, 208;
v0x55cff27e2230_209 .array/port v0x55cff27e2230, 209;
v0x55cff27e2230_210 .array/port v0x55cff27e2230, 210;
E_0x55cff27e1750/52 .event anyedge, v0x55cff27e2230_207, v0x55cff27e2230_208, v0x55cff27e2230_209, v0x55cff27e2230_210;
v0x55cff27e2230_211 .array/port v0x55cff27e2230, 211;
v0x55cff27e2230_212 .array/port v0x55cff27e2230, 212;
v0x55cff27e2230_213 .array/port v0x55cff27e2230, 213;
v0x55cff27e2230_214 .array/port v0x55cff27e2230, 214;
E_0x55cff27e1750/53 .event anyedge, v0x55cff27e2230_211, v0x55cff27e2230_212, v0x55cff27e2230_213, v0x55cff27e2230_214;
v0x55cff27e2230_215 .array/port v0x55cff27e2230, 215;
v0x55cff27e2230_216 .array/port v0x55cff27e2230, 216;
v0x55cff27e2230_217 .array/port v0x55cff27e2230, 217;
v0x55cff27e2230_218 .array/port v0x55cff27e2230, 218;
E_0x55cff27e1750/54 .event anyedge, v0x55cff27e2230_215, v0x55cff27e2230_216, v0x55cff27e2230_217, v0x55cff27e2230_218;
v0x55cff27e2230_219 .array/port v0x55cff27e2230, 219;
v0x55cff27e2230_220 .array/port v0x55cff27e2230, 220;
v0x55cff27e2230_221 .array/port v0x55cff27e2230, 221;
v0x55cff27e2230_222 .array/port v0x55cff27e2230, 222;
E_0x55cff27e1750/55 .event anyedge, v0x55cff27e2230_219, v0x55cff27e2230_220, v0x55cff27e2230_221, v0x55cff27e2230_222;
v0x55cff27e2230_223 .array/port v0x55cff27e2230, 223;
v0x55cff27e2230_224 .array/port v0x55cff27e2230, 224;
v0x55cff27e2230_225 .array/port v0x55cff27e2230, 225;
v0x55cff27e2230_226 .array/port v0x55cff27e2230, 226;
E_0x55cff27e1750/56 .event anyedge, v0x55cff27e2230_223, v0x55cff27e2230_224, v0x55cff27e2230_225, v0x55cff27e2230_226;
v0x55cff27e2230_227 .array/port v0x55cff27e2230, 227;
v0x55cff27e2230_228 .array/port v0x55cff27e2230, 228;
v0x55cff27e2230_229 .array/port v0x55cff27e2230, 229;
v0x55cff27e2230_230 .array/port v0x55cff27e2230, 230;
E_0x55cff27e1750/57 .event anyedge, v0x55cff27e2230_227, v0x55cff27e2230_228, v0x55cff27e2230_229, v0x55cff27e2230_230;
v0x55cff27e2230_231 .array/port v0x55cff27e2230, 231;
v0x55cff27e2230_232 .array/port v0x55cff27e2230, 232;
v0x55cff27e2230_233 .array/port v0x55cff27e2230, 233;
v0x55cff27e2230_234 .array/port v0x55cff27e2230, 234;
E_0x55cff27e1750/58 .event anyedge, v0x55cff27e2230_231, v0x55cff27e2230_232, v0x55cff27e2230_233, v0x55cff27e2230_234;
v0x55cff27e2230_235 .array/port v0x55cff27e2230, 235;
v0x55cff27e2230_236 .array/port v0x55cff27e2230, 236;
v0x55cff27e2230_237 .array/port v0x55cff27e2230, 237;
v0x55cff27e2230_238 .array/port v0x55cff27e2230, 238;
E_0x55cff27e1750/59 .event anyedge, v0x55cff27e2230_235, v0x55cff27e2230_236, v0x55cff27e2230_237, v0x55cff27e2230_238;
v0x55cff27e2230_239 .array/port v0x55cff27e2230, 239;
v0x55cff27e2230_240 .array/port v0x55cff27e2230, 240;
v0x55cff27e2230_241 .array/port v0x55cff27e2230, 241;
v0x55cff27e2230_242 .array/port v0x55cff27e2230, 242;
E_0x55cff27e1750/60 .event anyedge, v0x55cff27e2230_239, v0x55cff27e2230_240, v0x55cff27e2230_241, v0x55cff27e2230_242;
v0x55cff27e2230_243 .array/port v0x55cff27e2230, 243;
v0x55cff27e2230_244 .array/port v0x55cff27e2230, 244;
v0x55cff27e2230_245 .array/port v0x55cff27e2230, 245;
v0x55cff27e2230_246 .array/port v0x55cff27e2230, 246;
E_0x55cff27e1750/61 .event anyedge, v0x55cff27e2230_243, v0x55cff27e2230_244, v0x55cff27e2230_245, v0x55cff27e2230_246;
v0x55cff27e2230_247 .array/port v0x55cff27e2230, 247;
v0x55cff27e2230_248 .array/port v0x55cff27e2230, 248;
v0x55cff27e2230_249 .array/port v0x55cff27e2230, 249;
v0x55cff27e2230_250 .array/port v0x55cff27e2230, 250;
E_0x55cff27e1750/62 .event anyedge, v0x55cff27e2230_247, v0x55cff27e2230_248, v0x55cff27e2230_249, v0x55cff27e2230_250;
v0x55cff27e2230_251 .array/port v0x55cff27e2230, 251;
v0x55cff27e2230_252 .array/port v0x55cff27e2230, 252;
v0x55cff27e2230_253 .array/port v0x55cff27e2230, 253;
v0x55cff27e2230_254 .array/port v0x55cff27e2230, 254;
E_0x55cff27e1750/63 .event anyedge, v0x55cff27e2230_251, v0x55cff27e2230_252, v0x55cff27e2230_253, v0x55cff27e2230_254;
v0x55cff27e2230_255 .array/port v0x55cff27e2230, 255;
E_0x55cff27e1750/64 .event anyedge, v0x55cff27e2230_255;
E_0x55cff27e1750 .event/or E_0x55cff27e1750/0, E_0x55cff27e1750/1, E_0x55cff27e1750/2, E_0x55cff27e1750/3, E_0x55cff27e1750/4, E_0x55cff27e1750/5, E_0x55cff27e1750/6, E_0x55cff27e1750/7, E_0x55cff27e1750/8, E_0x55cff27e1750/9, E_0x55cff27e1750/10, E_0x55cff27e1750/11, E_0x55cff27e1750/12, E_0x55cff27e1750/13, E_0x55cff27e1750/14, E_0x55cff27e1750/15, E_0x55cff27e1750/16, E_0x55cff27e1750/17, E_0x55cff27e1750/18, E_0x55cff27e1750/19, E_0x55cff27e1750/20, E_0x55cff27e1750/21, E_0x55cff27e1750/22, E_0x55cff27e1750/23, E_0x55cff27e1750/24, E_0x55cff27e1750/25, E_0x55cff27e1750/26, E_0x55cff27e1750/27, E_0x55cff27e1750/28, E_0x55cff27e1750/29, E_0x55cff27e1750/30, E_0x55cff27e1750/31, E_0x55cff27e1750/32, E_0x55cff27e1750/33, E_0x55cff27e1750/34, E_0x55cff27e1750/35, E_0x55cff27e1750/36, E_0x55cff27e1750/37, E_0x55cff27e1750/38, E_0x55cff27e1750/39, E_0x55cff27e1750/40, E_0x55cff27e1750/41, E_0x55cff27e1750/42, E_0x55cff27e1750/43, E_0x55cff27e1750/44, E_0x55cff27e1750/45, E_0x55cff27e1750/46, E_0x55cff27e1750/47, E_0x55cff27e1750/48, E_0x55cff27e1750/49, E_0x55cff27e1750/50, E_0x55cff27e1750/51, E_0x55cff27e1750/52, E_0x55cff27e1750/53, E_0x55cff27e1750/54, E_0x55cff27e1750/55, E_0x55cff27e1750/56, E_0x55cff27e1750/57, E_0x55cff27e1750/58, E_0x55cff27e1750/59, E_0x55cff27e1750/60, E_0x55cff27e1750/61, E_0x55cff27e1750/62, E_0x55cff27e1750/63, E_0x55cff27e1750/64;
S_0x55cff27e62c0 .scope module, "WB_STAGE" "wb_stage" 23 248, 22 24 0, S_0x55cff2794ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wb_alu_result";
    .port_info 1 /INPUT 32 "wb_mem_data";
    .port_info 2 /INPUT 6 "wb_rd";
    .port_info 3 /INPUT 6 "wb_rt";
    .port_info 4 /INPUT 4 "wb_opcode";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /INPUT 1 "wb_mem_to_reg";
    .port_info 7 /OUTPUT 6 "wb_write_reg";
    .port_info 8 /OUTPUT 32 "wb_write_data";
    .port_info 9 /OUTPUT 1 "wb_write_en";
P_0x55cff27e64a0 .param/l "OP_SVPC" 0 22 39, C4<1111>;
L_0x55cff28092f0 .functor BUFZ 1, L_0x55cff2808d50, C4<0>, C4<0>, C4<0>;
L_0x7fd289678840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55cff27e6680_0 .net/2u *"_ivl_0", 3 0, L_0x7fd289678840;  1 drivers
v0x55cff27e6760_0 .net *"_ivl_2", 0 0, L_0x55cff2808e80;  1 drivers
v0x55cff27e6820_0 .net "wb_alu_result", 31 0, L_0x55cff2808a30;  alias, 1 drivers
v0x55cff27e6910_0 .net "wb_mem_data", 31 0, v0x55cff27e4bf0_0;  alias, 1 drivers
v0x55cff27e6a20_0 .net "wb_mem_to_reg", 0 0, L_0x55cff2808dc0;  alias, 1 drivers
v0x55cff27e6b10_0 .net "wb_opcode", 3 0, L_0x55cff2808b80;  alias, 1 drivers
v0x55cff27e6bb0_0 .net "wb_rd", 5 0, L_0x55cff2808aa0;  alias, 1 drivers
v0x55cff27e6ca0_0 .net "wb_reg_write", 0 0, L_0x55cff2808d50;  alias, 1 drivers
v0x55cff27e6d90_0 .net "wb_rt", 5 0, L_0x55cff2808b10;  alias, 1 drivers
v0x55cff27e6e50_0 .net "wb_write_data", 31 0, L_0x55cff2809130;  alias, 1 drivers
v0x55cff27e6ef0_0 .net "wb_write_en", 0 0, L_0x55cff28092f0;  alias, 1 drivers
v0x55cff27e6fe0_0 .net "wb_write_reg", 5 0, L_0x55cff2808fb0;  alias, 1 drivers
L_0x55cff2808e80 .cmp/eq 4, L_0x55cff2808b80, L_0x7fd289678840;
L_0x55cff2808fb0 .functor MUXZ 6, L_0x55cff2808aa0, L_0x55cff2808b10, L_0x55cff2808e80, C4<>;
L_0x55cff2809130 .functor MUXZ 32, L_0x55cff2808a30, v0x55cff27e4bf0_0, L_0x55cff2808dc0, C4<>;
S_0x55cff27947e0 .scope module, "im_minimal" "im_minimal" 25 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55cff262d380 .param/l "MEM_SIZE" 0 25 7, +C4<00000000000000000000000100000000>;
o0x7fd2896d6978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cff27eb6c0_0 .net "address", 31 0, o0x7fd2896d6978;  0 drivers
v0x55cff27eb760_0 .var "instruction", 31 0;
v0x55cff27eb800 .array "mem", 255 0, 31 0;
v0x55cff27eb800_0 .array/port v0x55cff27eb800, 0;
v0x55cff27eb800_1 .array/port v0x55cff27eb800, 1;
v0x55cff27eb800_2 .array/port v0x55cff27eb800, 2;
E_0x55cff27eabf0/0 .event anyedge, v0x55cff27eb6c0_0, v0x55cff27eb800_0, v0x55cff27eb800_1, v0x55cff27eb800_2;
v0x55cff27eb800_3 .array/port v0x55cff27eb800, 3;
v0x55cff27eb800_4 .array/port v0x55cff27eb800, 4;
v0x55cff27eb800_5 .array/port v0x55cff27eb800, 5;
v0x55cff27eb800_6 .array/port v0x55cff27eb800, 6;
E_0x55cff27eabf0/1 .event anyedge, v0x55cff27eb800_3, v0x55cff27eb800_4, v0x55cff27eb800_5, v0x55cff27eb800_6;
v0x55cff27eb800_7 .array/port v0x55cff27eb800, 7;
v0x55cff27eb800_8 .array/port v0x55cff27eb800, 8;
v0x55cff27eb800_9 .array/port v0x55cff27eb800, 9;
v0x55cff27eb800_10 .array/port v0x55cff27eb800, 10;
E_0x55cff27eabf0/2 .event anyedge, v0x55cff27eb800_7, v0x55cff27eb800_8, v0x55cff27eb800_9, v0x55cff27eb800_10;
v0x55cff27eb800_11 .array/port v0x55cff27eb800, 11;
v0x55cff27eb800_12 .array/port v0x55cff27eb800, 12;
v0x55cff27eb800_13 .array/port v0x55cff27eb800, 13;
v0x55cff27eb800_14 .array/port v0x55cff27eb800, 14;
E_0x55cff27eabf0/3 .event anyedge, v0x55cff27eb800_11, v0x55cff27eb800_12, v0x55cff27eb800_13, v0x55cff27eb800_14;
v0x55cff27eb800_15 .array/port v0x55cff27eb800, 15;
v0x55cff27eb800_16 .array/port v0x55cff27eb800, 16;
v0x55cff27eb800_17 .array/port v0x55cff27eb800, 17;
v0x55cff27eb800_18 .array/port v0x55cff27eb800, 18;
E_0x55cff27eabf0/4 .event anyedge, v0x55cff27eb800_15, v0x55cff27eb800_16, v0x55cff27eb800_17, v0x55cff27eb800_18;
v0x55cff27eb800_19 .array/port v0x55cff27eb800, 19;
v0x55cff27eb800_20 .array/port v0x55cff27eb800, 20;
v0x55cff27eb800_21 .array/port v0x55cff27eb800, 21;
v0x55cff27eb800_22 .array/port v0x55cff27eb800, 22;
E_0x55cff27eabf0/5 .event anyedge, v0x55cff27eb800_19, v0x55cff27eb800_20, v0x55cff27eb800_21, v0x55cff27eb800_22;
v0x55cff27eb800_23 .array/port v0x55cff27eb800, 23;
v0x55cff27eb800_24 .array/port v0x55cff27eb800, 24;
v0x55cff27eb800_25 .array/port v0x55cff27eb800, 25;
v0x55cff27eb800_26 .array/port v0x55cff27eb800, 26;
E_0x55cff27eabf0/6 .event anyedge, v0x55cff27eb800_23, v0x55cff27eb800_24, v0x55cff27eb800_25, v0x55cff27eb800_26;
v0x55cff27eb800_27 .array/port v0x55cff27eb800, 27;
v0x55cff27eb800_28 .array/port v0x55cff27eb800, 28;
v0x55cff27eb800_29 .array/port v0x55cff27eb800, 29;
v0x55cff27eb800_30 .array/port v0x55cff27eb800, 30;
E_0x55cff27eabf0/7 .event anyedge, v0x55cff27eb800_27, v0x55cff27eb800_28, v0x55cff27eb800_29, v0x55cff27eb800_30;
v0x55cff27eb800_31 .array/port v0x55cff27eb800, 31;
v0x55cff27eb800_32 .array/port v0x55cff27eb800, 32;
v0x55cff27eb800_33 .array/port v0x55cff27eb800, 33;
v0x55cff27eb800_34 .array/port v0x55cff27eb800, 34;
E_0x55cff27eabf0/8 .event anyedge, v0x55cff27eb800_31, v0x55cff27eb800_32, v0x55cff27eb800_33, v0x55cff27eb800_34;
v0x55cff27eb800_35 .array/port v0x55cff27eb800, 35;
v0x55cff27eb800_36 .array/port v0x55cff27eb800, 36;
v0x55cff27eb800_37 .array/port v0x55cff27eb800, 37;
v0x55cff27eb800_38 .array/port v0x55cff27eb800, 38;
E_0x55cff27eabf0/9 .event anyedge, v0x55cff27eb800_35, v0x55cff27eb800_36, v0x55cff27eb800_37, v0x55cff27eb800_38;
v0x55cff27eb800_39 .array/port v0x55cff27eb800, 39;
v0x55cff27eb800_40 .array/port v0x55cff27eb800, 40;
v0x55cff27eb800_41 .array/port v0x55cff27eb800, 41;
v0x55cff27eb800_42 .array/port v0x55cff27eb800, 42;
E_0x55cff27eabf0/10 .event anyedge, v0x55cff27eb800_39, v0x55cff27eb800_40, v0x55cff27eb800_41, v0x55cff27eb800_42;
v0x55cff27eb800_43 .array/port v0x55cff27eb800, 43;
v0x55cff27eb800_44 .array/port v0x55cff27eb800, 44;
v0x55cff27eb800_45 .array/port v0x55cff27eb800, 45;
v0x55cff27eb800_46 .array/port v0x55cff27eb800, 46;
E_0x55cff27eabf0/11 .event anyedge, v0x55cff27eb800_43, v0x55cff27eb800_44, v0x55cff27eb800_45, v0x55cff27eb800_46;
v0x55cff27eb800_47 .array/port v0x55cff27eb800, 47;
v0x55cff27eb800_48 .array/port v0x55cff27eb800, 48;
v0x55cff27eb800_49 .array/port v0x55cff27eb800, 49;
v0x55cff27eb800_50 .array/port v0x55cff27eb800, 50;
E_0x55cff27eabf0/12 .event anyedge, v0x55cff27eb800_47, v0x55cff27eb800_48, v0x55cff27eb800_49, v0x55cff27eb800_50;
v0x55cff27eb800_51 .array/port v0x55cff27eb800, 51;
v0x55cff27eb800_52 .array/port v0x55cff27eb800, 52;
v0x55cff27eb800_53 .array/port v0x55cff27eb800, 53;
v0x55cff27eb800_54 .array/port v0x55cff27eb800, 54;
E_0x55cff27eabf0/13 .event anyedge, v0x55cff27eb800_51, v0x55cff27eb800_52, v0x55cff27eb800_53, v0x55cff27eb800_54;
v0x55cff27eb800_55 .array/port v0x55cff27eb800, 55;
v0x55cff27eb800_56 .array/port v0x55cff27eb800, 56;
v0x55cff27eb800_57 .array/port v0x55cff27eb800, 57;
v0x55cff27eb800_58 .array/port v0x55cff27eb800, 58;
E_0x55cff27eabf0/14 .event anyedge, v0x55cff27eb800_55, v0x55cff27eb800_56, v0x55cff27eb800_57, v0x55cff27eb800_58;
v0x55cff27eb800_59 .array/port v0x55cff27eb800, 59;
v0x55cff27eb800_60 .array/port v0x55cff27eb800, 60;
v0x55cff27eb800_61 .array/port v0x55cff27eb800, 61;
v0x55cff27eb800_62 .array/port v0x55cff27eb800, 62;
E_0x55cff27eabf0/15 .event anyedge, v0x55cff27eb800_59, v0x55cff27eb800_60, v0x55cff27eb800_61, v0x55cff27eb800_62;
v0x55cff27eb800_63 .array/port v0x55cff27eb800, 63;
v0x55cff27eb800_64 .array/port v0x55cff27eb800, 64;
v0x55cff27eb800_65 .array/port v0x55cff27eb800, 65;
v0x55cff27eb800_66 .array/port v0x55cff27eb800, 66;
E_0x55cff27eabf0/16 .event anyedge, v0x55cff27eb800_63, v0x55cff27eb800_64, v0x55cff27eb800_65, v0x55cff27eb800_66;
v0x55cff27eb800_67 .array/port v0x55cff27eb800, 67;
v0x55cff27eb800_68 .array/port v0x55cff27eb800, 68;
v0x55cff27eb800_69 .array/port v0x55cff27eb800, 69;
v0x55cff27eb800_70 .array/port v0x55cff27eb800, 70;
E_0x55cff27eabf0/17 .event anyedge, v0x55cff27eb800_67, v0x55cff27eb800_68, v0x55cff27eb800_69, v0x55cff27eb800_70;
v0x55cff27eb800_71 .array/port v0x55cff27eb800, 71;
v0x55cff27eb800_72 .array/port v0x55cff27eb800, 72;
v0x55cff27eb800_73 .array/port v0x55cff27eb800, 73;
v0x55cff27eb800_74 .array/port v0x55cff27eb800, 74;
E_0x55cff27eabf0/18 .event anyedge, v0x55cff27eb800_71, v0x55cff27eb800_72, v0x55cff27eb800_73, v0x55cff27eb800_74;
v0x55cff27eb800_75 .array/port v0x55cff27eb800, 75;
v0x55cff27eb800_76 .array/port v0x55cff27eb800, 76;
v0x55cff27eb800_77 .array/port v0x55cff27eb800, 77;
v0x55cff27eb800_78 .array/port v0x55cff27eb800, 78;
E_0x55cff27eabf0/19 .event anyedge, v0x55cff27eb800_75, v0x55cff27eb800_76, v0x55cff27eb800_77, v0x55cff27eb800_78;
v0x55cff27eb800_79 .array/port v0x55cff27eb800, 79;
v0x55cff27eb800_80 .array/port v0x55cff27eb800, 80;
v0x55cff27eb800_81 .array/port v0x55cff27eb800, 81;
v0x55cff27eb800_82 .array/port v0x55cff27eb800, 82;
E_0x55cff27eabf0/20 .event anyedge, v0x55cff27eb800_79, v0x55cff27eb800_80, v0x55cff27eb800_81, v0x55cff27eb800_82;
v0x55cff27eb800_83 .array/port v0x55cff27eb800, 83;
v0x55cff27eb800_84 .array/port v0x55cff27eb800, 84;
v0x55cff27eb800_85 .array/port v0x55cff27eb800, 85;
v0x55cff27eb800_86 .array/port v0x55cff27eb800, 86;
E_0x55cff27eabf0/21 .event anyedge, v0x55cff27eb800_83, v0x55cff27eb800_84, v0x55cff27eb800_85, v0x55cff27eb800_86;
v0x55cff27eb800_87 .array/port v0x55cff27eb800, 87;
v0x55cff27eb800_88 .array/port v0x55cff27eb800, 88;
v0x55cff27eb800_89 .array/port v0x55cff27eb800, 89;
v0x55cff27eb800_90 .array/port v0x55cff27eb800, 90;
E_0x55cff27eabf0/22 .event anyedge, v0x55cff27eb800_87, v0x55cff27eb800_88, v0x55cff27eb800_89, v0x55cff27eb800_90;
v0x55cff27eb800_91 .array/port v0x55cff27eb800, 91;
v0x55cff27eb800_92 .array/port v0x55cff27eb800, 92;
v0x55cff27eb800_93 .array/port v0x55cff27eb800, 93;
v0x55cff27eb800_94 .array/port v0x55cff27eb800, 94;
E_0x55cff27eabf0/23 .event anyedge, v0x55cff27eb800_91, v0x55cff27eb800_92, v0x55cff27eb800_93, v0x55cff27eb800_94;
v0x55cff27eb800_95 .array/port v0x55cff27eb800, 95;
v0x55cff27eb800_96 .array/port v0x55cff27eb800, 96;
v0x55cff27eb800_97 .array/port v0x55cff27eb800, 97;
v0x55cff27eb800_98 .array/port v0x55cff27eb800, 98;
E_0x55cff27eabf0/24 .event anyedge, v0x55cff27eb800_95, v0x55cff27eb800_96, v0x55cff27eb800_97, v0x55cff27eb800_98;
v0x55cff27eb800_99 .array/port v0x55cff27eb800, 99;
v0x55cff27eb800_100 .array/port v0x55cff27eb800, 100;
v0x55cff27eb800_101 .array/port v0x55cff27eb800, 101;
v0x55cff27eb800_102 .array/port v0x55cff27eb800, 102;
E_0x55cff27eabf0/25 .event anyedge, v0x55cff27eb800_99, v0x55cff27eb800_100, v0x55cff27eb800_101, v0x55cff27eb800_102;
v0x55cff27eb800_103 .array/port v0x55cff27eb800, 103;
v0x55cff27eb800_104 .array/port v0x55cff27eb800, 104;
v0x55cff27eb800_105 .array/port v0x55cff27eb800, 105;
v0x55cff27eb800_106 .array/port v0x55cff27eb800, 106;
E_0x55cff27eabf0/26 .event anyedge, v0x55cff27eb800_103, v0x55cff27eb800_104, v0x55cff27eb800_105, v0x55cff27eb800_106;
v0x55cff27eb800_107 .array/port v0x55cff27eb800, 107;
v0x55cff27eb800_108 .array/port v0x55cff27eb800, 108;
v0x55cff27eb800_109 .array/port v0x55cff27eb800, 109;
v0x55cff27eb800_110 .array/port v0x55cff27eb800, 110;
E_0x55cff27eabf0/27 .event anyedge, v0x55cff27eb800_107, v0x55cff27eb800_108, v0x55cff27eb800_109, v0x55cff27eb800_110;
v0x55cff27eb800_111 .array/port v0x55cff27eb800, 111;
v0x55cff27eb800_112 .array/port v0x55cff27eb800, 112;
v0x55cff27eb800_113 .array/port v0x55cff27eb800, 113;
v0x55cff27eb800_114 .array/port v0x55cff27eb800, 114;
E_0x55cff27eabf0/28 .event anyedge, v0x55cff27eb800_111, v0x55cff27eb800_112, v0x55cff27eb800_113, v0x55cff27eb800_114;
v0x55cff27eb800_115 .array/port v0x55cff27eb800, 115;
v0x55cff27eb800_116 .array/port v0x55cff27eb800, 116;
v0x55cff27eb800_117 .array/port v0x55cff27eb800, 117;
v0x55cff27eb800_118 .array/port v0x55cff27eb800, 118;
E_0x55cff27eabf0/29 .event anyedge, v0x55cff27eb800_115, v0x55cff27eb800_116, v0x55cff27eb800_117, v0x55cff27eb800_118;
v0x55cff27eb800_119 .array/port v0x55cff27eb800, 119;
v0x55cff27eb800_120 .array/port v0x55cff27eb800, 120;
v0x55cff27eb800_121 .array/port v0x55cff27eb800, 121;
v0x55cff27eb800_122 .array/port v0x55cff27eb800, 122;
E_0x55cff27eabf0/30 .event anyedge, v0x55cff27eb800_119, v0x55cff27eb800_120, v0x55cff27eb800_121, v0x55cff27eb800_122;
v0x55cff27eb800_123 .array/port v0x55cff27eb800, 123;
v0x55cff27eb800_124 .array/port v0x55cff27eb800, 124;
v0x55cff27eb800_125 .array/port v0x55cff27eb800, 125;
v0x55cff27eb800_126 .array/port v0x55cff27eb800, 126;
E_0x55cff27eabf0/31 .event anyedge, v0x55cff27eb800_123, v0x55cff27eb800_124, v0x55cff27eb800_125, v0x55cff27eb800_126;
v0x55cff27eb800_127 .array/port v0x55cff27eb800, 127;
v0x55cff27eb800_128 .array/port v0x55cff27eb800, 128;
v0x55cff27eb800_129 .array/port v0x55cff27eb800, 129;
v0x55cff27eb800_130 .array/port v0x55cff27eb800, 130;
E_0x55cff27eabf0/32 .event anyedge, v0x55cff27eb800_127, v0x55cff27eb800_128, v0x55cff27eb800_129, v0x55cff27eb800_130;
v0x55cff27eb800_131 .array/port v0x55cff27eb800, 131;
v0x55cff27eb800_132 .array/port v0x55cff27eb800, 132;
v0x55cff27eb800_133 .array/port v0x55cff27eb800, 133;
v0x55cff27eb800_134 .array/port v0x55cff27eb800, 134;
E_0x55cff27eabf0/33 .event anyedge, v0x55cff27eb800_131, v0x55cff27eb800_132, v0x55cff27eb800_133, v0x55cff27eb800_134;
v0x55cff27eb800_135 .array/port v0x55cff27eb800, 135;
v0x55cff27eb800_136 .array/port v0x55cff27eb800, 136;
v0x55cff27eb800_137 .array/port v0x55cff27eb800, 137;
v0x55cff27eb800_138 .array/port v0x55cff27eb800, 138;
E_0x55cff27eabf0/34 .event anyedge, v0x55cff27eb800_135, v0x55cff27eb800_136, v0x55cff27eb800_137, v0x55cff27eb800_138;
v0x55cff27eb800_139 .array/port v0x55cff27eb800, 139;
v0x55cff27eb800_140 .array/port v0x55cff27eb800, 140;
v0x55cff27eb800_141 .array/port v0x55cff27eb800, 141;
v0x55cff27eb800_142 .array/port v0x55cff27eb800, 142;
E_0x55cff27eabf0/35 .event anyedge, v0x55cff27eb800_139, v0x55cff27eb800_140, v0x55cff27eb800_141, v0x55cff27eb800_142;
v0x55cff27eb800_143 .array/port v0x55cff27eb800, 143;
v0x55cff27eb800_144 .array/port v0x55cff27eb800, 144;
v0x55cff27eb800_145 .array/port v0x55cff27eb800, 145;
v0x55cff27eb800_146 .array/port v0x55cff27eb800, 146;
E_0x55cff27eabf0/36 .event anyedge, v0x55cff27eb800_143, v0x55cff27eb800_144, v0x55cff27eb800_145, v0x55cff27eb800_146;
v0x55cff27eb800_147 .array/port v0x55cff27eb800, 147;
v0x55cff27eb800_148 .array/port v0x55cff27eb800, 148;
v0x55cff27eb800_149 .array/port v0x55cff27eb800, 149;
v0x55cff27eb800_150 .array/port v0x55cff27eb800, 150;
E_0x55cff27eabf0/37 .event anyedge, v0x55cff27eb800_147, v0x55cff27eb800_148, v0x55cff27eb800_149, v0x55cff27eb800_150;
v0x55cff27eb800_151 .array/port v0x55cff27eb800, 151;
v0x55cff27eb800_152 .array/port v0x55cff27eb800, 152;
v0x55cff27eb800_153 .array/port v0x55cff27eb800, 153;
v0x55cff27eb800_154 .array/port v0x55cff27eb800, 154;
E_0x55cff27eabf0/38 .event anyedge, v0x55cff27eb800_151, v0x55cff27eb800_152, v0x55cff27eb800_153, v0x55cff27eb800_154;
v0x55cff27eb800_155 .array/port v0x55cff27eb800, 155;
v0x55cff27eb800_156 .array/port v0x55cff27eb800, 156;
v0x55cff27eb800_157 .array/port v0x55cff27eb800, 157;
v0x55cff27eb800_158 .array/port v0x55cff27eb800, 158;
E_0x55cff27eabf0/39 .event anyedge, v0x55cff27eb800_155, v0x55cff27eb800_156, v0x55cff27eb800_157, v0x55cff27eb800_158;
v0x55cff27eb800_159 .array/port v0x55cff27eb800, 159;
v0x55cff27eb800_160 .array/port v0x55cff27eb800, 160;
v0x55cff27eb800_161 .array/port v0x55cff27eb800, 161;
v0x55cff27eb800_162 .array/port v0x55cff27eb800, 162;
E_0x55cff27eabf0/40 .event anyedge, v0x55cff27eb800_159, v0x55cff27eb800_160, v0x55cff27eb800_161, v0x55cff27eb800_162;
v0x55cff27eb800_163 .array/port v0x55cff27eb800, 163;
v0x55cff27eb800_164 .array/port v0x55cff27eb800, 164;
v0x55cff27eb800_165 .array/port v0x55cff27eb800, 165;
v0x55cff27eb800_166 .array/port v0x55cff27eb800, 166;
E_0x55cff27eabf0/41 .event anyedge, v0x55cff27eb800_163, v0x55cff27eb800_164, v0x55cff27eb800_165, v0x55cff27eb800_166;
v0x55cff27eb800_167 .array/port v0x55cff27eb800, 167;
v0x55cff27eb800_168 .array/port v0x55cff27eb800, 168;
v0x55cff27eb800_169 .array/port v0x55cff27eb800, 169;
v0x55cff27eb800_170 .array/port v0x55cff27eb800, 170;
E_0x55cff27eabf0/42 .event anyedge, v0x55cff27eb800_167, v0x55cff27eb800_168, v0x55cff27eb800_169, v0x55cff27eb800_170;
v0x55cff27eb800_171 .array/port v0x55cff27eb800, 171;
v0x55cff27eb800_172 .array/port v0x55cff27eb800, 172;
v0x55cff27eb800_173 .array/port v0x55cff27eb800, 173;
v0x55cff27eb800_174 .array/port v0x55cff27eb800, 174;
E_0x55cff27eabf0/43 .event anyedge, v0x55cff27eb800_171, v0x55cff27eb800_172, v0x55cff27eb800_173, v0x55cff27eb800_174;
v0x55cff27eb800_175 .array/port v0x55cff27eb800, 175;
v0x55cff27eb800_176 .array/port v0x55cff27eb800, 176;
v0x55cff27eb800_177 .array/port v0x55cff27eb800, 177;
v0x55cff27eb800_178 .array/port v0x55cff27eb800, 178;
E_0x55cff27eabf0/44 .event anyedge, v0x55cff27eb800_175, v0x55cff27eb800_176, v0x55cff27eb800_177, v0x55cff27eb800_178;
v0x55cff27eb800_179 .array/port v0x55cff27eb800, 179;
v0x55cff27eb800_180 .array/port v0x55cff27eb800, 180;
v0x55cff27eb800_181 .array/port v0x55cff27eb800, 181;
v0x55cff27eb800_182 .array/port v0x55cff27eb800, 182;
E_0x55cff27eabf0/45 .event anyedge, v0x55cff27eb800_179, v0x55cff27eb800_180, v0x55cff27eb800_181, v0x55cff27eb800_182;
v0x55cff27eb800_183 .array/port v0x55cff27eb800, 183;
v0x55cff27eb800_184 .array/port v0x55cff27eb800, 184;
v0x55cff27eb800_185 .array/port v0x55cff27eb800, 185;
v0x55cff27eb800_186 .array/port v0x55cff27eb800, 186;
E_0x55cff27eabf0/46 .event anyedge, v0x55cff27eb800_183, v0x55cff27eb800_184, v0x55cff27eb800_185, v0x55cff27eb800_186;
v0x55cff27eb800_187 .array/port v0x55cff27eb800, 187;
v0x55cff27eb800_188 .array/port v0x55cff27eb800, 188;
v0x55cff27eb800_189 .array/port v0x55cff27eb800, 189;
v0x55cff27eb800_190 .array/port v0x55cff27eb800, 190;
E_0x55cff27eabf0/47 .event anyedge, v0x55cff27eb800_187, v0x55cff27eb800_188, v0x55cff27eb800_189, v0x55cff27eb800_190;
v0x55cff27eb800_191 .array/port v0x55cff27eb800, 191;
v0x55cff27eb800_192 .array/port v0x55cff27eb800, 192;
v0x55cff27eb800_193 .array/port v0x55cff27eb800, 193;
v0x55cff27eb800_194 .array/port v0x55cff27eb800, 194;
E_0x55cff27eabf0/48 .event anyedge, v0x55cff27eb800_191, v0x55cff27eb800_192, v0x55cff27eb800_193, v0x55cff27eb800_194;
v0x55cff27eb800_195 .array/port v0x55cff27eb800, 195;
v0x55cff27eb800_196 .array/port v0x55cff27eb800, 196;
v0x55cff27eb800_197 .array/port v0x55cff27eb800, 197;
v0x55cff27eb800_198 .array/port v0x55cff27eb800, 198;
E_0x55cff27eabf0/49 .event anyedge, v0x55cff27eb800_195, v0x55cff27eb800_196, v0x55cff27eb800_197, v0x55cff27eb800_198;
v0x55cff27eb800_199 .array/port v0x55cff27eb800, 199;
v0x55cff27eb800_200 .array/port v0x55cff27eb800, 200;
v0x55cff27eb800_201 .array/port v0x55cff27eb800, 201;
v0x55cff27eb800_202 .array/port v0x55cff27eb800, 202;
E_0x55cff27eabf0/50 .event anyedge, v0x55cff27eb800_199, v0x55cff27eb800_200, v0x55cff27eb800_201, v0x55cff27eb800_202;
v0x55cff27eb800_203 .array/port v0x55cff27eb800, 203;
v0x55cff27eb800_204 .array/port v0x55cff27eb800, 204;
v0x55cff27eb800_205 .array/port v0x55cff27eb800, 205;
v0x55cff27eb800_206 .array/port v0x55cff27eb800, 206;
E_0x55cff27eabf0/51 .event anyedge, v0x55cff27eb800_203, v0x55cff27eb800_204, v0x55cff27eb800_205, v0x55cff27eb800_206;
v0x55cff27eb800_207 .array/port v0x55cff27eb800, 207;
v0x55cff27eb800_208 .array/port v0x55cff27eb800, 208;
v0x55cff27eb800_209 .array/port v0x55cff27eb800, 209;
v0x55cff27eb800_210 .array/port v0x55cff27eb800, 210;
E_0x55cff27eabf0/52 .event anyedge, v0x55cff27eb800_207, v0x55cff27eb800_208, v0x55cff27eb800_209, v0x55cff27eb800_210;
v0x55cff27eb800_211 .array/port v0x55cff27eb800, 211;
v0x55cff27eb800_212 .array/port v0x55cff27eb800, 212;
v0x55cff27eb800_213 .array/port v0x55cff27eb800, 213;
v0x55cff27eb800_214 .array/port v0x55cff27eb800, 214;
E_0x55cff27eabf0/53 .event anyedge, v0x55cff27eb800_211, v0x55cff27eb800_212, v0x55cff27eb800_213, v0x55cff27eb800_214;
v0x55cff27eb800_215 .array/port v0x55cff27eb800, 215;
v0x55cff27eb800_216 .array/port v0x55cff27eb800, 216;
v0x55cff27eb800_217 .array/port v0x55cff27eb800, 217;
v0x55cff27eb800_218 .array/port v0x55cff27eb800, 218;
E_0x55cff27eabf0/54 .event anyedge, v0x55cff27eb800_215, v0x55cff27eb800_216, v0x55cff27eb800_217, v0x55cff27eb800_218;
v0x55cff27eb800_219 .array/port v0x55cff27eb800, 219;
v0x55cff27eb800_220 .array/port v0x55cff27eb800, 220;
v0x55cff27eb800_221 .array/port v0x55cff27eb800, 221;
v0x55cff27eb800_222 .array/port v0x55cff27eb800, 222;
E_0x55cff27eabf0/55 .event anyedge, v0x55cff27eb800_219, v0x55cff27eb800_220, v0x55cff27eb800_221, v0x55cff27eb800_222;
v0x55cff27eb800_223 .array/port v0x55cff27eb800, 223;
v0x55cff27eb800_224 .array/port v0x55cff27eb800, 224;
v0x55cff27eb800_225 .array/port v0x55cff27eb800, 225;
v0x55cff27eb800_226 .array/port v0x55cff27eb800, 226;
E_0x55cff27eabf0/56 .event anyedge, v0x55cff27eb800_223, v0x55cff27eb800_224, v0x55cff27eb800_225, v0x55cff27eb800_226;
v0x55cff27eb800_227 .array/port v0x55cff27eb800, 227;
v0x55cff27eb800_228 .array/port v0x55cff27eb800, 228;
v0x55cff27eb800_229 .array/port v0x55cff27eb800, 229;
v0x55cff27eb800_230 .array/port v0x55cff27eb800, 230;
E_0x55cff27eabf0/57 .event anyedge, v0x55cff27eb800_227, v0x55cff27eb800_228, v0x55cff27eb800_229, v0x55cff27eb800_230;
v0x55cff27eb800_231 .array/port v0x55cff27eb800, 231;
v0x55cff27eb800_232 .array/port v0x55cff27eb800, 232;
v0x55cff27eb800_233 .array/port v0x55cff27eb800, 233;
v0x55cff27eb800_234 .array/port v0x55cff27eb800, 234;
E_0x55cff27eabf0/58 .event anyedge, v0x55cff27eb800_231, v0x55cff27eb800_232, v0x55cff27eb800_233, v0x55cff27eb800_234;
v0x55cff27eb800_235 .array/port v0x55cff27eb800, 235;
v0x55cff27eb800_236 .array/port v0x55cff27eb800, 236;
v0x55cff27eb800_237 .array/port v0x55cff27eb800, 237;
v0x55cff27eb800_238 .array/port v0x55cff27eb800, 238;
E_0x55cff27eabf0/59 .event anyedge, v0x55cff27eb800_235, v0x55cff27eb800_236, v0x55cff27eb800_237, v0x55cff27eb800_238;
v0x55cff27eb800_239 .array/port v0x55cff27eb800, 239;
v0x55cff27eb800_240 .array/port v0x55cff27eb800, 240;
v0x55cff27eb800_241 .array/port v0x55cff27eb800, 241;
v0x55cff27eb800_242 .array/port v0x55cff27eb800, 242;
E_0x55cff27eabf0/60 .event anyedge, v0x55cff27eb800_239, v0x55cff27eb800_240, v0x55cff27eb800_241, v0x55cff27eb800_242;
v0x55cff27eb800_243 .array/port v0x55cff27eb800, 243;
v0x55cff27eb800_244 .array/port v0x55cff27eb800, 244;
v0x55cff27eb800_245 .array/port v0x55cff27eb800, 245;
v0x55cff27eb800_246 .array/port v0x55cff27eb800, 246;
E_0x55cff27eabf0/61 .event anyedge, v0x55cff27eb800_243, v0x55cff27eb800_244, v0x55cff27eb800_245, v0x55cff27eb800_246;
v0x55cff27eb800_247 .array/port v0x55cff27eb800, 247;
v0x55cff27eb800_248 .array/port v0x55cff27eb800, 248;
v0x55cff27eb800_249 .array/port v0x55cff27eb800, 249;
v0x55cff27eb800_250 .array/port v0x55cff27eb800, 250;
E_0x55cff27eabf0/62 .event anyedge, v0x55cff27eb800_247, v0x55cff27eb800_248, v0x55cff27eb800_249, v0x55cff27eb800_250;
v0x55cff27eb800_251 .array/port v0x55cff27eb800, 251;
v0x55cff27eb800_252 .array/port v0x55cff27eb800, 252;
v0x55cff27eb800_253 .array/port v0x55cff27eb800, 253;
v0x55cff27eb800_254 .array/port v0x55cff27eb800, 254;
E_0x55cff27eabf0/63 .event anyedge, v0x55cff27eb800_251, v0x55cff27eb800_252, v0x55cff27eb800_253, v0x55cff27eb800_254;
v0x55cff27eb800_255 .array/port v0x55cff27eb800, 255;
E_0x55cff27eabf0/64 .event anyedge, v0x55cff27eb800_255;
E_0x55cff27eabf0 .event/or E_0x55cff27eabf0/0, E_0x55cff27eabf0/1, E_0x55cff27eabf0/2, E_0x55cff27eabf0/3, E_0x55cff27eabf0/4, E_0x55cff27eabf0/5, E_0x55cff27eabf0/6, E_0x55cff27eabf0/7, E_0x55cff27eabf0/8, E_0x55cff27eabf0/9, E_0x55cff27eabf0/10, E_0x55cff27eabf0/11, E_0x55cff27eabf0/12, E_0x55cff27eabf0/13, E_0x55cff27eabf0/14, E_0x55cff27eabf0/15, E_0x55cff27eabf0/16, E_0x55cff27eabf0/17, E_0x55cff27eabf0/18, E_0x55cff27eabf0/19, E_0x55cff27eabf0/20, E_0x55cff27eabf0/21, E_0x55cff27eabf0/22, E_0x55cff27eabf0/23, E_0x55cff27eabf0/24, E_0x55cff27eabf0/25, E_0x55cff27eabf0/26, E_0x55cff27eabf0/27, E_0x55cff27eabf0/28, E_0x55cff27eabf0/29, E_0x55cff27eabf0/30, E_0x55cff27eabf0/31, E_0x55cff27eabf0/32, E_0x55cff27eabf0/33, E_0x55cff27eabf0/34, E_0x55cff27eabf0/35, E_0x55cff27eabf0/36, E_0x55cff27eabf0/37, E_0x55cff27eabf0/38, E_0x55cff27eabf0/39, E_0x55cff27eabf0/40, E_0x55cff27eabf0/41, E_0x55cff27eabf0/42, E_0x55cff27eabf0/43, E_0x55cff27eabf0/44, E_0x55cff27eabf0/45, E_0x55cff27eabf0/46, E_0x55cff27eabf0/47, E_0x55cff27eabf0/48, E_0x55cff27eabf0/49, E_0x55cff27eabf0/50, E_0x55cff27eabf0/51, E_0x55cff27eabf0/52, E_0x55cff27eabf0/53, E_0x55cff27eabf0/54, E_0x55cff27eabf0/55, E_0x55cff27eabf0/56, E_0x55cff27eabf0/57, E_0x55cff27eabf0/58, E_0x55cff27eabf0/59, E_0x55cff27eabf0/60, E_0x55cff27eabf0/61, E_0x55cff27eabf0/62, E_0x55cff27eabf0/63, E_0x55cff27eabf0/64;
S_0x55cff27eb440 .scope begin, "$unm_blk_66" "$unm_blk_66" 25 17, 25 17 0, S_0x55cff27947e0;
 .timescale -9 -12;
v0x55cff27eb620_0 .var/i "i", 31 0;
S_0x55cff27944f0 .scope module, "tb_exwb" "tb_exwb" 26 7;
 .timescale -9 -12;
v0x55cff27ef870_0 .var "clk", 0 0;
v0x55cff27ef930_0 .var "ex_alu_result", 31 0;
v0x55cff27ef9d0_0 .var "ex_mem_data", 31 0;
v0x55cff27efa70_0 .var "ex_mem_to_reg", 0 0;
v0x55cff27efb10_0 .var "ex_neg_flag", 0 0;
v0x55cff27efbb0_0 .var "ex_rd", 5 0;
v0x55cff27efc50_0 .var "ex_reg_write", 0 0;
v0x55cff27efcf0_0 .var "ex_zero_flag", 0 0;
v0x55cff27efdc0_0 .var "rst", 0 0;
v0x55cff27efe90_0 .net "wb_alu_result", 31 0, v0x55cff27eede0_0;  1 drivers
v0x55cff27eff60_0 .net "wb_mem_data", 31 0, v0x55cff27eeec0_0;  1 drivers
v0x55cff27f0030_0 .net "wb_mem_to_reg", 0 0, v0x55cff27eefa0_0;  1 drivers
v0x55cff27f0100_0 .net "wb_neg_flag", 0 0, v0x55cff27ef060_0;  1 drivers
v0x55cff27f01d0_0 .net "wb_rd", 5 0, v0x55cff27ef200_0;  1 drivers
v0x55cff27f02a0_0 .net "wb_reg_write", 0 0, v0x55cff27ef2e0_0;  1 drivers
v0x55cff27f0370_0 .net "wb_zero_flag", 0 0, v0x55cff27ef480_0;  1 drivers
S_0x55cff27edfd0 .scope module, "UUT" "exwb" 26 20, 8 23 0, S_0x55cff27944f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ex_alu_result";
    .port_info 3 /INPUT 32 "ex_mem_data";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 6 "ex_rt";
    .port_info 6 /INPUT 4 "ex_opcode";
    .port_info 7 /INPUT 1 "ex_zero_flag";
    .port_info 8 /INPUT 1 "ex_neg_flag";
    .port_info 9 /INPUT 1 "ex_reg_write";
    .port_info 10 /INPUT 1 "ex_mem_to_reg";
    .port_info 11 /OUTPUT 32 "wb_alu_result";
    .port_info 12 /OUTPUT 32 "wb_mem_data";
    .port_info 13 /OUTPUT 6 "wb_rd";
    .port_info 14 /OUTPUT 6 "wb_rt";
    .port_info 15 /OUTPUT 4 "wb_opcode";
    .port_info 16 /OUTPUT 1 "wb_zero_flag";
    .port_info 17 /OUTPUT 1 "wb_neg_flag";
    .port_info 18 /OUTPUT 1 "wb_reg_write";
    .port_info 19 /OUTPUT 1 "wb_mem_to_reg";
v0x55cff27ee420_0 .net "clk", 0 0, v0x55cff27ef870_0;  1 drivers
v0x55cff27ee500_0 .net "ex_alu_result", 31 0, v0x55cff27ef930_0;  1 drivers
v0x55cff27ee5e0_0 .net "ex_mem_data", 31 0, v0x55cff27ef9d0_0;  1 drivers
v0x55cff27ee6a0_0 .net "ex_mem_to_reg", 0 0, v0x55cff27efa70_0;  1 drivers
v0x55cff27ee760_0 .net "ex_neg_flag", 0 0, v0x55cff27efb10_0;  1 drivers
o0x7fd2896d9b28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55cff27ee870_0 .net "ex_opcode", 3 0, o0x7fd2896d9b28;  0 drivers
v0x55cff27ee950_0 .net "ex_rd", 5 0, v0x55cff27efbb0_0;  1 drivers
v0x55cff27eea30_0 .net "ex_reg_write", 0 0, v0x55cff27efc50_0;  1 drivers
o0x7fd2896d9bb8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55cff27eeaf0_0 .net "ex_rt", 5 0, o0x7fd2896d9bb8;  0 drivers
v0x55cff27eec60_0 .net "ex_zero_flag", 0 0, v0x55cff27efcf0_0;  1 drivers
v0x55cff27eed20_0 .net "rst", 0 0, v0x55cff27efdc0_0;  1 drivers
v0x55cff27eede0_0 .var "wb_alu_result", 31 0;
v0x55cff27eeec0_0 .var "wb_mem_data", 31 0;
v0x55cff27eefa0_0 .var "wb_mem_to_reg", 0 0;
v0x55cff27ef060_0 .var "wb_neg_flag", 0 0;
v0x55cff27ef120_0 .var "wb_opcode", 3 0;
v0x55cff27ef200_0 .var "wb_rd", 5 0;
v0x55cff27ef2e0_0 .var "wb_reg_write", 0 0;
v0x55cff27ef3a0_0 .var "wb_rt", 5 0;
v0x55cff27ef480_0 .var "wb_zero_flag", 0 0;
E_0x55cff27ee3a0 .event posedge, v0x55cff27ee420_0;
    .scope S_0x55cff27bf5a0;
T_2 ;
    %wait E_0x55cff27bf8b0;
    %load/vec4 v0x55cff27bfae0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27bf910_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x55cff27bfbb0_0;
    %inv;
    %store/vec4 v0x55cff27bf910_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x55cff27bf9f0_0;
    %store/vec4 v0x55cff27bf910_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55cff27c0890;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27c0c20_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x55cff27c0890;
T_4 ;
    %wait E_0x55cff2626cd0;
    %load/vec4 v0x55cff27c0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27c0c20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55cff27c0b30_0;
    %assign/vec4 v0x55cff27c0c20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55cff27bbb10;
T_5 ;
    %wait E_0x55cff27bbe40;
    %load/vec4 v0x55cff27bc6b0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_5.2, 5;
    %load/vec4 v0x55cff27bc6b0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/getv 4, v0x55cff27bc6b0_0;
    %load/vec4a v0x55cff27bc980, 4;
    %store/vec4 v0x55cff27bc880_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27bc880_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55cff27bbb10;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27bc7c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55cff27bc7c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cff27bc7c0_0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %load/vec4 v0x55cff27bc7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cff27bc7c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 4026572819, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 4026573890, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 4026574885, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 4026575916, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 4026576945, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 4026577938, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 4026578962, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 4026579988, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1342247935, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 3758247936, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 889389056, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1342187521, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 3758843903, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 3758843904, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 3758844929, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2692786176, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1994011648, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2696981504, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1989817344, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2701176832, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 915144704, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1342842881, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1921266688, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2432738304, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2168496128, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1188712448, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2336273408, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1159438336, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1188789248, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1205116928, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2340468736, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1879048192, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1159372800, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1184525312, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1188339712, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 2344664064, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1115839488, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 1120100352, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 3758837760, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %pushi/vec4 890765312, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27bc980, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x55cff27bb1d0;
T_7 ;
    %wait E_0x55cff27bb490;
    %load/vec4 v0x55cff27bb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27bb780_0, 0;
    %load/vec4 v0x55cff27bb840_0;
    %assign/vec4 v0x55cff27bb970_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55cff27bb690_0;
    %assign/vec4 v0x55cff27bb780_0, 0;
    %load/vec4 v0x55cff27bb840_0;
    %assign/vec4 v0x55cff27bb970_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55cff27b5c80;
T_8 ;
    %wait E_0x55cff27b6760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27b6da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27b6b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27b6c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27b68a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27b6970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27b6a70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %load/vec4 v0x55cff27b6d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.0 ;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6da0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6da0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6da0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b68a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b68a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b68a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b68a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27b67c0_0, 0, 3;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6a70_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6970_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27b6970_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55cff27b73a0;
T_9 ;
    %wait E_0x55cff27b75b0;
    %load/vec4 v0x55cff27b9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27b84f0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x55cff27b84f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55cff27b84f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cff27b8aa0, 0, 4;
    %load/vec4 v0x55cff27b84f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cff27b84f0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55cff27b89e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55cff27b9660_0;
    %load/vec4 v0x55cff27b9740_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cff27b8aa0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55cff27b9740_0, v0x55cff27b9660_0, $time, v0x55cff27b89e0_0, v0x55cff27b8730_0, v0x55cff27b8900_0 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55cff27b6f00;
T_10 ;
    %wait E_0x55cff27b70f0;
    %load/vec4 v0x55cff27b7280_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55cff27b7280_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cff27b7170_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55cff27b7280_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cff27b7170_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55cff27b57b0;
T_11 ;
    %wait E_0x55cff27b5c00;
    %load/vec4 v0x55cff27ba9f0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55cff27ba780_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55cff27ba780_0, v0x55cff27baab0_0, S<0,vec4,s10>, &PV<v0x55cff27ba780_0, 22, 10> {1 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55cff27b57b0;
T_12 ;
    %wait E_0x55cff2626cd0;
    %load/vec4 v0x55cff27bac30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55cff27b9d30_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55cff27ba930_0, v0x55cff27ba780_0, v0x55cff27ba9f0_0, v0x55cff27bab70_0, v0x55cff27bacd0_0, v0x55cff27baab0_0, S<0,vec4,s32>, v0x55cff27b9d30_0, v0x55cff27ba050_0 {1 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55cff27b3320;
T_13 ;
    %wait E_0x55cff2626cd0;
    %load/vec4 v0x55cff27b51f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27b3f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27b40b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27b4180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27b3b80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27b3ff0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27b4320_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27b43f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b4250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b3df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b39f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55cff27b3900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b3ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b3c90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55cff27b4bf0_0;
    %assign/vec4 v0x55cff27b3f30_0, 0;
    %load/vec4 v0x55cff27b4db0_0;
    %assign/vec4 v0x55cff27b40b0_0, 0;
    %load/vec4 v0x55cff27b4e90_0;
    %assign/vec4 v0x55cff27b4180_0, 0;
    %load/vec4 v0x55cff27b47f0_0;
    %assign/vec4 v0x55cff27b3b80_0, 0;
    %load/vec4 v0x55cff27b4cd0_0;
    %assign/vec4 v0x55cff27b3ff0_0, 0;
    %load/vec4 v0x55cff27b5030_0;
    %assign/vec4 v0x55cff27b4320_0, 0;
    %load/vec4 v0x55cff27b5110_0;
    %assign/vec4 v0x55cff27b43f0_0, 0;
    %load/vec4 v0x55cff27b4f70_0;
    %assign/vec4 v0x55cff27b4250_0, 0;
    %load/vec4 v0x55cff27b4990_0;
    %assign/vec4 v0x55cff27b3d50_0, 0;
    %load/vec4 v0x55cff27b4a50_0;
    %assign/vec4 v0x55cff27b3df0_0, 0;
    %load/vec4 v0x55cff27b4670_0;
    %assign/vec4 v0x55cff27b39f0_0, 0;
    %load/vec4 v0x55cff27b44c0_0;
    %assign/vec4 v0x55cff27b3900_0, 0;
    %load/vec4 v0x55cff27b4730_0;
    %assign/vec4 v0x55cff27b3ae0_0, 0;
    %load/vec4 v0x55cff27b48d0_0;
    %assign/vec4 v0x55cff27b3c90_0, 0;
    %load/vec4 v0x55cff27b4b10_0;
    %assign/vec4 v0x55cff27b3e90_0, 0;
    %load/vec4 v0x55cff27b47f0_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55cff27b4bf0_0, v0x55cff27b4cd0_0, v0x55cff27b5030_0, v0x55cff27b5110_0, S<0,vec4,s32>, v0x55cff27b47f0_0, v0x55cff27b4b10_0, v0x55cff27b4f70_0, v0x55cff27b4990_0 {1 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55cff276c7b0;
T_14 ;
    %wait E_0x55cff2607a00;
    %load/vec4 v0x55cff2756470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27ad6f0_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x55cff2775580_0;
    %load/vec4 v0x55cff2710500_0;
    %add;
    %store/vec4 v0x55cff27ad6f0_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x55cff2775580_0;
    %load/vec4 v0x55cff2710500_0;
    %sub;
    %store/vec4 v0x55cff27ad6f0_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x55cff2775580_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55cff27ad6f0_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x55cff2775580_0;
    %store/vec4 v0x55cff27ad6f0_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55cff2706f00;
T_15 ;
    %wait E_0x55cff2626860;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55cff27af040_0, v0x55cff27aeea0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55cff27af580;
T_16 ;
    %wait E_0x55cff2626cd0;
    %load/vec4 v0x55cff27b01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27b02b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27b0390_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27b06d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27b0870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cff27b05f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b0950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b0530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b07b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27b0470_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55cff27afa70_0;
    %assign/vec4 v0x55cff27b02b0_0, 0;
    %load/vec4 v0x55cff27afb60_0;
    %assign/vec4 v0x55cff27b0390_0, 0;
    %load/vec4 v0x55cff27afed0_0;
    %assign/vec4 v0x55cff27b06d0_0, 0;
    %load/vec4 v0x55cff27b0070_0;
    %assign/vec4 v0x55cff27b0870_0, 0;
    %load/vec4 v0x55cff27afdf0_0;
    %assign/vec4 v0x55cff27b05f0_0, 0;
    %load/vec4 v0x55cff27b0150_0;
    %assign/vec4 v0x55cff27b0950_0, 0;
    %load/vec4 v0x55cff27afd00_0;
    %assign/vec4 v0x55cff27b0530_0, 0;
    %load/vec4 v0x55cff27affb0_0;
    %assign/vec4 v0x55cff27b07b0_0, 0;
    %load/vec4 v0x55cff27afc60_0;
    %assign/vec4 v0x55cff27b0470_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55cff27afa70_0, v0x55cff27afb60_0, v0x55cff27afed0_0, v0x55cff27b0070_0, v0x55cff27afdf0_0, v0x55cff27affb0_0, v0x55cff27afc60_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55cff27c21e0;
T_17 ;
    %wait E_0x55cff27c25c0;
    %load/vec4 v0x55cff27c2e10_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0x55cff27c2e10_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %ix/getv 4, v0x55cff27c2e10_0;
    %load/vec4a v0x55cff27c30a0, 4;
    %store/vec4 v0x55cff27c5ab0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27c5ab0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55cff27c21e0;
T_18 ;
    %wait E_0x55cff27c2540;
    %load/vec4 v0x55cff27c5970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55cff27c2e10_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v0x55cff27c2e10_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55cff27c5b90_0;
    %ix/getv 3, v0x55cff27c2e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cff27c30a0, 0, 4;
T_18.2 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55cff27c21e0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27c3000_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x55cff27c3000_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cff27c3000_0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %load/vec4 v0x55cff27c3000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cff27c3000_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27c30a0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x55cff27c1d80;
T_20 ;
    %wait E_0x55cff2626cd0;
    %load/vec4 v0x55cff27c6000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55cff27c5ea0_0, v0x55cff27c6510_0 {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55cff27de5e0;
T_21 ;
    %wait E_0x55cff27de960;
    %load/vec4 v0x55cff27deb90_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27de9c0_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x55cff27dec60_0;
    %inv;
    %store/vec4 v0x55cff27de9c0_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x55cff27deaa0_0;
    %store/vec4 v0x55cff27de9c0_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55cff27df9b0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27dfdb0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x55cff27df9b0;
T_23 ;
    %wait E_0x55cff27cbb60;
    %load/vec4 v0x55cff27dfe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27dfdb0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55cff27dfcc0_0;
    %assign/vec4 v0x55cff27dfdb0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55cff27dac30;
T_24 ;
    %wait E_0x55cff27daf60;
    %load/vec4 v0x55cff27db7d0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.2, 5;
    %load/vec4 v0x55cff27db7d0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %ix/getv 4, v0x55cff27db7d0_0;
    %load/vec4a v0x55cff27db9b0, 4;
    %store/vec4 v0x55cff27db8e0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27db8e0_0, 0, 32;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55cff27dac30;
T_25 ;
    %pushi/vec4 655, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27db9b0, 4, 0;
    %pushi/vec4 21037061, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27db9b0, 4, 0;
    %pushi/vec4 12713989, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27db9b0, 4, 0;
    %pushi/vec4 197668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27db9b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27db9b0, 4, 0;
    %vpi_call/w 24 30 "$display", "IM_SIMPLE: mem[0]=%h mem[1]=%h mem[2]=%h mem[3]=%h mem[4]=%h", &A<v0x55cff27db9b0, 0>, &A<v0x55cff27db9b0, 1>, &A<v0x55cff27db9b0, 2>, &A<v0x55cff27db9b0, 3>, &A<v0x55cff27db9b0, 4> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x55cff27da2f0;
T_26 ;
    %wait E_0x55cff27da5b0;
    %load/vec4 v0x55cff27da6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27da8a0_0, 0;
    %load/vec4 v0x55cff27da960_0;
    %assign/vec4 v0x55cff27daa90_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55cff27da7b0_0;
    %assign/vec4 v0x55cff27da8a0_0, 0;
    %load/vec4 v0x55cff27da960_0;
    %assign/vec4 v0x55cff27daa90_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55cff27d4c90;
T_27 ;
    %wait E_0x55cff27d5770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27d5db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27d5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27d5c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27d58b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27d5980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27d5a80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %load/vec4 v0x55cff27d5d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %jmp T_27.11;
T_27.0 ;
    %jmp T_27.11;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %jmp T_27.11;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5db0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %jmp T_27.11;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5db0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %jmp T_27.11;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d58b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %jmp T_27.11;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d58b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %jmp T_27.11;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d58b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %jmp T_27.11;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d58b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cff27d57d0_0, 0, 3;
    %jmp T_27.11;
T_27.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5a80_0, 0, 1;
    %jmp T_27.11;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5980_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27d5980_0, 0, 1;
    %jmp T_27.11;
T_27.11 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55cff27d63b0;
T_28 ;
    %wait E_0x55cff27d65c0;
    %load/vec4 v0x55cff27d8580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27d7500_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x55cff27d7500_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55cff27d7500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cff27d7ab0, 0, 4;
    %load/vec4 v0x55cff27d7500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cff27d7500_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call/w 14 52 "$display", "%M: regfile reset at %0t", $time {0 0 0};
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55cff27d79f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x55cff27d8670_0;
    %load/vec4 v0x55cff27d8750_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cff27d7ab0, 0, 4;
    %vpi_call/w 14 56 "$display", "%M: write reg %0d <= %h at %0t (we=%b read1=%0d read2=%0d)", v0x55cff27d8750_0, v0x55cff27d8670_0, $time, v0x55cff27d79f0_0, v0x55cff27d7740_0, v0x55cff27d7910_0 {0 0 0};
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55cff27d5f10;
T_29 ;
    %wait E_0x55cff27d6100;
    %load/vec4 v0x55cff27d6290_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 4194303, 0, 22;
    %load/vec4 v0x55cff27d6290_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cff27d6180_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55cff27d6290_0;
    %parti/s 10, 22, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cff27d6180_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55cff27d47c0;
T_30 ;
    %wait E_0x55cff27d4c10;
    %load/vec4 v0x55cff27d9a20_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x55cff27d97b0_0;
    %parti/s 10, 22, 6;
    %vpi_call/w 11 65 "$display", "ID: INC instr=%h, rd=%d, imm=%0d (%h)", v0x55cff27d97b0_0, v0x55cff27d9ae0_0, S<0,vec4,s10>, &PV<v0x55cff27d97b0_0, 22, 10> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55cff27d47c0;
T_31 ;
    %wait E_0x55cff27cbb60;
    %load/vec4 v0x55cff27d9c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55cff27d8da0_0;
    %vpi_call/w 11 72 "$display", "ID_STAGE @%0t PC=%h INSTR=%h OPC=%b RS=%0d RT=%0d RD=%0d IMM=%0d (%h) MEM_WRITE=%b", $time, v0x55cff27d9960_0, v0x55cff27d97b0_0, v0x55cff27d9a20_0, v0x55cff27d9ba0_0, v0x55cff27d9d00_0, v0x55cff27d9ae0_0, S<0,vec4,s32>, v0x55cff27d8da0_0, v0x55cff27d90c0_0 {1 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55cff27d23a0;
T_32 ;
    %wait E_0x55cff27cbb60;
    %load/vec4 v0x55cff27d4230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27d2fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27d3170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27d3210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27d2bd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27d30b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27d3350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27d33f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27d32b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27d2da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27d2e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27d2a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55cff27d2950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27d2b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27d2ce0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55cff27d3c30_0;
    %assign/vec4 v0x55cff27d2fa0_0, 0;
    %load/vec4 v0x55cff27d3df0_0;
    %assign/vec4 v0x55cff27d3170_0, 0;
    %load/vec4 v0x55cff27d3ed0_0;
    %assign/vec4 v0x55cff27d3210_0, 0;
    %load/vec4 v0x55cff27d3830_0;
    %assign/vec4 v0x55cff27d2bd0_0, 0;
    %load/vec4 v0x55cff27d3d10_0;
    %assign/vec4 v0x55cff27d30b0_0, 0;
    %load/vec4 v0x55cff27d4070_0;
    %assign/vec4 v0x55cff27d3350_0, 0;
    %load/vec4 v0x55cff27d4150_0;
    %assign/vec4 v0x55cff27d33f0_0, 0;
    %load/vec4 v0x55cff27d3fb0_0;
    %assign/vec4 v0x55cff27d32b0_0, 0;
    %load/vec4 v0x55cff27d39d0_0;
    %assign/vec4 v0x55cff27d2da0_0, 0;
    %load/vec4 v0x55cff27d3a90_0;
    %assign/vec4 v0x55cff27d2e40_0, 0;
    %load/vec4 v0x55cff27d36b0_0;
    %assign/vec4 v0x55cff27d2a40_0, 0;
    %load/vec4 v0x55cff27d34e0_0;
    %assign/vec4 v0x55cff27d2950_0, 0;
    %load/vec4 v0x55cff27d3770_0;
    %assign/vec4 v0x55cff27d2b30_0, 0;
    %load/vec4 v0x55cff27d3910_0;
    %assign/vec4 v0x55cff27d2ce0_0, 0;
    %load/vec4 v0x55cff27d3b50_0;
    %assign/vec4 v0x55cff27d2ee0_0, 0;
    %load/vec4 v0x55cff27d3830_0;
    %vpi_call/w 10 101 "$display", "IDEX @%0t latched PC=%h instr_fields rd=%0d rs=%0d rt=%0d imm=%0d (%h) opc=%b regw=%b memtoreg=%b", $time, v0x55cff27d3c30_0, v0x55cff27d3d10_0, v0x55cff27d4070_0, v0x55cff27d4150_0, S<0,vec4,s32>, v0x55cff27d3830_0, v0x55cff27d3b50_0, v0x55cff27d3fb0_0, v0x55cff27d39d0_0 {1 0 0};
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55cff27cb960;
T_33 ;
    %wait E_0x55cff27cbc40;
    %load/vec4 v0x55cff27cbea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27cc390_0, 0, 32;
    %jmp T_33.5;
T_33.0 ;
    %load/vec4 v0x55cff27cbdc0_0;
    %load/vec4 v0x55cff27cbf60_0;
    %add;
    %store/vec4 v0x55cff27cc390_0, 0, 32;
    %jmp T_33.5;
T_33.1 ;
    %load/vec4 v0x55cff27cbdc0_0;
    %load/vec4 v0x55cff27cbf60_0;
    %sub;
    %store/vec4 v0x55cff27cc390_0, 0, 32;
    %jmp T_33.5;
T_33.2 ;
    %load/vec4 v0x55cff27cbdc0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55cff27cc390_0, 0, 32;
    %jmp T_33.5;
T_33.3 ;
    %load/vec4 v0x55cff27cbdc0_0;
    %store/vec4 v0x55cff27cc390_0, 0, 32;
    %jmp T_33.5;
T_33.5 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55cff27cb640;
T_34 ;
    %wait E_0x55cff27cb900;
    %vpi_call/w 4 73 "$display", "EX_STAGE @%0t PC=%h MEM_WRITE=%b", $time, v0x55cff27cdd20_0, v0x55cff27cdb80_0 {0 0 0};
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55cff27ce210;
T_35 ;
    %wait E_0x55cff27cbb60;
    %load/vec4 v0x55cff27cede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27ceea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27cef80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27cf2c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27cf570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cff27cf1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27cf650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27cf120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27cf4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27cf060_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55cff27ce700_0;
    %assign/vec4 v0x55cff27ceea0_0, 0;
    %load/vec4 v0x55cff27ce7c0_0;
    %assign/vec4 v0x55cff27cef80_0, 0;
    %load/vec4 v0x55cff27ceae0_0;
    %assign/vec4 v0x55cff27cf2c0_0, 0;
    %load/vec4 v0x55cff27cec60_0;
    %assign/vec4 v0x55cff27cf570_0, 0;
    %load/vec4 v0x55cff27cea40_0;
    %assign/vec4 v0x55cff27cf1e0_0, 0;
    %load/vec4 v0x55cff27ced40_0;
    %assign/vec4 v0x55cff27cf650_0, 0;
    %load/vec4 v0x55cff27ce900_0;
    %assign/vec4 v0x55cff27cf120_0, 0;
    %load/vec4 v0x55cff27ceba0_0;
    %assign/vec4 v0x55cff27cf4b0_0, 0;
    %load/vec4 v0x55cff27ce860_0;
    %assign/vec4 v0x55cff27cf060_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55cff27ce700_0, v0x55cff27ce7c0_0, v0x55cff27ceae0_0, v0x55cff27cec60_0, v0x55cff27cea40_0, v0x55cff27ceba0_0, v0x55cff27ce860_0 {0 0 0};
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55cff27e1370;
T_36 ;
    %wait E_0x55cff27e1750;
    %load/vec4 v0x55cff27e1fa0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_36.2, 5;
    %load/vec4 v0x55cff27e1fa0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %ix/getv 4, v0x55cff27e1fa0_0;
    %load/vec4a v0x55cff27e2230, 4;
    %store/vec4 v0x55cff27e4bf0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27e4bf0_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55cff27e1370;
T_37 ;
    %wait E_0x55cff27e16d0;
    %load/vec4 v0x55cff27e4b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55cff27e1fa0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_37.4, 5;
    %load/vec4 v0x55cff27e1fa0_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55cff27e4cb0_0;
    %ix/getv 3, v0x55cff27e1fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cff27e2230, 0, 4;
T_37.2 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55cff27e1370;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27e2190_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x55cff27e2190_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cff27e2190_0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %load/vec4 v0x55cff27e2190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cff27e2190_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27e2230, 4, 0;
    %end;
    .thread T_38;
    .scope S_0x55cff27e0f10;
T_39 ;
    %wait E_0x55cff27cbb60;
    %load/vec4 v0x55cff27e5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %vpi_call/w 20 71 "$display", "MEM_STAGE @%0t: ST store to addr %h, data %h", $time, v0x55cff27e4ff0_0, v0x55cff27e5680_0 {0 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55cff27947e0;
T_40 ;
    %wait E_0x55cff27eabf0;
    %load/vec4 v0x55cff27eb6c0_0;
    %cmpi/u 256, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %ix/getv 4, v0x55cff27eb6c0_0;
    %load/vec4a v0x55cff27eb800, 4;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x55cff27eb760_0, 0, 32;
    %load/vec4 v0x55cff27eb6c0_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_40.2, 5;
    %vpi_call/w 25 13 "$display", "IM_MINIMAL: addr=%d, mem[%d]=%h", v0x55cff27eb6c0_0, v0x55cff27eb6c0_0, &A<v0x55cff27eb800, v0x55cff27eb6c0_0 > {0 0 0};
T_40.2 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55cff27947e0;
T_41 ;
    %fork t_1, S_0x55cff27eb440;
    %jmp t_0;
    .scope S_0x55cff27eb440;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cff27eb620_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x55cff27eb620_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_41.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cff27eb620_0;
    %store/vec4a v0x55cff27eb800, 4, 0;
    %load/vec4 v0x55cff27eb620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cff27eb620_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %pushi/vec4 1342242821, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27eb800, 4, 0;
    %pushi/vec4 1342308355, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cff27eb800, 4, 0;
    %end;
    .scope S_0x55cff27947e0;
t_0 %join;
    %end;
    .thread T_41;
    .scope S_0x55cff27edfd0;
T_42 ;
    %wait E_0x55cff27ee3a0;
    %load/vec4 v0x55cff27eed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27eede0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cff27eeec0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27ef200_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55cff27ef3a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55cff27ef120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27ef480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27ef060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27ef2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cff27eefa0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55cff27ee500_0;
    %assign/vec4 v0x55cff27eede0_0, 0;
    %load/vec4 v0x55cff27ee5e0_0;
    %assign/vec4 v0x55cff27eeec0_0, 0;
    %load/vec4 v0x55cff27ee950_0;
    %assign/vec4 v0x55cff27ef200_0, 0;
    %load/vec4 v0x55cff27eeaf0_0;
    %assign/vec4 v0x55cff27ef3a0_0, 0;
    %load/vec4 v0x55cff27ee870_0;
    %assign/vec4 v0x55cff27ef120_0, 0;
    %load/vec4 v0x55cff27eec60_0;
    %assign/vec4 v0x55cff27ef480_0, 0;
    %load/vec4 v0x55cff27ee760_0;
    %assign/vec4 v0x55cff27ef060_0, 0;
    %load/vec4 v0x55cff27eea30_0;
    %assign/vec4 v0x55cff27ef2e0_0, 0;
    %load/vec4 v0x55cff27ee6a0_0;
    %assign/vec4 v0x55cff27eefa0_0, 0;
    %vpi_call/w 8 78 "$display", "EXWB @%0t latched alu=%h mem=%h rd=%0d rt=%0d opcode=%h regw=%b memtoreg=%b", $time, v0x55cff27ee500_0, v0x55cff27ee5e0_0, v0x55cff27ee950_0, v0x55cff27eeaf0_0, v0x55cff27ee870_0, v0x55cff27eea30_0, v0x55cff27ee6a0_0 {0 0 0};
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55cff27944f0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27ef870_0, 0, 1;
T_43.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55cff27ef870_0;
    %inv;
    %store/vec4 v0x55cff27ef870_0, 0, 1;
    %jmp T_43.0;
    %end;
    .thread T_43;
    .scope S_0x55cff27944f0;
T_44 ;
    %vpi_call/w 26 45 "$display", "========== EX/WB PIPELINE REGISTER TESTBENCH ==========\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efdc0_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55cff27ef930_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x55cff27ef9d0_0, 0, 32;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x55cff27efbb0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efa70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27efdc0_0, 0, 1;
    %load/vec4 v0x55cff27efe90_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.2, 4;
    %load/vec4 v0x55cff27f01d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.2;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %vpi_call/w 26 59 "$display", "Test 1 - Reset: wb_alu_result=%h (Expected 0), wb_rd=%d (Expected 0) %s", v0x55cff27efe90_0, v0x55cff27f01d0_0, S<0,vec4,u32> {1 0 0};
    %wait E_0x55cff27ee3a0;
    %pushi/vec4 12345, 0, 32;
    %store/vec4 v0x55cff27ef930_0, 0, 32;
    %pushi/vec4 67890, 0, 32;
    %store/vec4 v0x55cff27ef9d0_0, 0, 32;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x55cff27efbb0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27efcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27efa70_0, 0, 1;
    %wait E_0x55cff27ee3a0;
    %delay 5000, 0;
    %load/vec4 v0x55cff27efe90_0;
    %cmpi/e 12345, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.5, 4;
    %load/vec4 v0x55cff27f01d0_0;
    %pad/u 32;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.5;
    %flag_set/vec4 8;
    %jmp/0 T_44.3, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.4, 8;
T_44.3 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.4, 8;
 ; End of false expr.
    %blend;
T_44.4;
    %vpi_call/w 26 74 "$display", "Test 2 - Capture: wb_alu_result=%d (Expected 12345), wb_rd=%d (Expected 25) %s", v0x55cff27efe90_0, v0x55cff27f01d0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x55cff27f0370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.8, 4;
    %load/vec4 v0x55cff27f0100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.8;
    %flag_set/vec4 8;
    %jmp/0 T_44.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.7, 8;
T_44.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.7, 8;
 ; End of false expr.
    %blend;
T_44.7;
    %vpi_call/w 26 79 "$display", "Test 3 - Flags: wb_zero=%b (Expected 0), wb_neg=%b (Expected 1) %s", v0x55cff27f0370_0, v0x55cff27f0100_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x55cff27f02a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_44.11, 4;
    %load/vec4 v0x55cff27f0030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.11;
    %flag_set/vec4 8;
    %jmp/0 T_44.9, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.10, 8;
T_44.9 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.10, 8;
 ; End of false expr.
    %blend;
T_44.10;
    %vpi_call/w 26 84 "$display", "Test 4 - Control: wb_reg_write=%b (Expected 1), wb_mem_to_reg=%b (Expected 0) %s", v0x55cff27f02a0_0, v0x55cff27f0030_0, S<0,vec4,u32> {1 0 0};
    %wait E_0x55cff27ee3a0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55cff27ef930_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x55cff27ef9d0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55cff27efbb0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27efb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cff27efc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cff27efa70_0, 0, 1;
    %wait E_0x55cff27ee3a0;
    %delay 5000, 0;
    %load/vec4 v0x55cff27efe90_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.12, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.13, 8;
T_44.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.13, 8;
 ; End of false expr.
    %blend;
T_44.13;
    %vpi_call/w 26 100 "$display", "Test 5 - Update: wb_alu_result=%h (Expected FFFF_FFFF) %s", v0x55cff27efe90_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x55cff27eff60_0;
    %cmpi/e 286331153, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_44.14, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_44.15, 8;
T_44.14 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_44.15, 8;
 ; End of false expr.
    %blend;
T_44.15;
    %vpi_call/w 26 104 "$display", "Test 6 - Mem data: wb_mem_data=%h (Expected 1111_1111) %s", v0x55cff27eff60_0, S<0,vec4,u32> {1 0 0};
    %vpi_call/w 26 107 "$display", "\012========== TEST COMPLETE ==========\012" {0 0 0};
    %vpi_call/w 26 108 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "groupproject/groupproject.srcs/sources_1/new/cpu.v";
    "groupproject/groupproject.srcs/sources_1/new/ex_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/alu.v";
    "groupproject/groupproject.srcs/sources_1/new/mux.v";
    "groupproject/groupproject.srcs/sources_1/new/adder.v";
    "groupproject/groupproject.srcs/sources_1/new/exwb.v";
    "groupproject/groupproject.srcs/sources_1/new/forwarding.v";
    "groupproject/groupproject.srcs/sources_1/new/idex.v";
    "groupproject/groupproject.srcs/sources_1/new/id_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/controlunit.v";
    "groupproject/groupproject.srcs/sources_1/new/immgen.v";
    "groupproject/groupproject.srcs/sources_1/new/regfile.v";
    "groupproject/groupproject.srcs/sources_1/new/ifid.v";
    "groupproject/groupproject.srcs/sources_1/new/im.v";
    "groupproject/groupproject.srcs/sources_1/new/if_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/branchctl.v";
    "groupproject/groupproject.srcs/sources_1/new/pc.v";
    "groupproject/groupproject.srcs/sources_1/new/mem_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/dmem.v";
    "groupproject/groupproject.srcs/sources_1/new/wb_stage.v";
    "groupproject/groupproject.srcs/sources_1/new/cpu_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_simple.v";
    "groupproject/groupproject.srcs/sim_1/new/im_minimal.v";
    "groupproject/groupproject.srcs/sim_1/new/tb_exwb.v";
