ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"system_stm32h5xx.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/system_stm32h5xx.c"
  21              		.section	.text.SystemInit,"ax",%progbits
  22              		.align	1
  23              		.global	SystemInit
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	SystemInit:
  29              	.LFB330:
   1:Core/Src/system_stm32h5xx.c **** /**
   2:Core/Src/system_stm32h5xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32h5xx.c ****   * @file    system_stm32h5xx.c
   4:Core/Src/system_stm32h5xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32h5xx.c ****   * @brief   CMSIS Cortex-M33 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32h5xx.c ****   *
   7:Core/Src/system_stm32h5xx.c ****   ******************************************************************************
   8:Core/Src/system_stm32h5xx.c ****   * @attention
   9:Core/Src/system_stm32h5xx.c ****   *
  10:Core/Src/system_stm32h5xx.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/system_stm32h5xx.c ****   * All rights reserved.
  12:Core/Src/system_stm32h5xx.c ****   *
  13:Core/Src/system_stm32h5xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/system_stm32h5xx.c ****   * in the root directory of this software component.
  15:Core/Src/system_stm32h5xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/system_stm32h5xx.c ****   *
  17:Core/Src/system_stm32h5xx.c ****   ******************************************************************************
  18:Core/Src/system_stm32h5xx.c ****   *   This file provides two functions and one global variable to be called from
  19:Core/Src/system_stm32h5xx.c ****   *   user application:
  20:Core/Src/system_stm32h5xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  21:Core/Src/system_stm32h5xx.c ****   *                      before branch to main program. This call is made inside
  22:Core/Src/system_stm32h5xx.c ****   *                      the "startup_stm32h5xx.s" file.
  23:Core/Src/system_stm32h5xx.c ****   *
  24:Core/Src/system_stm32h5xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  25:Core/Src/system_stm32h5xx.c ****   *                                  by the user application to setup the SysTick
  26:Core/Src/system_stm32h5xx.c ****   *                                  timer or configure other parameters.
  27:Core/Src/system_stm32h5xx.c ****   *
  28:Core/Src/system_stm32h5xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  29:Core/Src/system_stm32h5xx.c ****   *                                 be called whenever the core clock is changed
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 2


  30:Core/Src/system_stm32h5xx.c ****   *                                 during program execution.
  31:Core/Src/system_stm32h5xx.c ****   *
  32:Core/Src/system_stm32h5xx.c ****   *   After each device reset the HSI (64 MHz) is used as system clock source.
  33:Core/Src/system_stm32h5xx.c ****   *   Then SystemInit() function is called, in "startup_stm32h5xx.s" file, to
  34:Core/Src/system_stm32h5xx.c ****   *   configure the system clock before to branch to main program.
  35:Core/Src/system_stm32h5xx.c ****   *
  36:Core/Src/system_stm32h5xx.c ****   *   This file configures the system clock as follows:
  37:Core/Src/system_stm32h5xx.c ****   *=============================================================================
  38:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  39:Core/Src/system_stm32h5xx.c ****   *        System Clock source                     | HSI
  40:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  41:Core/Src/system_stm32h5xx.c ****   *        SYSCLK(Hz)                              | 64000000
  42:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  43:Core/Src/system_stm32h5xx.c ****   *        HCLK(Hz)                                | 64000000
  44:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  45:Core/Src/system_stm32h5xx.c ****   *        AHB Prescaler                           | 1
  46:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  47:Core/Src/system_stm32h5xx.c ****   *        APB1 Prescaler                          | 1
  48:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  49:Core/Src/system_stm32h5xx.c ****   *        APB2 Prescaler                          | 1
  50:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  51:Core/Src/system_stm32h5xx.c ****   *        APB3 Prescaler                          | 1
  52:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  53:Core/Src/system_stm32h5xx.c ****   *        HSI Division factor                     | 1
  54:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  55:Core/Src/system_stm32h5xx.c ****   *        PLL1_SRC                                | No clock
  56:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  57:Core/Src/system_stm32h5xx.c ****   *        PLL1_M                                  | Prescaler disabled
  58:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  59:Core/Src/system_stm32h5xx.c ****   *        PLL1_N                                  | 129
  60:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  61:Core/Src/system_stm32h5xx.c ****   *        PLL1_P                                  | 2
  62:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  63:Core/Src/system_stm32h5xx.c ****   *        PLL1_Q                                  | 2
  64:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  65:Core/Src/system_stm32h5xx.c ****   *        PLL1_R                                  | 2
  66:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  67:Core/Src/system_stm32h5xx.c ****   *        PLL1_FRACN                              | 0
  68:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  69:Core/Src/system_stm32h5xx.c ****   *        PLL2_SRC                                | No clock
  70:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  71:Core/Src/system_stm32h5xx.c ****   *        PLL2_M                                  | Prescaler disabled
  72:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  73:Core/Src/system_stm32h5xx.c ****   *        PLL2_N                                  | 129
  74:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  75:Core/Src/system_stm32h5xx.c ****   *        PLL2_P                                  | 2
  76:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  77:Core/Src/system_stm32h5xx.c ****   *        PLL2_Q                                  | 2
  78:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  79:Core/Src/system_stm32h5xx.c ****   *        PLL2_R                                  | 2
  80:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  81:Core/Src/system_stm32h5xx.c ****   *        PLL2_FRACN                              | 0
  82:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  83:Core/Src/system_stm32h5xx.c ****   *        PLL3_SRC                                | No clock
  84:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  85:Core/Src/system_stm32h5xx.c ****   *        PLL3_M                                  | Prescaler disabled
  86:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 3


  87:Core/Src/system_stm32h5xx.c ****   *        PLL3_N                                  | 129
  88:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  89:Core/Src/system_stm32h5xx.c ****   *        PLL3_P                                  | 2
  90:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  91:Core/Src/system_stm32h5xx.c ****   *        PLL3_Q                                  | 2
  92:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  93:Core/Src/system_stm32h5xx.c ****   *        PLL3_R                                  | 2
  94:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  95:Core/Src/system_stm32h5xx.c ****   *        PLL3_FRACN                              | 0
  96:Core/Src/system_stm32h5xx.c ****   *-----------------------------------------------------------------------------
  97:Core/Src/system_stm32h5xx.c ****   *=============================================================================
  98:Core/Src/system_stm32h5xx.c ****   */
  99:Core/Src/system_stm32h5xx.c **** 
 100:Core/Src/system_stm32h5xx.c **** /** @addtogroup CMSIS
 101:Core/Src/system_stm32h5xx.c ****   * @{
 102:Core/Src/system_stm32h5xx.c ****   */
 103:Core/Src/system_stm32h5xx.c **** 
 104:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_system
 105:Core/Src/system_stm32h5xx.c ****   * @{
 106:Core/Src/system_stm32h5xx.c ****   */
 107:Core/Src/system_stm32h5xx.c **** 
 108:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_System_Private_Includes
 109:Core/Src/system_stm32h5xx.c ****   * @{
 110:Core/Src/system_stm32h5xx.c ****   */
 111:Core/Src/system_stm32h5xx.c **** 
 112:Core/Src/system_stm32h5xx.c **** #include "stm32h5xx.h"
 113:Core/Src/system_stm32h5xx.c **** 
 114:Core/Src/system_stm32h5xx.c **** /**
 115:Core/Src/system_stm32h5xx.c ****   * @}
 116:Core/Src/system_stm32h5xx.c ****   */
 117:Core/Src/system_stm32h5xx.c **** 
 118:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_System_Private_TypesDefinitions
 119:Core/Src/system_stm32h5xx.c ****   * @{
 120:Core/Src/system_stm32h5xx.c ****   */
 121:Core/Src/system_stm32h5xx.c **** 
 122:Core/Src/system_stm32h5xx.c **** /**
 123:Core/Src/system_stm32h5xx.c ****   * @}
 124:Core/Src/system_stm32h5xx.c ****   */
 125:Core/Src/system_stm32h5xx.c **** 
 126:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_System_Private_Defines
 127:Core/Src/system_stm32h5xx.c ****   * @{
 128:Core/Src/system_stm32h5xx.c ****   */
 129:Core/Src/system_stm32h5xx.c **** 
 130:Core/Src/system_stm32h5xx.c **** #if !defined  (HSE_VALUE)
 131:Core/Src/system_stm32h5xx.c ****   #define HSE_VALUE    (25000000UL) /*!< Value of the External oscillator in Hz */
 132:Core/Src/system_stm32h5xx.c **** #endif /* HSE_VALUE */
 133:Core/Src/system_stm32h5xx.c **** 
 134:Core/Src/system_stm32h5xx.c **** #if !defined  (CSI_VALUE)
 135:Core/Src/system_stm32h5xx.c ****   #define CSI_VALUE    (4000000UL)  /*!< Value of the Internal oscillator in Hz*/
 136:Core/Src/system_stm32h5xx.c **** #endif /* CSI_VALUE */
 137:Core/Src/system_stm32h5xx.c **** 
 138:Core/Src/system_stm32h5xx.c **** #if !defined  (HSI_VALUE)
 139:Core/Src/system_stm32h5xx.c ****   #define HSI_VALUE    (64000000UL) /*!< Value of the Internal oscillator in Hz */
 140:Core/Src/system_stm32h5xx.c **** #endif /* HSI_VALUE */
 141:Core/Src/system_stm32h5xx.c **** 
 142:Core/Src/system_stm32h5xx.c **** /************************* Miscellaneous Configuration ************************/
 143:Core/Src/system_stm32h5xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 4


 144:Core/Src/system_stm32h5xx.c ****      Internal SRAM. */
 145:Core/Src/system_stm32h5xx.c **** /* #define VECT_TAB_SRAM */
 146:Core/Src/system_stm32h5xx.c **** #define VECT_TAB_OFFSET  0x00U /*!< Vector Table base offset field.
 147:Core/Src/system_stm32h5xx.c ****                                    This value must be a multiple of 0x200. */
 148:Core/Src/system_stm32h5xx.c **** /******************************************************************************/
 149:Core/Src/system_stm32h5xx.c **** 
 150:Core/Src/system_stm32h5xx.c **** /**
 151:Core/Src/system_stm32h5xx.c ****   * @}
 152:Core/Src/system_stm32h5xx.c ****   */
 153:Core/Src/system_stm32h5xx.c **** 
 154:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_System_Private_Macros
 155:Core/Src/system_stm32h5xx.c ****   * @{
 156:Core/Src/system_stm32h5xx.c ****   */
 157:Core/Src/system_stm32h5xx.c **** 
 158:Core/Src/system_stm32h5xx.c **** /**
 159:Core/Src/system_stm32h5xx.c ****   * @}
 160:Core/Src/system_stm32h5xx.c ****   */
 161:Core/Src/system_stm32h5xx.c **** 
 162:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_System_Private_Variables
 163:Core/Src/system_stm32h5xx.c ****   * @{
 164:Core/Src/system_stm32h5xx.c ****   */
 165:Core/Src/system_stm32h5xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 166:Core/Src/system_stm32h5xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 167:Core/Src/system_stm32h5xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 168:Core/Src/system_stm32h5xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 169:Core/Src/system_stm32h5xx.c ****          Note: If you use this function to configure the system clock; then there
 170:Core/Src/system_stm32h5xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 171:Core/Src/system_stm32h5xx.c ****                variable is updated automatically.
 172:Core/Src/system_stm32h5xx.c ****   */
 173:Core/Src/system_stm32h5xx.c ****   uint32_t SystemCoreClock = 64000000U;
 174:Core/Src/system_stm32h5xx.c **** 
 175:Core/Src/system_stm32h5xx.c ****   const uint8_t  AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9
 176:Core/Src/system_stm32h5xx.c ****   const uint8_t  APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 177:Core/Src/system_stm32h5xx.c **** /**
 178:Core/Src/system_stm32h5xx.c ****   * @}
 179:Core/Src/system_stm32h5xx.c ****   */
 180:Core/Src/system_stm32h5xx.c **** 
 181:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_System_Private_FunctionPrototypes
 182:Core/Src/system_stm32h5xx.c ****   * @{
 183:Core/Src/system_stm32h5xx.c ****   */
 184:Core/Src/system_stm32h5xx.c **** 
 185:Core/Src/system_stm32h5xx.c **** /**
 186:Core/Src/system_stm32h5xx.c ****   * @}
 187:Core/Src/system_stm32h5xx.c ****   */
 188:Core/Src/system_stm32h5xx.c **** 
 189:Core/Src/system_stm32h5xx.c **** /** @addtogroup STM32H5xx_System_Private_Functions
 190:Core/Src/system_stm32h5xx.c ****   * @{
 191:Core/Src/system_stm32h5xx.c ****   */
 192:Core/Src/system_stm32h5xx.c **** 
 193:Core/Src/system_stm32h5xx.c **** /**
 194:Core/Src/system_stm32h5xx.c ****   * @brief  Setup the microcontroller system.
 195:Core/Src/system_stm32h5xx.c ****   * @param  None
 196:Core/Src/system_stm32h5xx.c ****   * @retval None
 197:Core/Src/system_stm32h5xx.c ****   */
 198:Core/Src/system_stm32h5xx.c **** 
 199:Core/Src/system_stm32h5xx.c **** void SystemInit(void)
 200:Core/Src/system_stm32h5xx.c **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 5


  30              		.loc 1 200 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35 0000 10B4     		push	{r4}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 4, -4
 201:Core/Src/system_stm32h5xx.c ****   uint32_t reg_opsr;
  39              		.loc 1 201 3 view .LVU1
 202:Core/Src/system_stm32h5xx.c **** 
 203:Core/Src/system_stm32h5xx.c ****   /* FPU settings ------------------------------------------------------------*/
 204:Core/Src/system_stm32h5xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 205:Core/Src/system_stm32h5xx.c ****    SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  40              		.loc 1 205 4 view .LVU2
  41              		.loc 1 205 7 is_stmt 0 view .LVU3
  42 0002 2049     		ldr	r1, .L6
  43 0004 D1F88830 		ldr	r3, [r1, #136]
  44              		.loc 1 205 15 view .LVU4
  45 0008 43F47003 		orr	r3, r3, #15728640
  46 000c C1F88830 		str	r3, [r1, #136]
 206:Core/Src/system_stm32h5xx.c ****   #endif
 207:Core/Src/system_stm32h5xx.c **** 
 208:Core/Src/system_stm32h5xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 209:Core/Src/system_stm32h5xx.c ****   /* Set HSION bit */
 210:Core/Src/system_stm32h5xx.c ****   RCC->CR = RCC_CR_HSION;
  47              		.loc 1 210 3 is_stmt 1 view .LVU5
  48              		.loc 1 210 11 is_stmt 0 view .LVU6
  49 0010 1D4B     		ldr	r3, .L6+4
  50 0012 0122     		movs	r2, #1
  51 0014 1A60     		str	r2, [r3]
 211:Core/Src/system_stm32h5xx.c **** 
 212:Core/Src/system_stm32h5xx.c ****   /* Reset CFGR register */
 213:Core/Src/system_stm32h5xx.c ****   RCC->CFGR1 = 0U;
  52              		.loc 1 213 3 is_stmt 1 view .LVU7
  53              		.loc 1 213 14 is_stmt 0 view .LVU8
  54 0016 0022     		movs	r2, #0
  55 0018 DA61     		str	r2, [r3, #28]
 214:Core/Src/system_stm32h5xx.c ****   RCC->CFGR2 = 0U;
  56              		.loc 1 214 3 is_stmt 1 view .LVU9
  57              		.loc 1 214 14 is_stmt 0 view .LVU10
  58 001a 1A62     		str	r2, [r3, #32]
 215:Core/Src/system_stm32h5xx.c **** 
 216:Core/Src/system_stm32h5xx.c ****   /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bit
 217:Core/Src/system_stm32h5xx.c **** #if defined(RCC_CR_PLL3ON)
 218:Core/Src/system_stm32h5xx.c ****   RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC
 219:Core/Src/system_stm32h5xx.c ****                RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC
 220:Core/Src/system_stm32h5xx.c **** #else
 221:Core/Src/system_stm32h5xx.c ****   RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC
  59              		.loc 1 221 3 is_stmt 1 view .LVU11
  60              		.loc 1 221 6 is_stmt 0 view .LVU12
  61 001c 1C68     		ldr	r4, [r3]
  62              		.loc 1 221 11 view .LVU13
  63 001e 1B48     		ldr	r0, .L6+8
  64 0020 2040     		ands	r0, r0, r4
  65 0022 1860     		str	r0, [r3]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 6


 222:Core/Src/system_stm32h5xx.c ****                RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
 223:Core/Src/system_stm32h5xx.c **** #endif
 224:Core/Src/system_stm32h5xx.c **** 
 225:Core/Src/system_stm32h5xx.c ****   /* Reset PLLxCFGR register */
 226:Core/Src/system_stm32h5xx.c ****   RCC->PLL1CFGR = 0U;
  66              		.loc 1 226 3 is_stmt 1 view .LVU14
  67              		.loc 1 226 17 is_stmt 0 view .LVU15
  68 0024 9A62     		str	r2, [r3, #40]
 227:Core/Src/system_stm32h5xx.c ****   RCC->PLL2CFGR = 0U;
  69              		.loc 1 227 3 is_stmt 1 view .LVU16
  70              		.loc 1 227 17 is_stmt 0 view .LVU17
  71 0026 DA62     		str	r2, [r3, #44]
 228:Core/Src/system_stm32h5xx.c **** #if defined(RCC_CR_PLL3ON)
 229:Core/Src/system_stm32h5xx.c ****   RCC->PLL3CFGR = 0U;
 230:Core/Src/system_stm32h5xx.c **** #endif /* RCC_CR_PLL3ON */
 231:Core/Src/system_stm32h5xx.c **** 
 232:Core/Src/system_stm32h5xx.c ****   /* Reset PLL1DIVR register */
 233:Core/Src/system_stm32h5xx.c ****   RCC->PLL1DIVR = 0x01010280U;
  72              		.loc 1 233 3 is_stmt 1 view .LVU18
  73              		.loc 1 233 17 is_stmt 0 view .LVU19
  74 0028 1948     		ldr	r0, .L6+12
  75 002a 5863     		str	r0, [r3, #52]
 234:Core/Src/system_stm32h5xx.c ****   /* Reset PLL1FRACR register */
 235:Core/Src/system_stm32h5xx.c ****   RCC->PLL1FRACR = 0x00000000U;
  76              		.loc 1 235 3 is_stmt 1 view .LVU20
  77              		.loc 1 235 18 is_stmt 0 view .LVU21
  78 002c 9A63     		str	r2, [r3, #56]
 236:Core/Src/system_stm32h5xx.c ****   /* Reset PLL2DIVR register */
 237:Core/Src/system_stm32h5xx.c ****   RCC->PLL2DIVR = 0x01010280U;
  79              		.loc 1 237 3 is_stmt 1 view .LVU22
  80              		.loc 1 237 17 is_stmt 0 view .LVU23
  81 002e D863     		str	r0, [r3, #60]
 238:Core/Src/system_stm32h5xx.c ****   /* Reset PLL2FRACR register */
 239:Core/Src/system_stm32h5xx.c ****   RCC->PLL2FRACR = 0x00000000U;
  82              		.loc 1 239 3 is_stmt 1 view .LVU24
  83              		.loc 1 239 18 is_stmt 0 view .LVU25
  84 0030 1A64     		str	r2, [r3, #64]
 240:Core/Src/system_stm32h5xx.c **** #if defined(RCC_CR_PLL3ON)
 241:Core/Src/system_stm32h5xx.c ****   /* Reset PLL3DIVR register */
 242:Core/Src/system_stm32h5xx.c ****   RCC->PLL3DIVR = 0x01010280U;
 243:Core/Src/system_stm32h5xx.c ****   /* Reset PLL3FRACR register */
 244:Core/Src/system_stm32h5xx.c ****   RCC->PLL3FRACR = 0x00000000U;
 245:Core/Src/system_stm32h5xx.c **** #endif /* RCC_CR_PLL3ON */
 246:Core/Src/system_stm32h5xx.c **** 
 247:Core/Src/system_stm32h5xx.c ****   /* Reset HSEBYP bit */
 248:Core/Src/system_stm32h5xx.c ****   RCC->CR &= ~(RCC_CR_HSEBYP);
  85              		.loc 1 248 3 is_stmt 1 view .LVU26
  86              		.loc 1 248 6 is_stmt 0 view .LVU27
  87 0032 1868     		ldr	r0, [r3]
  88              		.loc 1 248 11 view .LVU28
  89 0034 20F48020 		bic	r0, r0, #262144
  90 0038 1860     		str	r0, [r3]
 249:Core/Src/system_stm32h5xx.c **** 
 250:Core/Src/system_stm32h5xx.c ****   /* Disable all interrupts */
 251:Core/Src/system_stm32h5xx.c ****   RCC->CIER = 0U;
  91              		.loc 1 251 3 is_stmt 1 view .LVU29
  92              		.loc 1 251 13 is_stmt 0 view .LVU30
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 7


  93 003a 1A65     		str	r2, [r3, #80]
 252:Core/Src/system_stm32h5xx.c **** 
 253:Core/Src/system_stm32h5xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 254:Core/Src/system_stm32h5xx.c ****   #ifdef VECT_TAB_SRAM
 255:Core/Src/system_stm32h5xx.c ****     SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 256:Core/Src/system_stm32h5xx.c ****   #else
 257:Core/Src/system_stm32h5xx.c ****     SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  94              		.loc 1 257 5 is_stmt 1 view .LVU31
  95              		.loc 1 257 15 is_stmt 0 view .LVU32
  96 003c 4FF00063 		mov	r3, #134217728
  97 0040 8B60     		str	r3, [r1, #8]
 258:Core/Src/system_stm32h5xx.c ****   #endif /* VECT_TAB_SRAM */
 259:Core/Src/system_stm32h5xx.c **** 
 260:Core/Src/system_stm32h5xx.c ****   /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted b
 261:Core/Src/system_stm32h5xx.c ****   reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
  98              		.loc 1 261 3 is_stmt 1 view .LVU33
  99              		.loc 1 261 19 is_stmt 0 view .LVU34
 100 0042 144B     		ldr	r3, .L6+16
 101 0044 9B69     		ldr	r3, [r3, #24]
 102              		.loc 1 261 12 view .LVU35
 103 0046 03F06043 		and	r3, r3, #-536870912
 104              	.LVL0:
 262:Core/Src/system_stm32h5xx.c ****   if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1
 105              		.loc 1 262 3 is_stmt 1 view .LVU36
 106              		.loc 1 262 6 is_stmt 0 view .LVU37
 107 004a B3F1604F 		cmp	r3, #-536870912
 108 004e 02D0     		beq	.L2
 109              		.loc 1 262 40 discriminator 1 view .LVU38
 110 0050 B3F1404F 		cmp	r3, #-1073741824
 111 0054 13D1     		bne	.L1
 112              	.L2:
 263:Core/Src/system_stm32h5xx.c ****   {
 264:Core/Src/system_stm32h5xx.c ****     /* Check FLASH Option Control Register access */
 265:Core/Src/system_stm32h5xx.c ****     if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 113              		.loc 1 265 5 is_stmt 1 view .LVU39
 114              		.loc 1 265 15 is_stmt 0 view .LVU40
 115 0056 0F4B     		ldr	r3, .L6+16
 116              	.LVL1:
 117              		.loc 1 265 15 view .LVU41
 118 0058 DB69     		ldr	r3, [r3, #28]
 119              		.loc 1 265 8 view .LVU42
 120 005a 13F0010F 		tst	r3, #1
 121 005e 05D0     		beq	.L4
 266:Core/Src/system_stm32h5xx.c ****     {
 267:Core/Src/system_stm32h5xx.c ****       /* Authorizes the Option Byte registers programming */
 268:Core/Src/system_stm32h5xx.c ****       FLASH->OPTKEYR = 0x08192A3BU;
 122              		.loc 1 268 7 is_stmt 1 view .LVU43
 123              		.loc 1 268 22 is_stmt 0 view .LVU44
 124 0060 0C4B     		ldr	r3, .L6+16
 125 0062 0D4A     		ldr	r2, .L6+20
 126 0064 DA60     		str	r2, [r3, #12]
 269:Core/Src/system_stm32h5xx.c ****       FLASH->OPTKEYR = 0x4C5D6E7FU;
 127              		.loc 1 269 7 is_stmt 1 view .LVU45
 128              		.loc 1 269 22 is_stmt 0 view .LVU46
 129 0066 02F14432 		add	r2, r2, #1145324612
 130 006a DA60     		str	r2, [r3, #12]
 131              	.L4:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 8


 270:Core/Src/system_stm32h5xx.c ****     }
 271:Core/Src/system_stm32h5xx.c ****     /* Launch the option bytes change operation */
 272:Core/Src/system_stm32h5xx.c ****     FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 132              		.loc 1 272 5 is_stmt 1 view .LVU47
 133              		.loc 1 272 10 is_stmt 0 view .LVU48
 134 006c 094B     		ldr	r3, .L6+16
 135 006e DA69     		ldr	r2, [r3, #28]
 136              		.loc 1 272 18 view .LVU49
 137 0070 42F00202 		orr	r2, r2, #2
 138 0074 DA61     		str	r2, [r3, #28]
 273:Core/Src/system_stm32h5xx.c **** 
 274:Core/Src/system_stm32h5xx.c ****     /* Lock the FLASH Option Control Register access */
 275:Core/Src/system_stm32h5xx.c ****     FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 139              		.loc 1 275 5 is_stmt 1 view .LVU50
 140              		.loc 1 275 10 is_stmt 0 view .LVU51
 141 0076 DA69     		ldr	r2, [r3, #28]
 142              		.loc 1 275 18 view .LVU52
 143 0078 42F00102 		orr	r2, r2, #1
 144 007c DA61     		str	r2, [r3, #28]
 145              	.L1:
 276:Core/Src/system_stm32h5xx.c ****   }
 277:Core/Src/system_stm32h5xx.c **** }
 146              		.loc 1 277 1 view .LVU53
 147 007e 5DF8044B 		ldr	r4, [sp], #4
 148              	.LCFI1:
 149              		.cfi_restore 4
 150              		.cfi_def_cfa_offset 0
 151 0082 7047     		bx	lr
 152              	.L7:
 153              		.align	2
 154              	.L6:
 155 0084 00ED00E0 		.word	-536810240
 156 0088 000C0244 		.word	1140984832
 157 008c E3EAE2FA 		.word	-85792029
 158 0090 80020101 		.word	16843392
 159 0094 00200240 		.word	1073881088
 160 0098 3B2A1908 		.word	135866939
 161              		.cfi_endproc
 162              	.LFE330:
 164              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 165              		.align	1
 166              		.global	SystemCoreClockUpdate
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 171              	SystemCoreClockUpdate:
 172              	.LFB331:
 278:Core/Src/system_stm32h5xx.c **** 
 279:Core/Src/system_stm32h5xx.c **** /**
 280:Core/Src/system_stm32h5xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 281:Core/Src/system_stm32h5xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 282:Core/Src/system_stm32h5xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 283:Core/Src/system_stm32h5xx.c ****   *         other parameters.
 284:Core/Src/system_stm32h5xx.c ****   *
 285:Core/Src/system_stm32h5xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 286:Core/Src/system_stm32h5xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 287:Core/Src/system_stm32h5xx.c ****   *         based on this variable will be incorrect.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 9


 288:Core/Src/system_stm32h5xx.c ****   *
 289:Core/Src/system_stm32h5xx.c ****   * @note   - The system frequency computed by this function is not the real
 290:Core/Src/system_stm32h5xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 291:Core/Src/system_stm32h5xx.c ****   *           constant and the selected clock source:
 292:Core/Src/system_stm32h5xx.c ****   *
 293:Core/Src/system_stm32h5xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 294:Core/Src/system_stm32h5xx.c ****   *
 295:Core/Src/system_stm32h5xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 296:Core/Src/system_stm32h5xx.c ****   *
 297:Core/Src/system_stm32h5xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 298:Core/Src/system_stm32h5xx.c ****   *
 299:Core/Src/system_stm32h5xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 300:Core/Src/system_stm32h5xx.c ****   *             or HSI_VALUE(**) or CSI_VALUE(*) multiplied/divided by the PLL factors.
 301:Core/Src/system_stm32h5xx.c ****   *
 302:Core/Src/system_stm32h5xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h5xx_hal.h file (default value
 303:Core/Src/system_stm32h5xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 304:Core/Src/system_stm32h5xx.c ****   *             in voltage and temperature.
 305:Core/Src/system_stm32h5xx.c ****   *
 306:Core/Src/system_stm32h5xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h5xx_hal.h file (default value
 307:Core/Src/system_stm32h5xx.c ****   *              64 MHz) but the real value may vary depending on the variations
 308:Core/Src/system_stm32h5xx.c ****   *              in voltage and temperature.
 309:Core/Src/system_stm32h5xx.c ****   *
 310:Core/Src/system_stm32h5xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32h5xx_hal.h file (default value
 311:Core/Src/system_stm32h5xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 312:Core/Src/system_stm32h5xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 313:Core/Src/system_stm32h5xx.c ****   *              have wrong result.
 314:Core/Src/system_stm32h5xx.c ****   *
 315:Core/Src/system_stm32h5xx.c ****   *         - The result of this function could be not correct when using fractional
 316:Core/Src/system_stm32h5xx.c ****   *           value for HSE crystal.
 317:Core/Src/system_stm32h5xx.c ****   *
 318:Core/Src/system_stm32h5xx.c ****   * @param  None
 319:Core/Src/system_stm32h5xx.c ****   * @retval None
 320:Core/Src/system_stm32h5xx.c ****   */
 321:Core/Src/system_stm32h5xx.c **** void SystemCoreClockUpdate(void)
 322:Core/Src/system_stm32h5xx.c **** {
 173              		.loc 1 322 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 323:Core/Src/system_stm32h5xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 178              		.loc 1 323 3 view .LVU55
 324:Core/Src/system_stm32h5xx.c ****   float_t fracn1, pllvco;
 179              		.loc 1 324 3 view .LVU56
 325:Core/Src/system_stm32h5xx.c **** 
 326:Core/Src/system_stm32h5xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 327:Core/Src/system_stm32h5xx.c ****   switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 180              		.loc 1 327 3 view .LVU57
 181              		.loc 1 327 14 is_stmt 0 view .LVU58
 182 0000 5E4B     		ldr	r3, .L20
 183 0002 DB69     		ldr	r3, [r3, #28]
 184              		.loc 1 327 22 view .LVU59
 185 0004 03F01803 		and	r3, r3, #24
 186              		.loc 1 327 3 view .LVU60
 187 0008 182B     		cmp	r3, #24
 188 000a 00F2A980 		bhi	.L9
 189 000e DFE803F0 		tbb	[pc, r3]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 10


 190              	.L11:
 191 0012 0D       		.byte	(.L14-.L11)/2
 192 0013 A7       		.byte	(.L9-.L11)/2
 193 0014 A7       		.byte	(.L9-.L11)/2
 194 0015 A7       		.byte	(.L9-.L11)/2
 195 0016 A7       		.byte	(.L9-.L11)/2
 196 0017 A7       		.byte	(.L9-.L11)/2
 197 0018 A7       		.byte	(.L9-.L11)/2
 198 0019 A7       		.byte	(.L9-.L11)/2
 199 001a 16       		.byte	(.L13-.L11)/2
 200 001b A7       		.byte	(.L9-.L11)/2
 201 001c A7       		.byte	(.L9-.L11)/2
 202 001d A7       		.byte	(.L9-.L11)/2
 203 001e A7       		.byte	(.L9-.L11)/2
 204 001f A7       		.byte	(.L9-.L11)/2
 205 0020 A7       		.byte	(.L9-.L11)/2
 206 0021 A7       		.byte	(.L9-.L11)/2
 207 0022 1A       		.byte	(.L12-.L11)/2
 208 0023 A7       		.byte	(.L9-.L11)/2
 209 0024 A7       		.byte	(.L9-.L11)/2
 210 0025 A7       		.byte	(.L9-.L11)/2
 211 0026 A7       		.byte	(.L9-.L11)/2
 212 0027 A7       		.byte	(.L9-.L11)/2
 213 0028 A7       		.byte	(.L9-.L11)/2
 214 0029 A7       		.byte	(.L9-.L11)/2
 215 002a 1E       		.byte	(.L10-.L11)/2
 216 002b 00       		.p2align 1
 217              	.L14:
 328:Core/Src/system_stm32h5xx.c ****   {
 329:Core/Src/system_stm32h5xx.c ****   case 0x00UL:  /* HSI used as system clock source */
 330:Core/Src/system_stm32h5xx.c ****     SystemCoreClock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 218              		.loc 1 330 5 is_stmt 1 view .LVU61
 219              		.loc 1 330 53 is_stmt 0 view .LVU62
 220 002c 534B     		ldr	r3, .L20
 221 002e 1A68     		ldr	r2, [r3]
 222              		.loc 1 330 74 view .LVU63
 223 0030 C2F3C102 		ubfx	r2, r2, #3, #2
 224              		.loc 1 330 23 view .LVU64
 225 0034 524B     		ldr	r3, .L20+4
 226 0036 D340     		lsrs	r3, r3, r2
 227              		.loc 1 330 21 view .LVU65
 228 0038 524A     		ldr	r2, .L20+8
 229 003a 1360     		str	r3, [r2]
 331:Core/Src/system_stm32h5xx.c ****     break;
 230              		.loc 1 331 5 is_stmt 1 view .LVU66
 231 003c 93E0     		b	.L15
 232              	.L13:
 332:Core/Src/system_stm32h5xx.c **** 
 333:Core/Src/system_stm32h5xx.c ****   case 0x08UL:  /* CSI used as system clock  source */
 334:Core/Src/system_stm32h5xx.c ****     SystemCoreClock = CSI_VALUE;
 233              		.loc 1 334 5 view .LVU67
 234              		.loc 1 334 21 is_stmt 0 view .LVU68
 235 003e 514B     		ldr	r3, .L20+8
 236 0040 514A     		ldr	r2, .L20+12
 237 0042 1A60     		str	r2, [r3]
 335:Core/Src/system_stm32h5xx.c ****     break;
 238              		.loc 1 335 5 is_stmt 1 view .LVU69
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 11


 239 0044 8FE0     		b	.L15
 240              	.L12:
 336:Core/Src/system_stm32h5xx.c **** 
 337:Core/Src/system_stm32h5xx.c ****   case 0x10UL:  /* HSE used as system clock  source */
 338:Core/Src/system_stm32h5xx.c ****     SystemCoreClock = HSE_VALUE;
 241              		.loc 1 338 5 view .LVU70
 242              		.loc 1 338 21 is_stmt 0 view .LVU71
 243 0046 4F4B     		ldr	r3, .L20+8
 244 0048 504A     		ldr	r2, .L20+16
 245 004a 1A60     		str	r2, [r3]
 339:Core/Src/system_stm32h5xx.c ****     break;
 246              		.loc 1 339 5 is_stmt 1 view .LVU72
 247 004c 8BE0     		b	.L15
 248              	.L10:
 340:Core/Src/system_stm32h5xx.c **** 
 341:Core/Src/system_stm32h5xx.c ****   case 0x18UL:  /* PLL1 used as system clock source */
 342:Core/Src/system_stm32h5xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 343:Core/Src/system_stm32h5xx.c ****     SYSCLK = PLL_VCO / PLLR
 344:Core/Src/system_stm32h5xx.c ****     */
 345:Core/Src/system_stm32h5xx.c ****     pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 249              		.loc 1 345 5 view .LVU73
 250              		.loc 1 345 21 is_stmt 0 view .LVU74
 251 004e 4B48     		ldr	r0, .L20
 252 0050 816A     		ldr	r1, [r0, #40]
 253              		.loc 1 345 15 view .LVU75
 254 0052 01F00301 		and	r1, r1, #3
 255              	.LVL2:
 346:Core/Src/system_stm32h5xx.c ****     pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M)>> RCC_PLL1CFGR_PLL1M_Pos);
 256              		.loc 1 346 5 is_stmt 1 view .LVU76
 257              		.loc 1 346 17 is_stmt 0 view .LVU77
 258 0056 826A     		ldr	r2, [r0, #40]
 259              		.loc 1 346 10 view .LVU78
 260 0058 C2F30522 		ubfx	r2, r2, #8, #6
 261              	.LVL3:
 347:Core/Src/system_stm32h5xx.c ****     pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN)>>RCC_PLL1CFGR_PLL1FRACEN_Pos);
 262              		.loc 1 347 5 is_stmt 1 view .LVU79
 263              		.loc 1 347 22 is_stmt 0 view .LVU80
 264 005c 836A     		ldr	r3, [r0, #40]
 265              		.loc 1 347 15 view .LVU81
 266 005e C3F3001C 		ubfx	ip, r3, #4, #1
 267              	.LVL4:
 348:Core/Src/system_stm32h5xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN)>> RCC_PLL1F
 268              		.loc 1 348 5 is_stmt 1 view .LVU82
 269              		.loc 1 348 50 is_stmt 0 view .LVU83
 270 0062 836B     		ldr	r3, [r0, #56]
 271              		.loc 1 348 88 view .LVU84
 272 0064 C3F3CC03 		ubfx	r3, r3, #3, #13
 273              		.loc 1 348 23 view .LVU85
 274 0068 0CFB03F3 		mul	r3, ip, r3
 275              		.loc 1 348 12 view .LVU86
 276 006c 07EE903A 		vmov	s15, r3	@ int
 277 0070 F8EE677A 		vcvt.f32.u32	s15, s15
 278              	.LVL5:
 349:Core/Src/system_stm32h5xx.c **** 
 350:Core/Src/system_stm32h5xx.c ****     switch (pllsource)
 279              		.loc 1 350 5 is_stmt 1 view .LVU87
 280 0074 0229     		cmp	r1, #2
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 12


 281 0076 36D0     		beq	.L16
 282 0078 0329     		cmp	r1, #3
 283 007a 51D0     		beq	.L17
 284 007c 0129     		cmp	r1, #1
 285 007e 6CD1     		bne	.L19
 351:Core/Src/system_stm32h5xx.c ****     {
 352:Core/Src/system_stm32h5xx.c ****     case 0x01UL:  /* HSI used as PLL clock source */
 353:Core/Src/system_stm32h5xx.c ****       hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 286              		.loc 1 353 7 view .LVU88
 287              		.loc 1 353 37 is_stmt 0 view .LVU89
 288 0080 0168     		ldr	r1, [r0]
 289              	.LVL6:
 290              		.loc 1 353 58 view .LVU90
 291 0082 C1F3C101 		ubfx	r1, r1, #3, #2
 292              		.loc 1 353 16 view .LVU91
 293 0086 3E4B     		ldr	r3, .L20+4
 294 0088 CB40     		lsrs	r3, r3, r1
 295              	.LVL7:
 354:Core/Src/system_stm32h5xx.c ****       pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1D
 296              		.loc 1 354 7 is_stmt 1 view .LVU92
 297              		.loc 1 354 17 is_stmt 0 view .LVU93
 298 008a 07EE103A 		vmov	s14, r3	@ int
 299 008e B8EE476A 		vcvt.f32.u32	s12, s14
 300              		.loc 1 354 37 view .LVU94
 301 0092 07EE102A 		vmov	s14, r2	@ int
 302 0096 B8EE477A 		vcvt.f32.u32	s14, s14
 303              		.loc 1 354 35 view .LVU95
 304 009a C6EE076A 		vdiv.f32	s13, s12, s14
 305              		.loc 1 354 78 view .LVU96
 306 009e 436B     		ldr	r3, [r0, #52]
 307              	.LVL8:
 308              		.loc 1 354 64 view .LVU97
 309 00a0 C3F30803 		ubfx	r3, r3, #0, #9
 310              		.loc 1 354 55 view .LVU98
 311 00a4 07EE103A 		vmov	s14, r3	@ int
 312 00a8 B8EE477A 		vcvt.f32.u32	s14, s14
 355:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 313              		.loc 1 355 24 view .LVU99
 314 00ac 9FED386A 		vldr.32	s12, .L20+20
 315 00b0 67EE867A 		vmul.f32	s15, s15, s12
 316              	.LVL9:
 354:Core/Src/system_stm32h5xx.c ****       pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1D
 317              		.loc 1 354 111 view .LVU100
 318 00b4 77EE277A 		vadd.f32	s15, s14, s15
 319              		.loc 1 355 42 view .LVU101
 320 00b8 B7EE007A 		vmov.f32	s14, #1.0e+0
 321 00bc 77EE877A 		vadd.f32	s15, s15, s14
 354:Core/Src/system_stm32h5xx.c ****       pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1D
 322              		.loc 1 354 14 view .LVU102
 323 00c0 66EEA76A 		vmul.f32	s13, s13, s15
 324              	.LVL10:
 356:Core/Src/system_stm32h5xx.c ****       break;
 325              		.loc 1 356 7 is_stmt 1 view .LVU103
 326              	.L18:
 357:Core/Src/system_stm32h5xx.c **** 
 358:Core/Src/system_stm32h5xx.c ****     case 0x02UL:  /* CSI used as PLL clock source */
 359:Core/Src/system_stm32h5xx.c ****       pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 13


 360:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 361:Core/Src/system_stm32h5xx.c ****       break;
 362:Core/Src/system_stm32h5xx.c **** 
 363:Core/Src/system_stm32h5xx.c ****     case 0x03UL:  /* HSE used as PLL clock source */
 364:Core/Src/system_stm32h5xx.c ****       pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1
 365:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 366:Core/Src/system_stm32h5xx.c ****       break;
 367:Core/Src/system_stm32h5xx.c **** 
 368:Core/Src/system_stm32h5xx.c ****     default:  /* No clock sent to PLL*/
 369:Core/Src/system_stm32h5xx.c ****       pllvco = (float_t) 0U;
 370:Core/Src/system_stm32h5xx.c ****       break;
 371:Core/Src/system_stm32h5xx.c ****     }
 372:Core/Src/system_stm32h5xx.c **** 
 373:Core/Src/system_stm32h5xx.c ****     pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >>RCC_PLL1DIVR_PLL1P_Pos) + 1U ) ;
 327              		.loc 1 373 5 view .LVU104
 328              		.loc 1 373 18 is_stmt 0 view .LVU105
 329 00c4 2D4B     		ldr	r3, .L20
 330 00c6 5B6B     		ldr	r3, [r3, #52]
 331              		.loc 1 373 51 view .LVU106
 332 00c8 C3F34623 		ubfx	r3, r3, #9, #7
 333              		.loc 1 373 10 view .LVU107
 334 00cc 0133     		adds	r3, r3, #1
 335              	.LVL11:
 374:Core/Src/system_stm32h5xx.c ****     SystemCoreClock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 336              		.loc 1 374 5 is_stmt 1 view .LVU108
 337              		.loc 1 374 51 is_stmt 0 view .LVU109
 338 00ce 07EE903A 		vmov	s15, r3	@ int
 339 00d2 F8EE677A 		vcvt.f32.u32	s15, s15
 340              		.loc 1 374 34 view .LVU110
 341 00d6 86EEA77A 		vdiv.f32	s14, s13, s15
 342              		.loc 1 374 24 view .LVU111
 343 00da BCEEC77A 		vcvt.u32.f32	s14, s14
 344              		.loc 1 374 21 view .LVU112
 345 00de 294B     		ldr	r3, .L20+8
 346              	.LVL12:
 347              		.loc 1 374 21 view .LVU113
 348 00e0 83ED007A 		vstr.32	s14, [r3]	@ int
 375:Core/Src/system_stm32h5xx.c **** 
 376:Core/Src/system_stm32h5xx.c ****     break;
 349              		.loc 1 376 5 is_stmt 1 view .LVU114
 350 00e4 3FE0     		b	.L15
 351              	.LVL13:
 352              	.L16:
 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 353              		.loc 1 359 7 view .LVU115
 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 354              		.loc 1 359 38 is_stmt 0 view .LVU116
 355 00e6 07EE102A 		vmov	s14, r2	@ int
 356 00ea B8EE477A 		vcvt.f32.u32	s14, s14
 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 357              		.loc 1 359 36 view .LVU117
 358 00ee 9FED296A 		vldr.32	s12, .L20+24
 359 00f2 C6EE076A 		vdiv.f32	s13, s12, s14
 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 360              		.loc 1 359 79 view .LVU118
 361 00f6 214B     		ldr	r3, .L20
 362 00f8 5B6B     		ldr	r3, [r3, #52]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 14


 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 363              		.loc 1 359 65 view .LVU119
 364 00fa C3F30803 		ubfx	r3, r3, #0, #9
 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 365              		.loc 1 359 56 view .LVU120
 366 00fe 07EE103A 		vmov	s14, r3	@ int
 367 0102 B8EE477A 		vcvt.f32.u32	s14, s14
 360:Core/Src/system_stm32h5xx.c ****       break;
 368              		.loc 1 360 24 view .LVU121
 369 0106 9FED226A 		vldr.32	s12, .L20+20
 370 010a 67EE867A 		vmul.f32	s15, s15, s12
 371              	.LVL14:
 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 372              		.loc 1 359 112 view .LVU122
 373 010e 77EE277A 		vadd.f32	s15, s14, s15
 360:Core/Src/system_stm32h5xx.c ****       break;
 374              		.loc 1 360 42 view .LVU123
 375 0112 B7EE007A 		vmov.f32	s14, #1.0e+0
 376 0116 77EE877A 		vadd.f32	s15, s15, s14
 359:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 377              		.loc 1 359 14 view .LVU124
 378 011a 66EEA76A 		vmul.f32	s13, s13, s15
 379              	.LVL15:
 361:Core/Src/system_stm32h5xx.c **** 
 380              		.loc 1 361 7 is_stmt 1 view .LVU125
 381 011e D1E7     		b	.L18
 382              	.LVL16:
 383              	.L17:
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 384              		.loc 1 364 7 view .LVU126
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 385              		.loc 1 364 38 is_stmt 0 view .LVU127
 386 0120 07EE102A 		vmov	s14, r2	@ int
 387 0124 B8EE477A 		vcvt.f32.u32	s14, s14
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 388              		.loc 1 364 36 view .LVU128
 389 0128 9FED1B6A 		vldr.32	s12, .L20+28
 390 012c C6EE076A 		vdiv.f32	s13, s12, s14
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 391              		.loc 1 364 79 view .LVU129
 392 0130 124B     		ldr	r3, .L20
 393 0132 5B6B     		ldr	r3, [r3, #52]
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 394              		.loc 1 364 65 view .LVU130
 395 0134 C3F30803 		ubfx	r3, r3, #0, #9
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 396              		.loc 1 364 56 view .LVU131
 397 0138 07EE103A 		vmov	s14, r3	@ int
 398 013c B8EE477A 		vcvt.f32.u32	s14, s14
 365:Core/Src/system_stm32h5xx.c ****       break;
 399              		.loc 1 365 24 view .LVU132
 400 0140 9FED136A 		vldr.32	s12, .L20+20
 401 0144 67EE867A 		vmul.f32	s15, s15, s12
 402              	.LVL17:
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 403              		.loc 1 364 112 view .LVU133
 404 0148 77EE277A 		vadd.f32	s15, s14, s15
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 15


 365:Core/Src/system_stm32h5xx.c ****       break;
 405              		.loc 1 365 42 view .LVU134
 406 014c B7EE007A 		vmov.f32	s14, #1.0e+0
 407 0150 77EE877A 		vadd.f32	s15, s15, s14
 364:Core/Src/system_stm32h5xx.c ****                 (fracn1/(float_t)0x2000) +(float_t)1 );
 408              		.loc 1 364 14 view .LVU135
 409 0154 66EEA76A 		vmul.f32	s13, s13, s15
 410              	.LVL18:
 366:Core/Src/system_stm32h5xx.c **** 
 411              		.loc 1 366 7 is_stmt 1 view .LVU136
 412 0158 B4E7     		b	.L18
 413              	.LVL19:
 414              	.L19:
 350:Core/Src/system_stm32h5xx.c ****     {
 415              		.loc 1 350 5 is_stmt 0 view .LVU137
 416 015a DFED106A 		vldr.32	s13, .L20+32
 417 015e B1E7     		b	.L18
 418              	.LVL20:
 419              	.L9:
 377:Core/Src/system_stm32h5xx.c **** 
 378:Core/Src/system_stm32h5xx.c ****   default:
 379:Core/Src/system_stm32h5xx.c ****     SystemCoreClock = HSI_VALUE;
 420              		.loc 1 379 5 is_stmt 1 view .LVU138
 421              		.loc 1 379 21 is_stmt 0 view .LVU139
 422 0160 084B     		ldr	r3, .L20+8
 423 0162 074A     		ldr	r2, .L20+4
 424 0164 1A60     		str	r2, [r3]
 380:Core/Src/system_stm32h5xx.c ****     break;
 425              		.loc 1 380 5 is_stmt 1 view .LVU140
 426              	.L15:
 381:Core/Src/system_stm32h5xx.c ****   }
 382:Core/Src/system_stm32h5xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 383:Core/Src/system_stm32h5xx.c ****   /* Get HCLK prescaler */
 384:Core/Src/system_stm32h5xx.c ****   tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
 427              		.loc 1 384 3 view .LVU141
 428              		.loc 1 384 28 is_stmt 0 view .LVU142
 429 0166 054B     		ldr	r3, .L20
 430 0168 1B6A     		ldr	r3, [r3, #32]
 431              		.loc 1 384 54 view .LVU143
 432 016a 03F00F03 		and	r3, r3, #15
 433              		.loc 1 384 22 view .LVU144
 434 016e 0C4A     		ldr	r2, .L20+36
 435 0170 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 436              	.LVL21:
 385:Core/Src/system_stm32h5xx.c ****   /* HCLK clock frequency */
 386:Core/Src/system_stm32h5xx.c ****   SystemCoreClock >>= tmp;
 437              		.loc 1 386 3 is_stmt 1 view .LVU145
 438              		.loc 1 386 19 is_stmt 0 view .LVU146
 439 0172 044A     		ldr	r2, .L20+8
 440 0174 1368     		ldr	r3, [r2]
 441 0176 CB40     		lsrs	r3, r3, r1
 442 0178 1360     		str	r3, [r2]
 387:Core/Src/system_stm32h5xx.c **** }
 443              		.loc 1 387 1 view .LVU147
 444 017a 7047     		bx	lr
 445              	.L21:
 446              		.align	2
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 16


 447              	.L20:
 448 017c 000C0244 		.word	1140984832
 449 0180 0090D003 		.word	64000000
 450 0184 00000000 		.word	SystemCoreClock
 451 0188 00093D00 		.word	4000000
 452 018c 00366E01 		.word	24000000
 453 0190 00000039 		.word	956301312
 454 0194 0024744A 		.word	1249125376
 455 0198 001BB74B 		.word	1270291200
 456 019c 00000000 		.word	0
 457 01a0 00000000 		.word	AHBPrescTable
 458              		.cfi_endproc
 459              	.LFE331:
 461              		.global	APBPrescTable
 462              		.section	.rodata.APBPrescTable,"a"
 463              		.align	2
 466              	APBPrescTable:
 467 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 467      01020304 
 468              		.global	AHBPrescTable
 469              		.section	.rodata.AHBPrescTable,"a"
 470              		.align	2
 473              	AHBPrescTable:
 474 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 474      00000000 
 474      01020304 
 474      06
 475 000d 070809   		.ascii	"\007\010\011"
 476              		.global	SystemCoreClock
 477              		.section	.data.SystemCoreClock,"aw"
 478              		.align	2
 481              	SystemCoreClock:
 482 0000 0090D003 		.word	64000000
 483              		.text
 484              	.Letext0:
 485              		.file 2 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 486              		.file 3 "/opt/local/arm-none-eabi/include/math.h"
 487              		.file 4 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 488              		.file 5 "Drivers/CMSIS/Include/core_cm33.h"
 489              		.file 6 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/system_stm32h5xx.h"
 490              		.file 7 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h503xx.h"
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h5xx.c
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:22     .text.SystemInit:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:28     .text.SystemInit:00000000 SystemInit
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:155    .text.SystemInit:00000084 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:165    .text.SystemCoreClockUpdate:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:171    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:191    .text.SystemCoreClockUpdate:00000012 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:448    .text.SystemCoreClockUpdate:0000017c $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:481    .data.SystemCoreClock:00000000 SystemCoreClock
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:473    .rodata.AHBPrescTable:00000000 AHBPrescTable
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:466    .rodata.APBPrescTable:00000000 APBPrescTable
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:463    .rodata.APBPrescTable:00000000 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:470    .rodata.AHBPrescTable:00000000 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:478    .data.SystemCoreClock:00000000 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:216    .text.SystemCoreClockUpdate:0000002b $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//cc6nl8S8.s:216    .text.SystemCoreClockUpdate:0000002c $t

NO UNDEFINED SYMBOLS
