<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="processor" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f1 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f2 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f3 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f4 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f5 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f6 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f7 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/f1 - fulladder_8bit/f8 - fullAdder</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/fulladder_8bit - fulladder_8bit</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/fulladder_8bit - fulladder_8bit/fulladder - fulladder</ClosedNode>
         <ClosedNode>/fullAdder C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder.v</ClosedNode>
         <ClosedNode>/fulladder C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v/f2 - fullAdder</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v/f3 - fullAdder</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v/f4 - fullAdder</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v/f5 - fullAdder</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v/f6 - fullAdder</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v/f7 - fullAdder</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v/f8 - fullAdder</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>h1 - halfAdder (C:/Users/dermeisterbun/Documents/FPGA/Verilog/8bit-Processor/halfAdder.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000124000000020000000000000000000000000200000064ffffffff000000810000000300000002000001240000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>h1 - halfAdder (C:/Users/dermeisterbun/Documents/FPGA/Verilog/8bit-Processor/halfAdder.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000130000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000000640000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>ALU.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Behavioral Simulation</CurrentView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v</ClosedNode>
         <ClosedNode>/ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|ALU.v/fulladder_8bit - fulladder_8bit/fulladder - fulladder</ClosedNode>
         <ClosedNode>/fullAdder C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder.v</ClosedNode>
         <ClosedNode>/fullAsdder C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder.v</ClosedNode>
         <ClosedNode>/fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|fullAdder8bit.v</ClosedNode>
         <ClosedNode>/test_ALU C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|test_ALU.v/uut - ALU/f1 - fulladder_8bit</ClosedNode>
         <ClosedNode>/test_fullAdder C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|test_fullAdder.v</ClosedNode>
         <ClosedNode>/test_fullAdder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|test_fullAdder_8bit.v</ClosedNode>
         <ClosedNode>/test_fulladder_8bit C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|test_fulladder_8bit.v</ClosedNode>
         <ClosedNode>/test_halfAdder C:|Users|dermeisterbun|Documents|FPGA|Verilog|processor|test_halfAdder.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Unassigned User Library Modules</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000128000000020000000000000000000000000200000064ffffffff000000810000000300000002000001280000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Unassigned User Library Modules</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000f8000000010000000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
</Project>
