\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{A\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__f32}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q15}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q31}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q7}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cas__df1__32x64__ins__q31}{arm\+\_\+biquad\+\_\+cas\+\_\+df1\+\_\+32x64\+\_\+ins\+\_\+q31}} \\*Instance structure for the high precision Q31 Biquad cascade filter }{\pageref{structarm__biquad__cas__df1__32x64__ins__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f64}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__stereo__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+stereo\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__stereo__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__f32}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+f32}} \\*Instance structure for the floating-\/point Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q15}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q15}} \\*Instance structure for the Q15 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q31}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q31}} \\*Instance structure for the Q31 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__f32}{arm\+\_\+cfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q15}{arm\+\_\+cfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the fixed-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q31}{arm\+\_\+cfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the fixed-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__f32}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q15}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q31}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q31}} \\*Instance structure for the Radix-\/2 Q31 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__f32}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q15}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q31}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__f32}{arm\+\_\+dct4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q15}{arm\+\_\+dct4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q31}{arm\+\_\+dct4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__f32}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point F\+IR decimator }{\pageref{structarm__fir__decimate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q15}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR decimator }{\pageref{structarm__fir__decimate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q31}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR decimator }{\pageref{structarm__fir__decimate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__f32}{arm\+\_\+fir\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point F\+IR filter }{\pageref{structarm__fir__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q15}{arm\+\_\+fir\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR filter }{\pageref{structarm__fir__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q31}{arm\+\_\+fir\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR filter }{\pageref{structarm__fir__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q7}{arm\+\_\+fir\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 F\+IR filter }{\pageref{structarm__fir__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__f32}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q15}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q31}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__f32}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q15}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q31}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__f32}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q15}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q31}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q7}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__f32}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q15}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q31}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__linear__interp__instance__f32}{arm\+\_\+linear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point Linear Interpolate function }{\pageref{structarm__linear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__f32}{arm\+\_\+lms\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point L\+MS filter }{\pageref{structarm__lms__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q15}{arm\+\_\+lms\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 L\+MS filter }{\pageref{structarm__lms__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q31}{arm\+\_\+lms\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 L\+MS filter }{\pageref{structarm__lms__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__f32}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q15}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q31}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f32}{arm\+\_\+matrix\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f64}{arm\+\_\+matrix\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q15}{arm\+\_\+matrix\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 matrix structure }{\pageref{structarm__matrix__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q31}{arm\+\_\+matrix\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 matrix structure }{\pageref{structarm__matrix__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__f32}{arm\+\_\+pid\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point P\+ID Control }{\pageref{structarm__pid__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q15}{arm\+\_\+pid\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 P\+ID Control }{\pageref{structarm__pid__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q31}{arm\+\_\+pid\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 P\+ID Control }{\pageref{structarm__pid__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__fast__instance__f32}{arm\+\_\+rfft\+\_\+fast\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__fast__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__f32}{arm\+\_\+rfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q15}{arm\+\_\+rfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q31}{arm\+\_\+rfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network F\+I\+F\+O\+Mail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{C\+O\+M\+P\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_c_o_m_p___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_o_m_p___type_def}{C\+O\+M\+P\+\_\+\+Type\+Def}} \\*Comparator }{\pageref{struct_c_o_m_p___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type}} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}} \\*C\+RC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}} \\*Debug M\+CU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*D\+F\+S\+DM channel configuration registers }{\pageref{struct_d_f_s_d_m___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{D\+F\+S\+D\+M\+\_\+\+Filter\+\_\+\+Type\+Def}} \\*D\+F\+S\+DM module registers }{\pageref{struct_d_f_s_d_m___filter___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___channel___type_def}{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*D\+MA Controller }{\pageref{struct_d_m_a___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___request___type_def}{D\+M\+A\+\_\+\+Request\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___request___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{D\+W\+T\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{F\+I\+R\+E\+W\+A\+L\+L\+\_\+\+Type\+Def}} \\*Firewall }{\pageref{struct_f_i_r_e_w_a_l_l___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}} \\*F\+L\+A\+SH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Memory Controller }{\pageref{struct_f_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank1E }{\pageref{struct_f_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank3 }{\pageref{struct_f_m_c___bank3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_o_pin_cfg_table__st}{I\+O\+Pin\+Cfg\+Table\+\_\+st}} }{\pageref{struct_i_o_pin_cfg_table__st}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{I\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{I\+T\+M\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}} \\*Independent W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_c_d___type_def}{L\+C\+D\+\_\+\+Type\+Def}} \\*L\+CD }{\pageref{struct_l_c_d___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{L\+P\+T\+I\+M\+\_\+\+Type\+Def}} \\*L\+P\+T\+I\+M\+ER }{\pageref{struct_l_p_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{N\+V\+I\+C\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{O\+P\+A\+M\+P\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_o_p_a_m_p___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{O\+P\+A\+M\+P\+\_\+\+Type\+Def}} \\*Operational Amplifier (O\+P\+A\+MP) }{\pageref{struct_o_p_a_m_p___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}} \\*Q\+U\+AD Serial Peripheral Interface }{\pageref{struct_q_u_a_d_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}} \\*R\+NG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___block___type_def}{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}} }{\pageref{struct_s_a_i___block___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___type_def}{S\+A\+I\+\_\+\+Type\+Def}} \\*Serial Audio Interface }{\pageref{struct_s_a_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{S\+Cn\+S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} \\*Secure digital input/output Interface }{\pageref{struct_s_d_m_m_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{S\+W\+P\+M\+I\+\_\+\+Type\+Def}} \\*Single Wire Protocol Master Interface S\+P\+W\+MI }{\pageref{struct_s_w_p_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} \\*T\+IM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{T\+P\+I\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_s_c___type_def}{T\+S\+C\+\_\+\+Type\+Def}} \\*Touch Sensing Controller (T\+SC) }{\pageref{struct_t_s_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{V\+R\+E\+F\+B\+U\+F\+\_\+\+Type\+Def}} \\*V\+R\+E\+F\+B\+UF }{\pageref{struct_v_r_e_f_b_u_f___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}} \\*Window W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
