<profile>

<section name = "Vitis HLS Report for 'mul_1_2_8_9_128_s'" level="0">
<item name = "Date">Thu Apr 28 15:57:44 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">prueba_booth</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.248 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2368, 4672, 7.885 us, 15.558 us, 2368, 4672, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_last_swap_8_s_fu_288">last_swap_8_s, 1, 1, 3.330 ns, 3.330 ns, 1, 1, yes</column>
<column name="swap_2_first_swap_8_s_fu_295">first_swap_8_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- num_its1_loop">2367, 4671, 263 ~ 519, -, -, 9, no</column>
<column name=" + mult_loop">260, 516, 9, 4, 1, 64 ~ 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 241, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 2, 51, -</column>
<column name="Memory">0, -, 24, 26, -</column>
<column name="Multiplexer">-, -, -, 364, -</column>
<column name="Register">-, -, 432, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="swap_2_first_swap_8_s_fu_295">first_swap_8_s, 0, 0, 0, 27, 0</column>
<column name="grp_last_swap_8_s_fu_288">last_swap_8_s, 0, 0, 2, 24, 0</column>
<column name="mul_8ns_8ns_16_1_1_U22">mul_8ns_8ns_16_1_1, 0, 1, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="xs_V_U">mul_1_2_8_9_128_s_xs_V, 0, 8, 9, 0, 2, 8, 1, 16</column>
<column name="ys_V_U">mul_1_2_8_9_128_s_ys_V, 0, 16, 17, 0, 2, 16, 1, 32</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="free_slots_3_fu_405_p2">+, 0, 0, 39, 32, 1</column>
<column name="num_reads_2_fu_342_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_1_fu_302_p2">+, 0, 0, 12, 4, 1</column>
<column name="and_ln247_fu_418_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_215">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_388">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_583">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_595">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln176_fu_308_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln216_fu_318_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln225_fu_348_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln233_fu_399_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln241_fu_412_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln247_fu_365_p2">icmp, 0, 0, 20, 32, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_385">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op88_call_state10">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op89_call_state11">or, 0, 0, 2, 1, 1</column>
<column name="or_ln233_fu_375_p2">or, 0, 0, 8, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln213_fu_423_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln225_fu_354_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_cmp51167_phi_fu_268_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_free_slots_phi_fu_184_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_num_reads_phi_fu_208_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_phi_ln213_phi_fu_196_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_swap_phi_fu_220_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_free_slots_1_reg_228">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_num_reads_1_reg_241">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter0_swap_1_reg_253">9, 2, 32, 64</column>
<column name="free_slots_2165_reg_276">14, 3, 32, 96</column>
<column name="free_slots_reg_180">9, 2, 32, 64</column>
<column name="in_w_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_x_V_V_blk_n">9, 2, 1, 2</column>
<column name="num_reads_reg_204">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_reg_169">9, 2, 4, 8</column>
<column name="phi_ln213_reg_192">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="swap_reg_216">9, 2, 32, 64</column>
<column name="xs_V_address0">14, 3, 1, 3</column>
<column name="xs_V_address1">14, 3, 1, 3</column>
<column name="xs_V_ce0">14, 3, 1, 3</column>
<column name="xs_V_ce1">14, 3, 1, 3</column>
<column name="xs_V_we0">9, 2, 1, 2</column>
<column name="xs_V_we1">9, 2, 1, 2</column>
<column name="ys_V_address0">20, 4, 1, 4</column>
<column name="ys_V_ce0">14, 3, 1, 3</column>
<column name="ys_V_ce1">9, 2, 1, 2</column>
<column name="ys_V_d0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_free_slots_1_reg_228">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_num_reads_1_reg_241">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter0_swap_1_reg_253">32, 0, 32, 0</column>
<column name="free_slots_1_reg_228">32, 0, 32, 0</column>
<column name="free_slots_2165_reg_276">32, 0, 32, 0</column>
<column name="free_slots_reg_180">32, 0, 32, 0</column>
<column name="grp_last_swap_8_s_fu_288_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln216_reg_483">1, 0, 1, 0</column>
<column name="icmp_ln225_reg_507">1, 0, 1, 0</column>
<column name="icmp_ln233_reg_526">1, 0, 1, 0</column>
<column name="icmp_ln233_reg_526_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln241_reg_530">1, 0, 1, 0</column>
<column name="icmp_ln241_reg_530_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln247_reg_516">1, 0, 1, 0</column>
<column name="num_reads_1_reg_241">32, 0, 32, 0</column>
<column name="num_reads_reg_204">32, 0, 32, 0</column>
<column name="op1_V_1_reg_521">8, 0, 8, 0</column>
<column name="p_1_reg_469">4, 0, 4, 0</column>
<column name="p_reg_169">4, 0, 4, 0</column>
<column name="phi_ln213_reg_192">1, 0, 1, 0</column>
<column name="phi_ln213_reg_192_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ret_reg_539">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="swap_1_reg_253">32, 0, 32, 0</column>
<column name="swap_1_reg_253_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="swap_2_first_swap_8_s_fu_295_ap_start_reg">1, 0, 1, 0</column>
<column name="swap_reg_216">32, 0, 32, 0</column>
<column name="x_V_0_reg_487">8, 0, 8, 0</column>
<column name="x_V_1_reg_492">8, 0, 8, 0</column>
<column name="xor_ln213_reg_534">1, 0, 1, 0</column>
<column name="zext_ln213_reg_478">8, 0, 16, 8</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, mul&lt;1, 2, 8, 9, 128&gt;, return value</column>
<column name="in_w_V_V_dout">in, 8, ap_fifo, in_w_V_V, pointer</column>
<column name="in_w_V_V_empty_n">in, 1, ap_fifo, in_w_V_V, pointer</column>
<column name="in_w_V_V_read">out, 1, ap_fifo, in_w_V_V, pointer</column>
<column name="in_x_V_V_dout">in, 16, ap_fifo, in_x_V_V, pointer</column>
<column name="in_x_V_V_empty_n">in, 1, ap_fifo, in_x_V_V, pointer</column>
<column name="in_x_V_V_read">out, 1, ap_fifo, in_x_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
