# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PearsonHashing128.srcs/sources_1/new/PearsonHashing128.vhd" \
"../../../../PearsonHashing128.srcs/sim_1/new/PearsonHashing128_tb.vhd" \

# Do not sort compile order
nosort
