
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401538 <.init>:
  401538:	stp	x29, x30, [sp, #-16]!
  40153c:	mov	x29, sp
  401540:	bl	402430 <__fxstatat@plt+0xb00>
  401544:	ldp	x29, x30, [sp], #16
  401548:	ret

Disassembly of section .plt:

0000000000401550 <mbrtowc@plt-0x20>:
  401550:	stp	x16, x30, [sp, #-16]!
  401554:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401558:	ldr	x17, [x16, #4088]
  40155c:	add	x16, x16, #0xff8
  401560:	br	x17
  401564:	nop
  401568:	nop
  40156c:	nop

0000000000401570 <mbrtowc@plt>:
  401570:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401574:	ldr	x17, [x16]
  401578:	add	x16, x16, #0x0
  40157c:	br	x17

0000000000401580 <memcpy@plt>:
  401580:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401584:	ldr	x17, [x16, #8]
  401588:	add	x16, x16, #0x8
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401594:	ldr	x17, [x16, #16]
  401598:	add	x16, x16, #0x10
  40159c:	br	x17

00000000004015a0 <_exit@plt>:
  4015a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015a4:	ldr	x17, [x16, #24]
  4015a8:	add	x16, x16, #0x18
  4015ac:	br	x17

00000000004015b0 <strlen@plt>:
  4015b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015b4:	ldr	x17, [x16, #32]
  4015b8:	add	x16, x16, #0x20
  4015bc:	br	x17

00000000004015c0 <fputs@plt>:
  4015c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015c4:	ldr	x17, [x16, #40]
  4015c8:	add	x16, x16, #0x28
  4015cc:	br	x17

00000000004015d0 <exit@plt>:
  4015d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015d4:	ldr	x17, [x16, #48]
  4015d8:	add	x16, x16, #0x30
  4015dc:	br	x17

00000000004015e0 <error@plt>:
  4015e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015e4:	ldr	x17, [x16, #56]
  4015e8:	add	x16, x16, #0x38
  4015ec:	br	x17

00000000004015f0 <fchdir@plt>:
  4015f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015f4:	ldr	x17, [x16, #64]
  4015f8:	add	x16, x16, #0x40
  4015fc:	br	x17

0000000000401600 <ferror_unlocked@plt>:
  401600:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401604:	ldr	x17, [x16, #72]
  401608:	add	x16, x16, #0x48
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401614:	ldr	x17, [x16, #80]
  401618:	add	x16, x16, #0x50
  40161c:	br	x17

0000000000401620 <qsort@plt>:
  401620:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401624:	ldr	x17, [x16, #88]
  401628:	add	x16, x16, #0x58
  40162c:	br	x17

0000000000401630 <lseek@plt>:
  401630:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401634:	ldr	x17, [x16, #96]
  401638:	add	x16, x16, #0x60
  40163c:	br	x17

0000000000401640 <__fpending@plt>:
  401640:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401644:	ldr	x17, [x16, #104]
  401648:	add	x16, x16, #0x68
  40164c:	br	x17

0000000000401650 <fileno@plt>:
  401650:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401654:	ldr	x17, [x16, #112]
  401658:	add	x16, x16, #0x70
  40165c:	br	x17

0000000000401660 <fclose@plt>:
  401660:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401664:	ldr	x17, [x16, #120]
  401668:	add	x16, x16, #0x78
  40166c:	br	x17

0000000000401670 <nl_langinfo@plt>:
  401670:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401674:	ldr	x17, [x16, #128]
  401678:	add	x16, x16, #0x80
  40167c:	br	x17

0000000000401680 <malloc@plt>:
  401680:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401684:	ldr	x17, [x16, #136]
  401688:	add	x16, x16, #0x88
  40168c:	br	x17

0000000000401690 <open@plt>:
  401690:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401694:	ldr	x17, [x16, #144]
  401698:	add	x16, x16, #0x90
  40169c:	br	x17

00000000004016a0 <strncmp@plt>:
  4016a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016a4:	ldr	x17, [x16, #152]
  4016a8:	add	x16, x16, #0x98
  4016ac:	br	x17

00000000004016b0 <bindtextdomain@plt>:
  4016b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016b4:	ldr	x17, [x16, #160]
  4016b8:	add	x16, x16, #0xa0
  4016bc:	br	x17

00000000004016c0 <__libc_start_main@plt>:
  4016c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016c4:	ldr	x17, [x16, #168]
  4016c8:	add	x16, x16, #0xa8
  4016cc:	br	x17

00000000004016d0 <__printf_chk@plt>:
  4016d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016d4:	ldr	x17, [x16, #176]
  4016d8:	add	x16, x16, #0xb0
  4016dc:	br	x17

00000000004016e0 <fstatfs@plt>:
  4016e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016e4:	ldr	x17, [x16, #184]
  4016e8:	add	x16, x16, #0xb8
  4016ec:	br	x17

00000000004016f0 <memset@plt>:
  4016f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016f4:	ldr	x17, [x16, #192]
  4016f8:	add	x16, x16, #0xc0
  4016fc:	br	x17

0000000000401700 <calloc@plt>:
  401700:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401704:	ldr	x17, [x16, #200]
  401708:	add	x16, x16, #0xc8
  40170c:	br	x17

0000000000401710 <readdir@plt>:
  401710:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401714:	ldr	x17, [x16, #208]
  401718:	add	x16, x16, #0xd0
  40171c:	br	x17

0000000000401720 <realloc@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401724:	ldr	x17, [x16, #216]
  401728:	add	x16, x16, #0xd8
  40172c:	br	x17

0000000000401730 <closedir@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401734:	ldr	x17, [x16, #224]
  401738:	add	x16, x16, #0xe0
  40173c:	br	x17

0000000000401740 <close@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401744:	ldr	x17, [x16, #232]
  401748:	add	x16, x16, #0xe8
  40174c:	br	x17

0000000000401750 <strrchr@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401754:	ldr	x17, [x16, #240]
  401758:	add	x16, x16, #0xf0
  40175c:	br	x17

0000000000401760 <__gmon_start__@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401764:	ldr	x17, [x16, #248]
  401768:	add	x16, x16, #0xf8
  40176c:	br	x17

0000000000401770 <fdopendir@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401774:	ldr	x17, [x16, #256]
  401778:	add	x16, x16, #0x100
  40177c:	br	x17

0000000000401780 <abort@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401784:	ldr	x17, [x16, #264]
  401788:	add	x16, x16, #0x108
  40178c:	br	x17

0000000000401790 <mbsinit@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401794:	ldr	x17, [x16, #272]
  401798:	add	x16, x16, #0x110
  40179c:	br	x17

00000000004017a0 <memcmp@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017a4:	ldr	x17, [x16, #280]
  4017a8:	add	x16, x16, #0x118
  4017ac:	br	x17

00000000004017b0 <textdomain@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017b4:	ldr	x17, [x16, #288]
  4017b8:	add	x16, x16, #0x120
  4017bc:	br	x17

00000000004017c0 <getopt_long@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017c4:	ldr	x17, [x16, #296]
  4017c8:	add	x16, x16, #0x128
  4017cc:	br	x17

00000000004017d0 <__fprintf_chk@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017d4:	ldr	x17, [x16, #304]
  4017d8:	add	x16, x16, #0x130
  4017dc:	br	x17

00000000004017e0 <strcmp@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017e4:	ldr	x17, [x16, #312]
  4017e8:	add	x16, x16, #0x138
  4017ec:	br	x17

00000000004017f0 <__ctype_b_loc@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017f4:	ldr	x17, [x16, #320]
  4017f8:	add	x16, x16, #0x140
  4017fc:	br	x17

0000000000401800 <fseeko@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401804:	ldr	x17, [x16, #328]
  401808:	add	x16, x16, #0x148
  40180c:	br	x17

0000000000401810 <free@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401814:	ldr	x17, [x16, #336]
  401818:	add	x16, x16, #0x150
  40181c:	br	x17

0000000000401820 <__ctype_get_mb_cur_max@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401824:	ldr	x17, [x16, #344]
  401828:	add	x16, x16, #0x158
  40182c:	br	x17

0000000000401830 <fcntl@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401834:	ldr	x17, [x16, #352]
  401838:	add	x16, x16, #0x160
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401844:	ldr	x17, [x16, #360]
  401848:	add	x16, x16, #0x168
  40184c:	br	x17

0000000000401850 <dirfd@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401854:	ldr	x17, [x16, #368]
  401858:	add	x16, x16, #0x170
  40185c:	br	x17

0000000000401860 <__lxstat@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401864:	ldr	x17, [x16, #376]
  401868:	add	x16, x16, #0x178
  40186c:	br	x17

0000000000401870 <__fxstat@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401874:	ldr	x17, [x16, #384]
  401878:	add	x16, x16, #0x180
  40187c:	br	x17

0000000000401880 <dcgettext@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401884:	ldr	x17, [x16, #392]
  401888:	add	x16, x16, #0x188
  40188c:	br	x17

0000000000401890 <fputs_unlocked@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401894:	ldr	x17, [x16, #400]
  401898:	add	x16, x16, #0x190
  40189c:	br	x17

00000000004018a0 <__freading@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018a4:	ldr	x17, [x16, #408]
  4018a8:	add	x16, x16, #0x198
  4018ac:	br	x17

00000000004018b0 <iswprint@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018b4:	ldr	x17, [x16, #416]
  4018b8:	add	x16, x16, #0x1a0
  4018bc:	br	x17

00000000004018c0 <umask@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018c4:	ldr	x17, [x16, #424]
  4018c8:	add	x16, x16, #0x1a8
  4018cc:	br	x17

00000000004018d0 <openat@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018d4:	ldr	x17, [x16, #432]
  4018d8:	add	x16, x16, #0x1b0
  4018dc:	br	x17

00000000004018e0 <__assert_fail@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018e4:	ldr	x17, [x16, #440]
  4018e8:	add	x16, x16, #0x1b8
  4018ec:	br	x17

00000000004018f0 <__errno_location@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018f4:	ldr	x17, [x16, #448]
  4018f8:	add	x16, x16, #0x1c0
  4018fc:	br	x17

0000000000401900 <__xstat@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401904:	ldr	x17, [x16, #456]
  401908:	add	x16, x16, #0x1c8
  40190c:	br	x17

0000000000401910 <fchmodat@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401914:	ldr	x17, [x16, #464]
  401918:	add	x16, x16, #0x1d0
  40191c:	br	x17

0000000000401920 <setlocale@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401924:	ldr	x17, [x16, #472]
  401928:	add	x16, x16, #0x1d8
  40192c:	br	x17

0000000000401930 <__fxstatat@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401934:	ldr	x17, [x16, #480]
  401938:	add	x16, x16, #0x1e0
  40193c:	br	x17

Disassembly of section .text:

0000000000401940 <.text>:
  401940:	stp	x29, x30, [sp, #-304]!
  401944:	mov	x29, sp
  401948:	stp	x21, x22, [sp, #32]
  40194c:	mov	w21, w0
  401950:	mov	x22, #0x0                   	// #0
  401954:	ldr	x0, [x1]
  401958:	stp	x19, x20, [sp, #16]
  40195c:	mov	x19, x1
  401960:	stp	x23, x24, [sp, #48]
  401964:	adrp	x20, 408000 <__fxstatat@plt+0x66d0>
  401968:	add	x20, x20, #0x2cb
  40196c:	stp	x25, x26, [sp, #64]
  401970:	adrp	x23, 408000 <__fxstatat@plt+0x66d0>
  401974:	add	x23, x23, #0x7e0
  401978:	stp	x27, x28, [sp, #80]
  40197c:	adrp	x27, 408000 <__fxstatat@plt+0x66d0>
  401980:	mov	x24, #0x0                   	// #0
  401984:	str	xzr, [sp, #152]
  401988:	bl	402e6c <__fxstatat@plt+0x153c>
  40198c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401990:	mov	w0, #0x6                   	// #6
  401994:	add	x1, x1, #0xb
  401998:	bl	401920 <setlocale@plt>
  40199c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4019a0:	add	x1, x1, #0x36e
  4019a4:	mov	x0, x20
  4019a8:	bl	4016b0 <bindtextdomain@plt>
  4019ac:	mov	x0, x20
  4019b0:	mov	x28, #0x0                   	// #0
  4019b4:	bl	4017b0 <textdomain@plt>
  4019b8:	adrp	x0, 402000 <__fxstatat@plt+0x6d0>
  4019bc:	add	x0, x0, #0x7b4
  4019c0:	bl	407e08 <__fxstatat@plt+0x64d8>
  4019c4:	str	wzr, [sp, #104]
  4019c8:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  4019cc:	add	x20, x0, #0x2a0
  4019d0:	strb	wzr, [x0, #672]
  4019d4:	add	x0, x23, #0x70
  4019d8:	str	x0, [sp, #96]
  4019dc:	add	x0, x27, #0x39d
  4019e0:	strb	wzr, [x20, #1]
  4019e4:	strb	wzr, [x20, #2]
  4019e8:	str	x0, [sp, #112]
  4019ec:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  4019f0:	add	x0, x0, #0x280
  4019f4:	str	x0, [sp, #120]
  4019f8:	ldr	x3, [sp, #96]
  4019fc:	mov	x1, x19
  401a00:	ldr	x2, [sp, #112]
  401a04:	mov	w0, w21
  401a08:	mov	x4, #0x0                   	// #0
  401a0c:	bl	4017c0 <getopt_long@plt>
  401a10:	cmn	w0, #0x1
  401a14:	b.ne	401a4c <__fxstatat@plt+0x11c>  // b.any
  401a18:	adrp	x23, 41b000 <__fxstatat@plt+0x196d0>
  401a1c:	cbz	x22, 401bf8 <__fxstatat@plt+0x2c8>
  401a20:	cbz	x28, 401c0c <__fxstatat@plt+0x2dc>
  401a24:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401a28:	add	x1, x1, #0x3e1
  401a2c:	mov	w2, #0x5                   	// #5
  401a30:	mov	x0, #0x0                   	// #0
  401a34:	bl	401880 <dcgettext@plt>
  401a38:	mov	w1, #0x0                   	// #0
  401a3c:	mov	x2, x0
  401a40:	mov	w0, #0x0                   	// #0
  401a44:	bl	4015e0 <error@plt>
  401a48:	b	401b3c <__fxstatat@plt+0x20c>
  401a4c:	cmp	w0, #0x78
  401a50:	b.gt	401b44 <__fxstatat@plt+0x214>
  401a54:	cmp	w0, #0x57
  401a58:	b.gt	401b08 <__fxstatat@plt+0x1d8>
  401a5c:	cmp	w0, #0x37
  401a60:	b.gt	401b2c <__fxstatat@plt+0x1fc>
  401a64:	cmp	w0, #0x2f
  401a68:	b.gt	401a8c <__fxstatat@plt+0x15c>
  401a6c:	cmn	w0, #0x3
  401a70:	b.eq	401bac <__fxstatat@plt+0x27c>  // b.none
  401a74:	b.lt	401b3c <__fxstatat@plt+0x20c>  // b.tstop
  401a78:	cmn	w0, #0x2
  401a7c:	b.eq	401ba4 <__fxstatat@plt+0x274>  // b.none
  401a80:	sub	w1, w0, #0x2b
  401a84:	cmp	w1, #0x1
  401a88:	b.hi	401b3c <__fxstatat@plt+0x20c>  // b.pmore
  401a8c:	ldr	x0, [sp, #120]
  401a90:	ldr	w0, [x0]
  401a94:	add	x0, x19, w0, sxtw #3
  401a98:	ldur	x27, [x0, #-8]
  401a9c:	mov	x0, x27
  401aa0:	bl	4015b0 <strlen@plt>
  401aa4:	cmp	x24, #0x0
  401aa8:	mov	x2, x0
  401aac:	cinc	x4, x24, ne  // ne = any
  401ab0:	add	x23, x0, x4
  401ab4:	ldr	x0, [sp, #152]
  401ab8:	cmp	x0, x23
  401abc:	b.hi	401ae0 <__fxstatat@plt+0x1b0>  // b.pmore
  401ac0:	add	x0, x23, #0x1
  401ac4:	add	x1, sp, #0x98
  401ac8:	stp	x2, x4, [sp, #128]
  401acc:	str	x0, [sp, #152]
  401ad0:	mov	x0, x28
  401ad4:	bl	404a14 <__fxstatat@plt+0x30e4>
  401ad8:	mov	x28, x0
  401adc:	ldp	x2, x4, [sp, #128]
  401ae0:	mov	w0, #0x2c                  	// #44
  401ae4:	strb	w0, [x28, x24]
  401ae8:	add	x2, x2, #0x1
  401aec:	mov	x1, x27
  401af0:	add	x0, x28, x4
  401af4:	bl	401580 <memcpy@plt>
  401af8:	mov	x24, x23
  401afc:	mov	w0, #0x1                   	// #1
  401b00:	strb	w0, [x20]
  401b04:	b	4019f8 <__fxstatat@plt+0xc8>
  401b08:	sub	w1, w0, #0x58
  401b0c:	cmp	w1, #0x20
  401b10:	b.hi	401b3c <__fxstatat@plt+0x20c>  // b.pmore
  401b14:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  401b18:	add	x0, x0, #0x7a0
  401b1c:	ldrb	w0, [x0, w1, uxtw]
  401b20:	adr	x1, 401b2c <__fxstatat@plt+0x1fc>
  401b24:	add	x0, x1, w0, sxtb #2
  401b28:	br	x0
  401b2c:	cmp	w0, #0x3d
  401b30:	b.eq	401a8c <__fxstatat@plt+0x15c>  // b.none
  401b34:	cmp	w0, #0x52
  401b38:	b.eq	401b70 <__fxstatat@plt+0x240>  // b.none
  401b3c:	mov	w0, #0x1                   	// #1
  401b40:	b	401ba8 <__fxstatat@plt+0x278>
  401b44:	cmp	w0, #0x101
  401b48:	b.eq	401bec <__fxstatat@plt+0x2bc>  // b.none
  401b4c:	cmp	w0, #0x102
  401b50:	b.eq	401b64 <__fxstatat@plt+0x234>  // b.none
  401b54:	cmp	w0, #0x100
  401b58:	b.ne	401b3c <__fxstatat@plt+0x20c>  // b.any
  401b5c:	str	wzr, [sp, #104]
  401b60:	b	4019f8 <__fxstatat@plt+0xc8>
  401b64:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401b68:	ldr	x22, [x0, #632]
  401b6c:	b	4019f8 <__fxstatat@plt+0xc8>
  401b70:	mov	w0, #0x1                   	// #1
  401b74:	strb	w0, [x20, #2]
  401b78:	b	4019f8 <__fxstatat@plt+0xc8>
  401b7c:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401b80:	mov	w1, #0x1                   	// #1
  401b84:	str	w1, [x0, #504]
  401b88:	b	4019f8 <__fxstatat@plt+0xc8>
  401b8c:	mov	w0, #0x1                   	// #1
  401b90:	strb	w0, [x20, #1]
  401b94:	b	4019f8 <__fxstatat@plt+0xc8>
  401b98:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401b9c:	str	wzr, [x0, #504]
  401ba0:	b	4019f8 <__fxstatat@plt+0xc8>
  401ba4:	mov	w0, #0x0                   	// #0
  401ba8:	bl	40250c <__fxstatat@plt+0xbdc>
  401bac:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401bb0:	adrp	x5, 408000 <__fxstatat@plt+0x66d0>
  401bb4:	adrp	x4, 408000 <__fxstatat@plt+0x66d0>
  401bb8:	add	x5, x5, #0x380
  401bbc:	ldr	x3, [x0, #512]
  401bc0:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401bc4:	add	x4, x4, #0x38d
  401bc8:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  401bcc:	ldr	x0, [x0, #648]
  401bd0:	add	x2, x2, #0x2c7
  401bd4:	adrp	x1, 407000 <__fxstatat@plt+0x56d0>
  401bd8:	add	x1, x1, #0xeef
  401bdc:	mov	x6, #0x0                   	// #0
  401be0:	bl	4047e8 <__fxstatat@plt+0x2eb8>
  401be4:	mov	w0, #0x0                   	// #0
  401be8:	bl	4015d0 <exit@plt>
  401bec:	mov	w0, #0x1                   	// #1
  401bf0:	str	w0, [sp, #104]
  401bf4:	b	4019f8 <__fxstatat@plt+0xc8>
  401bf8:	cbnz	x28, 401c0c <__fxstatat@plt+0x2dc>
  401bfc:	ldr	w0, [x23, #640]
  401c00:	add	w1, w0, #0x1
  401c04:	str	w1, [x23, #640]
  401c08:	ldr	x28, [x19, w0, sxtw #3]
  401c0c:	ldr	w0, [x23, #640]
  401c10:	cmp	w0, w21
  401c14:	b.lt	401c78 <__fxstatat@plt+0x348>  // b.tstop
  401c18:	mov	w2, #0x5                   	// #5
  401c1c:	cbz	x28, 401c34 <__fxstatat@plt+0x304>
  401c20:	mov	x22, #0xfffffffffffffff8    	// #-8
  401c24:	add	x0, x22, w0, sxtw #3
  401c28:	ldr	x0, [x19, x0]
  401c2c:	cmp	x0, x28
  401c30:	b.eq	401c40 <__fxstatat@plt+0x310>  // b.none
  401c34:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401c38:	add	x1, x1, #0x40d
  401c3c:	b	401a30 <__fxstatat@plt+0x100>
  401c40:	add	x21, x22, w21, sxtw #3
  401c44:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401c48:	mov	x0, #0x0                   	// #0
  401c4c:	add	x1, x1, #0x41d
  401c50:	bl	401880 <dcgettext@plt>
  401c54:	mov	x20, x0
  401c58:	ldr	x0, [x19, x21]
  401c5c:	bl	4043cc <__fxstatat@plt+0x2a9c>
  401c60:	mov	x3, x0
  401c64:	mov	x2, x20
  401c68:	mov	w1, #0x0                   	// #0
  401c6c:	mov	w0, #0x0                   	// #0
  401c70:	bl	4015e0 <error@plt>
  401c74:	b	401b3c <__fxstatat@plt+0x20c>
  401c78:	cbz	x22, 401ccc <__fxstatat@plt+0x39c>
  401c7c:	mov	x0, x22
  401c80:	bl	402d24 <__fxstatat@plt+0x13f4>
  401c84:	str	x0, [x20, #8]
  401c88:	cbnz	x0, 401d10 <__fxstatat@plt+0x3e0>
  401c8c:	bl	4018f0 <__errno_location@plt>
  401c90:	ldr	w20, [x0]
  401c94:	mov	w2, #0x5                   	// #5
  401c98:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401c9c:	mov	x0, #0x0                   	// #0
  401ca0:	add	x1, x1, #0x436
  401ca4:	bl	401880 <dcgettext@plt>
  401ca8:	mov	x19, x0
  401cac:	mov	x1, x22
  401cb0:	mov	w0, #0x4                   	// #4
  401cb4:	bl	4041f0 <__fxstatat@plt+0x28c0>
  401cb8:	mov	x2, x19
  401cbc:	mov	x3, x0
  401cc0:	mov	w1, w20
  401cc4:	mov	w0, #0x1                   	// #1
  401cc8:	bl	4015e0 <error@plt>
  401ccc:	mov	x0, x28
  401cd0:	bl	402a04 <__fxstatat@plt+0x10d4>
  401cd4:	str	x0, [x20, #8]
  401cd8:	cbnz	x0, 401d04 <__fxstatat@plt+0x3d4>
  401cdc:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401ce0:	add	x1, x1, #0x455
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	bl	401880 <dcgettext@plt>
  401cec:	mov	x19, x0
  401cf0:	mov	x0, x28
  401cf4:	bl	4043cc <__fxstatat@plt+0x2a9c>
  401cf8:	mov	x3, x0
  401cfc:	mov	x2, x19
  401d00:	b	401c68 <__fxstatat@plt+0x338>
  401d04:	mov	w0, #0x0                   	// #0
  401d08:	bl	4018c0 <umask@plt>
  401d0c:	str	w0, [x20, #16]
  401d10:	ldrb	w21, [x20, #2]
  401d14:	bl	4018f0 <__errno_location@plt>
  401d18:	str	x0, [sp, #96]
  401d1c:	cbz	w21, 401d60 <__fxstatat@plt+0x430>
  401d20:	ldr	w0, [sp, #104]
  401d24:	cbz	w0, 401d60 <__fxstatat@plt+0x430>
  401d28:	add	x0, x20, #0x18
  401d2c:	bl	4043d8 <__fxstatat@plt+0x2aa8>
  401d30:	str	x0, [x20, #40]
  401d34:	cbnz	x0, 401d64 <__fxstatat@plt+0x434>
  401d38:	ldr	x1, [sp, #96]
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	ldr	w20, [x1]
  401d44:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401d48:	add	x1, x1, #0x436
  401d4c:	bl	401880 <dcgettext@plt>
  401d50:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401d54:	mov	x19, x0
  401d58:	add	x1, x1, #0xa0d
  401d5c:	b	401cb0 <__fxstatat@plt+0x380>
  401d60:	str	xzr, [x20, #40]
  401d64:	ldrsw	x0, [x23, #640]
  401d68:	mov	x2, #0x0                   	// #0
  401d6c:	mov	w1, #0x411                 	// #1041
  401d70:	mov	w24, #0x1                   	// #1
  401d74:	add	x0, x19, x0, lsl #3
  401d78:	bl	404b14 <__fxstatat@plt+0x31e4>
  401d7c:	mov	x23, x0
  401d80:	add	x0, sp, #0xb1
  401d84:	str	x0, [sp, #112]
  401d88:	add	x0, sp, #0xa1
  401d8c:	str	x0, [sp, #104]
  401d90:	mov	x0, x23
  401d94:	bl	406170 <__fxstatat@plt+0x4840>
  401d98:	mov	x21, x0
  401d9c:	cbnz	x0, 401e30 <__fxstatat@plt+0x500>
  401da0:	ldr	x1, [sp, #96]
  401da4:	ldr	w19, [x1]
  401da8:	cbz	w19, 401dd4 <__fxstatat@plt+0x4a4>
  401dac:	ldrb	w24, [x20, #1]
  401db0:	cbnz	w24, 4023d8 <__fxstatat@plt+0xaa8>
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401dbc:	add	x1, x1, #0x466
  401dc0:	bl	401880 <dcgettext@plt>
  401dc4:	mov	w1, w19
  401dc8:	mov	x2, x0
  401dcc:	mov	w0, #0x0                   	// #0
  401dd0:	bl	4015e0 <error@plt>
  401dd4:	mov	x0, x23
  401dd8:	bl	40607c <__fxstatat@plt+0x474c>
  401ddc:	cbz	w0, 401e10 <__fxstatat@plt+0x4e0>
  401de0:	ldr	x0, [sp, #96]
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401dec:	add	x1, x1, #0x73b
  401df0:	mov	w24, #0x0                   	// #0
  401df4:	ldr	w19, [x0]
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	bl	401880 <dcgettext@plt>
  401e00:	mov	x2, x0
  401e04:	mov	w1, w19
  401e08:	mov	w0, #0x0                   	// #0
  401e0c:	bl	4015e0 <error@plt>
  401e10:	eor	w0, w24, #0x1
  401e14:	ldp	x19, x20, [sp, #16]
  401e18:	ldp	x21, x22, [sp, #32]
  401e1c:	ldp	x23, x24, [sp, #48]
  401e20:	ldp	x25, x26, [sp, #64]
  401e24:	ldp	x27, x28, [sp, #80]
  401e28:	ldp	x29, x30, [sp], #304
  401e2c:	ret
  401e30:	ldrh	w0, [x0, #108]
  401e34:	ldp	x28, x22, [x21, #48]
  401e38:	sub	w0, w0, #0x2
  401e3c:	cmp	w0, #0xb
  401e40:	b.hi	402178 <__fxstatat@plt+0x848>  // b.pmore
  401e44:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401e48:	add	x1, x1, #0x7c4
  401e4c:	ldrh	w0, [x1, w0, uxtw #1]
  401e50:	adr	x1, 401e5c <__fxstatat@plt+0x52c>
  401e54:	add	x0, x1, w0, sxth #2
  401e58:	br	x0
  401e5c:	ldr	x0, [x21, #88]
  401e60:	cbnz	x0, 401e88 <__fxstatat@plt+0x558>
  401e64:	ldr	x0, [x21, #32]
  401e68:	cbnz	x0, 401e88 <__fxstatat@plt+0x558>
  401e6c:	mov	x19, #0x1                   	// #1
  401e70:	mov	w2, w19
  401e74:	str	x19, [x21, #32]
  401e78:	mov	x1, x21
  401e7c:	mov	x0, x23
  401e80:	bl	406730 <__fxstatat@plt+0x4e00>
  401e84:	b	402170 <__fxstatat@plt+0x840>
  401e88:	ldrb	w19, [x20, #1]
  401e8c:	cbnz	w19, 402300 <__fxstatat@plt+0x9d0>
  401e90:	ldr	w27, [x21, #64]
  401e94:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401e98:	add	x1, x1, #0x476
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	bl	401880 <dcgettext@plt>
  401ea8:	mov	x2, x0
  401eac:	mov	x1, x22
  401eb0:	mov	w0, #0x4                   	// #4
  401eb4:	str	x2, [sp, #120]
  401eb8:	bl	4041f0 <__fxstatat@plt+0x28c0>
  401ebc:	mov	x3, x0
  401ec0:	ldr	x2, [sp, #120]
  401ec4:	b	401ef0 <__fxstatat@plt+0x5c0>
  401ec8:	ldrb	w19, [x20, #1]
  401ecc:	cbnz	w19, 402300 <__fxstatat@plt+0x9d0>
  401ed0:	mov	x2, x22
  401ed4:	ldr	w27, [x21, #64]
  401ed8:	mov	w1, #0x3                   	// #3
  401edc:	mov	w0, #0x0                   	// #0
  401ee0:	bl	404298 <__fxstatat@plt+0x2968>
  401ee4:	mov	x3, x0
  401ee8:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  401eec:	add	x2, x2, #0x463
  401ef0:	mov	w1, w27
  401ef4:	b	401f4c <__fxstatat@plt+0x61c>
  401ef8:	ldrb	w19, [x20, #1]
  401efc:	cbnz	w19, 402300 <__fxstatat@plt+0x9d0>
  401f00:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401f04:	ldr	w27, [x21, #64]
  401f08:	add	x1, x1, #0x487
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	b	401ea0 <__fxstatat@plt+0x570>
  401f14:	ldrb	w19, [x20, #1]
  401f18:	cbnz	w19, 402300 <__fxstatat@plt+0x9d0>
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	add	x1, x1, #0x4a0
  401f2c:	bl	401880 <dcgettext@plt>
  401f30:	mov	x27, x0
  401f34:	mov	x1, x22
  401f38:	mov	w0, #0x4                   	// #4
  401f3c:	bl	4041f0 <__fxstatat@plt+0x28c0>
  401f40:	mov	x3, x0
  401f44:	mov	x2, x27
  401f48:	mov	w1, #0x0                   	// #0
  401f4c:	mov	w27, #0x0                   	// #0
  401f50:	mov	w0, #0x0                   	// #0
  401f54:	bl	4015e0 <error@plt>
  401f58:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401f5c:	ldr	w0, [x0, #504]
  401f60:	cmp	w0, #0x2
  401f64:	b.eq	40207c <__fxstatat@plt+0x74c>  // b.none
  401f68:	cbz	w27, 401fdc <__fxstatat@plt+0x6ac>
  401f6c:	tst	w25, #0xe00
  401f70:	b.eq	402328 <__fxstatat@plt+0x9f8>  // b.none
  401f74:	ldr	w0, [x23, #44]
  401f78:	add	x2, sp, #0xb0
  401f7c:	mov	x1, x28
  401f80:	mov	w3, #0x0                   	// #0
  401f84:	bl	407e48 <__fxstatat@plt+0x6518>
  401f88:	cbz	w0, 40230c <__fxstatat@plt+0x9dc>
  401f8c:	ldrb	w0, [x20, #1]
  401f90:	cbnz	w0, 401fdc <__fxstatat@plt+0x6ac>
  401f94:	ldr	x0, [sp, #96]
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401fa0:	add	x1, x1, #0x633
  401fa4:	ldr	w4, [x0]
  401fa8:	mov	x0, #0x0                   	// #0
  401fac:	str	w4, [sp, #120]
  401fb0:	bl	401880 <dcgettext@plt>
  401fb4:	mov	x28, x0
  401fb8:	mov	x1, x22
  401fbc:	mov	w0, #0x4                   	// #4
  401fc0:	bl	4041f0 <__fxstatat@plt+0x28c0>
  401fc4:	mov	x3, x0
  401fc8:	ldr	w4, [sp, #120]
  401fcc:	mov	x2, x28
  401fd0:	mov	w0, #0x0                   	// #0
  401fd4:	mov	w1, w4
  401fd8:	bl	4015e0 <error@plt>
  401fdc:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401fe0:	ldr	w0, [x0, #504]
  401fe4:	cbnz	w0, 40207c <__fxstatat@plt+0x74c>
  401fe8:	cbz	w19, 402374 <__fxstatat@plt+0xa44>
  401fec:	cbz	w27, 402330 <__fxstatat@plt+0xa00>
  401ff0:	mov	w2, #0x3                   	// #3
  401ff4:	add	x1, sp, #0xa0
  401ff8:	mov	w0, w25
  401ffc:	str	w2, [sp, #120]
  402000:	bl	402894 <__fxstatat@plt+0xf64>
  402004:	add	x1, sp, #0xb0
  402008:	mov	w0, w26
  40200c:	strb	wzr, [sp, #170]
  402010:	bl	402894 <__fxstatat@plt+0xf64>
  402014:	ldr	w2, [sp, #120]
  402018:	and	x28, x25, #0xfff
  40201c:	strb	wzr, [sp, #186]
  402020:	cmp	w2, #0x2
  402024:	b.eq	40237c <__fxstatat@plt+0xa4c>  // b.none
  402028:	cmp	w2, #0x3
  40202c:	mov	w2, #0x5                   	// #5
  402030:	b.eq	40238c <__fxstatat@plt+0xa5c>  // b.none
  402034:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402038:	add	x1, x1, #0x688
  40203c:	mov	x0, #0x0                   	// #0
  402040:	bl	401880 <dcgettext@plt>
  402044:	mov	x8, x0
  402048:	mov	x1, x22
  40204c:	mov	w0, #0x4                   	// #4
  402050:	str	x8, [sp, #120]
  402054:	bl	4041f0 <__fxstatat@plt+0x28c0>
  402058:	mov	x2, x0
  40205c:	ldr	x8, [sp, #120]
  402060:	add	x6, sp, #0xa1
  402064:	mov	x5, x28
  402068:	add	x4, sp, #0xb1
  40206c:	and	x3, x26, #0xfff
  402070:	mov	x1, x8
  402074:	mov	w0, #0x1                   	// #1
  402078:	bl	4016d0 <__printf_chk@plt>
  40207c:	cbz	w27, 402364 <__fxstatat@plt+0xa34>
  402080:	ldrb	w0, [x20]
  402084:	cbz	w0, 402364 <__fxstatat@plt+0xa34>
  402088:	and	w0, w26, #0xf000
  40208c:	mov	x4, #0x0                   	// #0
  402090:	ldr	x3, [x20, #8]
  402094:	cmp	w0, #0x4, lsl #12
  402098:	cset	w1, eq  // eq = none
  40209c:	mov	w0, w26
  4020a0:	mov	w2, #0x0                   	// #0
  4020a4:	bl	402d74 <__fxstatat@plt+0x1444>
  4020a8:	mov	w28, w0
  4020ac:	bics	wzr, w25, w0
  4020b0:	b.eq	402364 <__fxstatat@plt+0xa34>  // b.none
  4020b4:	add	x1, sp, #0xa0
  4020b8:	mov	w0, w25
  4020bc:	bl	402894 <__fxstatat@plt+0xf64>
  4020c0:	add	x1, sp, #0xb0
  4020c4:	mov	w0, w28
  4020c8:	bl	402894 <__fxstatat@plt+0xf64>
  4020cc:	strb	wzr, [sp, #170]
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4020d8:	mov	x0, #0x0                   	// #0
  4020dc:	add	x1, x1, #0x718
  4020e0:	strb	wzr, [sp, #186]
  4020e4:	bl	401880 <dcgettext@plt>
  4020e8:	mov	x2, x22
  4020ec:	mov	x19, x0
  4020f0:	mov	w1, #0x3                   	// #3
  4020f4:	mov	w0, #0x0                   	// #0
  4020f8:	bl	404298 <__fxstatat@plt+0x2968>
  4020fc:	mov	x3, x0
  402100:	ldp	x4, x5, [sp, #104]
  402104:	mov	x2, x19
  402108:	mov	w1, #0x0                   	// #0
  40210c:	mov	w0, #0x0                   	// #0
  402110:	mov	w19, #0x0                   	// #0
  402114:	bl	4015e0 <error@plt>
  402118:	b	402364 <__fxstatat@plt+0xa34>
  40211c:	mov	x1, x21
  402120:	mov	x0, x23
  402124:	bl	404b64 <__fxstatat@plt+0x3234>
  402128:	tst	w0, #0xff
  40212c:	b.eq	402178 <__fxstatat@plt+0x848>  // b.none
  402130:	mov	w2, #0x5                   	// #5
  402134:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402138:	mov	x0, #0x0                   	// #0
  40213c:	add	x1, x1, #0x4c6
  402140:	bl	401880 <dcgettext@plt>
  402144:	mov	x19, x0
  402148:	mov	x2, x22
  40214c:	mov	w1, #0x3                   	// #3
  402150:	mov	w0, #0x0                   	// #0
  402154:	bl	404298 <__fxstatat@plt+0x2968>
  402158:	mov	x2, x19
  40215c:	mov	x3, x0
  402160:	mov	w1, #0x0                   	// #0
  402164:	mov	w0, #0x0                   	// #0
  402168:	bl	4015e0 <error@plt>
  40216c:	mov	w19, #0x0                   	// #0
  402170:	and	w24, w24, w19
  402174:	b	401d90 <__fxstatat@plt+0x460>
  402178:	ldr	x0, [x20, #40]
  40217c:	add	x1, x21, #0x78
  402180:	cbz	x0, 402288 <__fxstatat@plt+0x958>
  402184:	ldr	x2, [x0]
  402188:	ldr	x3, [x1, #8]
  40218c:	cmp	x3, x2
  402190:	b.ne	402288 <__fxstatat@plt+0x958>  // b.any
  402194:	ldr	x0, [x0, #8]
  402198:	ldr	x2, [x21, #120]
  40219c:	cmp	x2, x0
  4021a0:	b.ne	402288 <__fxstatat@plt+0x958>  // b.any
  4021a4:	adrp	x19, 408000 <__fxstatat@plt+0x66d0>
  4021a8:	add	x19, x19, #0xa0d
  4021ac:	mov	x1, x19
  4021b0:	mov	x0, x22
  4021b4:	bl	4017e0 <strcmp@plt>
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	cbnz	w0, 402234 <__fxstatat@plt+0x904>
  4021c0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	add	x1, x1, #0x580
  4021cc:	bl	401880 <dcgettext@plt>
  4021d0:	mov	x1, x22
  4021d4:	mov	x19, x0
  4021d8:	mov	w0, #0x4                   	// #4
  4021dc:	bl	4041f0 <__fxstatat@plt+0x28c0>
  4021e0:	mov	x2, x19
  4021e4:	mov	x3, x0
  4021e8:	mov	w1, #0x0                   	// #0
  4021ec:	mov	w0, #0x0                   	// #0
  4021f0:	bl	4015e0 <error@plt>
  4021f4:	mov	w2, #0x5                   	// #5
  4021f8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4021fc:	mov	x0, #0x0                   	// #0
  402200:	add	x1, x1, #0x5e7
  402204:	bl	401880 <dcgettext@plt>
  402208:	mov	x2, x0
  40220c:	mov	w1, #0x0                   	// #0
  402210:	mov	w0, #0x0                   	// #0
  402214:	bl	4015e0 <error@plt>
  402218:	mov	x1, x21
  40221c:	mov	w2, #0x4                   	// #4
  402220:	mov	x0, x23
  402224:	bl	406730 <__fxstatat@plt+0x4e00>
  402228:	mov	x0, x23
  40222c:	bl	406170 <__fxstatat@plt+0x4840>
  402230:	b	40216c <__fxstatat@plt+0x83c>
  402234:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402238:	mov	x0, #0x0                   	// #0
  40223c:	add	x1, x1, #0x5ad
  402240:	bl	401880 <dcgettext@plt>
  402244:	mov	x2, x22
  402248:	mov	x28, x0
  40224c:	mov	w1, #0x4                   	// #4
  402250:	mov	w0, #0x0                   	// #0
  402254:	bl	404164 <__fxstatat@plt+0x2834>
  402258:	mov	x22, x0
  40225c:	mov	x2, x19
  402260:	mov	w1, #0x4                   	// #4
  402264:	mov	w0, #0x1                   	// #1
  402268:	bl	404164 <__fxstatat@plt+0x2834>
  40226c:	mov	x3, x22
  402270:	mov	x4, x0
  402274:	mov	x2, x28
  402278:	mov	w1, #0x0                   	// #0
  40227c:	mov	w0, #0x0                   	// #0
  402280:	bl	4015e0 <error@plt>
  402284:	b	4021f4 <__fxstatat@plt+0x8c4>
  402288:	ldr	w26, [x1, #16]
  40228c:	mov	x4, #0x0                   	// #0
  402290:	ldr	w2, [x20, #16]
  402294:	and	w19, w26, #0xf000
  402298:	mov	w0, w26
  40229c:	ldr	x3, [x20, #8]
  4022a0:	cmp	w19, #0x4, lsl #12
  4022a4:	cset	w1, eq  // eq = none
  4022a8:	bl	402d74 <__fxstatat@plt+0x1444>
  4022ac:	mov	w25, w0
  4022b0:	cmp	w19, #0xa, lsl #12
  4022b4:	b.eq	4022ec <__fxstatat@plt+0x9bc>  // b.none
  4022b8:	mov	w2, w0
  4022bc:	ldr	w0, [x23, #44]
  4022c0:	mov	x1, x28
  4022c4:	bl	402884 <__fxstatat@plt+0xf54>
  4022c8:	cbz	w0, 4022f8 <__fxstatat@plt+0x9c8>
  4022cc:	ldrb	w19, [x20, #1]
  4022d0:	cbnz	w19, 402300 <__fxstatat@plt+0x9d0>
  4022d4:	ldr	x0, [sp, #96]
  4022d8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	add	x1, x1, #0x618
  4022e4:	ldr	w27, [x0]
  4022e8:	b	401ea0 <__fxstatat@plt+0x570>
  4022ec:	mov	w27, #0x0                   	// #0
  4022f0:	mov	w19, #0x1                   	// #1
  4022f4:	b	401f58 <__fxstatat@plt+0x628>
  4022f8:	mov	w27, #0x1                   	// #1
  4022fc:	b	4022f0 <__fxstatat@plt+0x9c0>
  402300:	mov	w27, #0x0                   	// #0
  402304:	mov	w19, #0x0                   	// #0
  402308:	b	401f58 <__fxstatat@plt+0x628>
  40230c:	ldr	w0, [sp, #192]
  402310:	eor	w0, w26, w0
  402314:	tst	x0, #0xfff
  402318:	b.eq	401fdc <__fxstatat@plt+0x6ac>  // b.none
  40231c:	cbz	w19, 402374 <__fxstatat@plt+0xa44>
  402320:	mov	w2, #0x1                   	// #1
  402324:	b	401ff4 <__fxstatat@plt+0x6c4>
  402328:	mov	w0, w25
  40232c:	b	402310 <__fxstatat@plt+0x9e0>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	add	x1, x1, #0x650
  402340:	bl	401880 <dcgettext@plt>
  402344:	mov	x28, x0
  402348:	mov	x1, x22
  40234c:	mov	w0, #0x4                   	// #4
  402350:	bl	4041f0 <__fxstatat@plt+0x28c0>
  402354:	mov	x2, x0
  402358:	mov	x1, x28
  40235c:	mov	w0, #0x1                   	// #1
  402360:	bl	4016d0 <__printf_chk@plt>
  402364:	ldrb	w0, [x20, #2]
  402368:	cbnz	w0, 402170 <__fxstatat@plt+0x840>
  40236c:	mov	w2, #0x4                   	// #4
  402370:	b	401e78 <__fxstatat@plt+0x548>
  402374:	mov	w2, #0x2                   	// #2
  402378:	b	401ff4 <__fxstatat@plt+0x6c4>
  40237c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402380:	mov	w2, #0x5                   	// #5
  402384:	add	x1, x1, #0x6ba
  402388:	b	40203c <__fxstatat@plt+0x70c>
  40238c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402390:	mov	x0, #0x0                   	// #0
  402394:	add	x1, x1, #0x6f5
  402398:	bl	401880 <dcgettext@plt>
  40239c:	mov	x5, x0
  4023a0:	mov	x1, x22
  4023a4:	mov	w0, #0x4                   	// #4
  4023a8:	str	x5, [sp, #120]
  4023ac:	bl	4041f0 <__fxstatat@plt+0x28c0>
  4023b0:	mov	x2, x0
  4023b4:	ldr	x4, [sp, #104]
  4023b8:	mov	x3, x28
  4023bc:	ldr	x5, [sp, #120]
  4023c0:	mov	w0, #0x1                   	// #1
  4023c4:	mov	x1, x5
  4023c8:	bl	4016d0 <__printf_chk@plt>
  4023cc:	b	40207c <__fxstatat@plt+0x74c>
  4023d0:	mov	w19, #0x1                   	// #1
  4023d4:	b	402170 <__fxstatat@plt+0x840>
  4023d8:	mov	w24, #0x0                   	// #0
  4023dc:	b	401dd4 <__fxstatat@plt+0x4a4>
  4023e0:	mov	x29, #0x0                   	// #0
  4023e4:	mov	x30, #0x0                   	// #0
  4023e8:	mov	x5, x0
  4023ec:	ldr	x1, [sp]
  4023f0:	add	x2, sp, #0x8
  4023f4:	mov	x6, sp
  4023f8:	movz	x0, #0x0, lsl #48
  4023fc:	movk	x0, #0x0, lsl #32
  402400:	movk	x0, #0x40, lsl #16
  402404:	movk	x0, #0x1940
  402408:	movz	x3, #0x0, lsl #48
  40240c:	movk	x3, #0x0, lsl #32
  402410:	movk	x3, #0x40, lsl #16
  402414:	movk	x3, #0x7d80
  402418:	movz	x4, #0x0, lsl #48
  40241c:	movk	x4, #0x0, lsl #32
  402420:	movk	x4, #0x40, lsl #16
  402424:	movk	x4, #0x7e00
  402428:	bl	4016c0 <__libc_start_main@plt>
  40242c:	bl	401780 <abort@plt>
  402430:	adrp	x0, 41a000 <__fxstatat@plt+0x186d0>
  402434:	ldr	x0, [x0, #4064]
  402438:	cbz	x0, 402440 <__fxstatat@plt+0xb10>
  40243c:	b	401760 <__gmon_start__@plt>
  402440:	ret
  402444:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402448:	add	x1, x0, #0x268
  40244c:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402450:	add	x0, x0, #0x268
  402454:	cmp	x1, x0
  402458:	b.eq	402484 <__fxstatat@plt+0xb54>  // b.none
  40245c:	sub	sp, sp, #0x10
  402460:	adrp	x1, 407000 <__fxstatat@plt+0x56d0>
  402464:	ldr	x1, [x1, #3712]
  402468:	str	x1, [sp, #8]
  40246c:	cbz	x1, 40247c <__fxstatat@plt+0xb4c>
  402470:	mov	x16, x1
  402474:	add	sp, sp, #0x10
  402478:	br	x16
  40247c:	add	sp, sp, #0x10
  402480:	ret
  402484:	ret
  402488:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  40248c:	add	x1, x0, #0x268
  402490:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402494:	add	x0, x0, #0x268
  402498:	sub	x1, x1, x0
  40249c:	mov	x2, #0x2                   	// #2
  4024a0:	asr	x1, x1, #3
  4024a4:	sdiv	x1, x1, x2
  4024a8:	cbz	x1, 4024d4 <__fxstatat@plt+0xba4>
  4024ac:	sub	sp, sp, #0x10
  4024b0:	adrp	x2, 407000 <__fxstatat@plt+0x56d0>
  4024b4:	ldr	x2, [x2, #3720]
  4024b8:	str	x2, [sp, #8]
  4024bc:	cbz	x2, 4024cc <__fxstatat@plt+0xb9c>
  4024c0:	mov	x16, x2
  4024c4:	add	sp, sp, #0x10
  4024c8:	br	x16
  4024cc:	add	sp, sp, #0x10
  4024d0:	ret
  4024d4:	ret
  4024d8:	stp	x29, x30, [sp, #-32]!
  4024dc:	mov	x29, sp
  4024e0:	str	x19, [sp, #16]
  4024e4:	adrp	x19, 41b000 <__fxstatat@plt+0x196d0>
  4024e8:	ldrb	w0, [x19, #664]
  4024ec:	cbnz	w0, 4024fc <__fxstatat@plt+0xbcc>
  4024f0:	bl	402444 <__fxstatat@plt+0xb14>
  4024f4:	mov	w0, #0x1                   	// #1
  4024f8:	strb	w0, [x19, #664]
  4024fc:	ldr	x19, [sp, #16]
  402500:	ldp	x29, x30, [sp], #32
  402504:	ret
  402508:	b	402488 <__fxstatat@plt+0xb58>
  40250c:	stp	x29, x30, [sp, #-176]!
  402510:	mov	x29, sp
  402514:	stp	x19, x20, [sp, #16]
  402518:	adrp	x19, 41b000 <__fxstatat@plt+0x196d0>
  40251c:	stp	x21, x22, [sp, #32]
  402520:	mov	w22, w0
  402524:	str	x23, [sp, #48]
  402528:	cbz	w0, 402564 <__fxstatat@plt+0xc34>
  40252c:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402530:	mov	w2, #0x5                   	// #5
  402534:	adrp	x1, 407000 <__fxstatat@plt+0x56d0>
  402538:	add	x1, x1, #0xef5
  40253c:	ldr	x20, [x0, #624]
  402540:	mov	x0, #0x0                   	// #0
  402544:	bl	401880 <dcgettext@plt>
  402548:	mov	x2, x0
  40254c:	ldr	x3, [x19, #736]
  402550:	mov	x0, x20
  402554:	mov	w1, #0x1                   	// #1
  402558:	bl	4017d0 <__fprintf_chk@plt>
  40255c:	mov	w0, w22
  402560:	bl	4015d0 <exit@plt>
  402564:	mov	w2, #0x5                   	// #5
  402568:	adrp	x1, 407000 <__fxstatat@plt+0x56d0>
  40256c:	mov	x0, #0x0                   	// #0
  402570:	add	x1, x1, #0xf1c
  402574:	bl	401880 <dcgettext@plt>
  402578:	mov	x1, x0
  40257c:	ldr	x4, [x19, #736]
  402580:	mov	w0, #0x1                   	// #1
  402584:	adrp	x19, 41b000 <__fxstatat@plt+0x196d0>
  402588:	adrp	x21, 407000 <__fxstatat@plt+0x56d0>
  40258c:	mov	x3, x4
  402590:	mov	x2, x4
  402594:	bl	4016d0 <__printf_chk@plt>
  402598:	add	x20, sp, #0x40
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	adrp	x1, 407000 <__fxstatat@plt+0x56d0>
  4025a4:	mov	x0, #0x0                   	// #0
  4025a8:	add	x1, x1, #0xfa3
  4025ac:	bl	401880 <dcgettext@plt>
  4025b0:	add	x21, x21, #0xeef
  4025b4:	ldr	x1, [x19, #648]
  4025b8:	bl	401890 <fputs_unlocked@plt>
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4025c4:	mov	x0, #0x0                   	// #0
  4025c8:	add	x1, x1, #0xc
  4025cc:	bl	401880 <dcgettext@plt>
  4025d0:	ldr	x1, [x19, #648]
  4025d4:	bl	401890 <fputs_unlocked@plt>
  4025d8:	mov	w2, #0x5                   	// #5
  4025dc:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4025e0:	mov	x0, #0x0                   	// #0
  4025e4:	add	x1, x1, #0xd5
  4025e8:	bl	401880 <dcgettext@plt>
  4025ec:	ldr	x1, [x19, #648]
  4025f0:	bl	401890 <fputs_unlocked@plt>
  4025f4:	mov	w2, #0x5                   	// #5
  4025f8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4025fc:	mov	x0, #0x0                   	// #0
  402600:	add	x1, x1, #0x155
  402604:	bl	401880 <dcgettext@plt>
  402608:	ldr	x1, [x19, #648]
  40260c:	bl	401890 <fputs_unlocked@plt>
  402610:	mov	w2, #0x5                   	// #5
  402614:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402618:	mov	x0, #0x0                   	// #0
  40261c:	add	x1, x1, #0x197
  402620:	bl	401880 <dcgettext@plt>
  402624:	ldr	x1, [x19, #648]
  402628:	bl	401890 <fputs_unlocked@plt>
  40262c:	mov	w2, #0x5                   	// #5
  402630:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402634:	mov	x0, #0x0                   	// #0
  402638:	add	x1, x1, #0x1da
  40263c:	bl	401880 <dcgettext@plt>
  402640:	ldr	x1, [x19, #648]
  402644:	bl	401890 <fputs_unlocked@plt>
  402648:	mov	w2, #0x5                   	// #5
  40264c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402650:	mov	x0, #0x0                   	// #0
  402654:	add	x1, x1, #0x207
  402658:	bl	401880 <dcgettext@plt>
  40265c:	ldr	x1, [x19, #648]
  402660:	bl	401890 <fputs_unlocked@plt>
  402664:	mov	w2, #0x5                   	// #5
  402668:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40266c:	mov	x0, #0x0                   	// #0
  402670:	add	x1, x1, #0x23d
  402674:	bl	401880 <dcgettext@plt>
  402678:	ldr	x1, [x19, #648]
  40267c:	bl	401890 <fputs_unlocked@plt>
  402680:	add	x0, sp, #0x40
  402684:	mov	x2, #0x70                  	// #112
  402688:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40268c:	add	x1, x1, #0x7e0
  402690:	bl	401580 <memcpy@plt>
  402694:	ldr	x1, [x20]
  402698:	cbnz	x1, 402754 <__fxstatat@plt+0xe24>
  40269c:	ldr	x20, [x20, #8]
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4026a8:	mov	x0, #0x0                   	// #0
  4026ac:	cmp	x20, #0x0
  4026b0:	add	x1, x1, #0x288
  4026b4:	csel	x20, x20, x21, ne  // ne = any
  4026b8:	adrp	x23, 408000 <__fxstatat@plt+0x66d0>
  4026bc:	add	x23, x23, #0x29f
  4026c0:	bl	401880 <dcgettext@plt>
  4026c4:	mov	x1, x0
  4026c8:	mov	x3, x23
  4026cc:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  4026d0:	add	x2, x2, #0x2c7
  4026d4:	mov	w0, #0x1                   	// #1
  4026d8:	bl	4016d0 <__printf_chk@plt>
  4026dc:	mov	x1, #0x0                   	// #0
  4026e0:	mov	w0, #0x5                   	// #5
  4026e4:	bl	401920 <setlocale@plt>
  4026e8:	cbnz	x0, 402768 <__fxstatat@plt+0xe38>
  4026ec:	mov	w2, #0x5                   	// #5
  4026f0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	add	x1, x1, #0x320
  4026fc:	bl	401880 <dcgettext@plt>
  402700:	mov	x1, x0
  402704:	mov	x3, x21
  402708:	mov	x2, x23
  40270c:	mov	w0, #0x1                   	// #1
  402710:	bl	4016d0 <__printf_chk@plt>
  402714:	mov	w2, #0x5                   	// #5
  402718:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40271c:	mov	x0, #0x0                   	// #0
  402720:	add	x1, x1, #0x33b
  402724:	bl	401880 <dcgettext@plt>
  402728:	mov	x1, x0
  40272c:	cmp	x20, x21
  402730:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  402734:	adrp	x3, 407000 <__fxstatat@plt+0x56d0>
  402738:	add	x2, x2, #0xb
  40273c:	add	x3, x3, #0xeac
  402740:	mov	w0, #0x1                   	// #1
  402744:	csel	x3, x3, x2, eq  // eq = none
  402748:	mov	x2, x20
  40274c:	bl	4016d0 <__printf_chk@plt>
  402750:	b	40255c <__fxstatat@plt+0xc2c>
  402754:	mov	x0, x21
  402758:	bl	4017e0 <strcmp@plt>
  40275c:	cbz	w0, 40269c <__fxstatat@plt+0xd6c>
  402760:	add	x20, x20, #0x10
  402764:	b	402694 <__fxstatat@plt+0xd64>
  402768:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40276c:	mov	x2, #0x3                   	// #3
  402770:	add	x1, x1, #0x2d5
  402774:	bl	4016a0 <strncmp@plt>
  402778:	cbz	w0, 4026ec <__fxstatat@plt+0xdbc>
  40277c:	mov	w2, #0x5                   	// #5
  402780:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402784:	mov	x0, #0x0                   	// #0
  402788:	add	x1, x1, #0x2d9
  40278c:	bl	401880 <dcgettext@plt>
  402790:	ldr	x1, [x19, #648]
  402794:	bl	401890 <fputs_unlocked@plt>
  402798:	b	4026ec <__fxstatat@plt+0xdbc>
  40279c:	adrp	x1, 41b000 <__fxstatat@plt+0x196d0>
  4027a0:	str	x0, [x1, #720]
  4027a4:	ret
  4027a8:	adrp	x1, 41b000 <__fxstatat@plt+0x196d0>
  4027ac:	strb	w0, [x1, #728]
  4027b0:	ret
  4027b4:	stp	x29, x30, [sp, #-48]!
  4027b8:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  4027bc:	mov	x29, sp
  4027c0:	ldr	x0, [x0, #648]
  4027c4:	stp	x19, x20, [sp, #16]
  4027c8:	stp	x21, x22, [sp, #32]
  4027cc:	bl	406928 <__fxstatat@plt+0x4ff8>
  4027d0:	cbz	w0, 402864 <__fxstatat@plt+0xf34>
  4027d4:	adrp	x21, 41b000 <__fxstatat@plt+0x196d0>
  4027d8:	add	x0, x21, #0x2d0
  4027dc:	ldrb	w22, [x0, #8]
  4027e0:	bl	4018f0 <__errno_location@plt>
  4027e4:	mov	x19, x0
  4027e8:	cbz	w22, 4027f8 <__fxstatat@plt+0xec8>
  4027ec:	ldr	w0, [x0]
  4027f0:	cmp	w0, #0x20
  4027f4:	b.eq	402864 <__fxstatat@plt+0xf34>  // b.none
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402800:	mov	x0, #0x0                   	// #0
  402804:	add	x1, x1, #0x9b5
  402808:	bl	401880 <dcgettext@plt>
  40280c:	mov	x20, x0
  402810:	ldr	x0, [x21, #720]
  402814:	cbz	x0, 402848 <__fxstatat@plt+0xf18>
  402818:	ldr	w19, [x19]
  40281c:	bl	404288 <__fxstatat@plt+0x2958>
  402820:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  402824:	mov	x3, x0
  402828:	mov	x4, x20
  40282c:	add	x2, x2, #0x9c1
  402830:	mov	w1, w19
  402834:	mov	w0, #0x0                   	// #0
  402838:	bl	4015e0 <error@plt>
  40283c:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402840:	ldr	w0, [x0, #520]
  402844:	bl	4015a0 <_exit@plt>
  402848:	ldr	w1, [x19]
  40284c:	mov	x3, x20
  402850:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  402854:	mov	w0, #0x0                   	// #0
  402858:	add	x2, x2, #0x463
  40285c:	bl	4015e0 <error@plt>
  402860:	b	40283c <__fxstatat@plt+0xf0c>
  402864:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402868:	ldr	x0, [x0, #624]
  40286c:	bl	406928 <__fxstatat@plt+0x4ff8>
  402870:	cbnz	w0, 40283c <__fxstatat@plt+0xf0c>
  402874:	ldp	x19, x20, [sp, #16]
  402878:	ldp	x21, x22, [sp, #32]
  40287c:	ldp	x29, x30, [sp], #48
  402880:	ret
  402884:	mov	w3, #0x0                   	// #0
  402888:	b	401910 <fchmodat@plt>
  40288c:	mov	w3, #0x100                 	// #256
  402890:	b	401910 <fchmodat@plt>
  402894:	and	w2, w0, #0xf000
  402898:	cmp	w2, #0x8, lsl #12
  40289c:	b.eq	4029a8 <__fxstatat@plt+0x1078>  // b.none
  4028a0:	cmp	w2, #0x4, lsl #12
  4028a4:	b.eq	4029b0 <__fxstatat@plt+0x1080>  // b.none
  4028a8:	cmp	w2, #0x6, lsl #12
  4028ac:	b.eq	4029b8 <__fxstatat@plt+0x1088>  // b.none
  4028b0:	cmp	w2, #0x2, lsl #12
  4028b4:	b.eq	4029c0 <__fxstatat@plt+0x1090>  // b.none
  4028b8:	cmp	w2, #0xa, lsl #12
  4028bc:	b.eq	4029c8 <__fxstatat@plt+0x1098>  // b.none
  4028c0:	cmp	w2, #0x1, lsl #12
  4028c4:	b.eq	4029d0 <__fxstatat@plt+0x10a0>  // b.none
  4028c8:	cmp	w2, #0xc, lsl #12
  4028cc:	mov	w3, #0x3f                  	// #63
  4028d0:	mov	w2, #0x73                  	// #115
  4028d4:	csel	w2, w2, w3, eq  // eq = none
  4028d8:	tst	x0, #0x100
  4028dc:	mov	w3, #0x2d                  	// #45
  4028e0:	strb	w2, [x1]
  4028e4:	mov	w2, #0x72                  	// #114
  4028e8:	csel	w2, w2, w3, ne  // ne = any
  4028ec:	tst	x0, #0x80
  4028f0:	strb	w2, [x1, #1]
  4028f4:	mov	w2, #0x77                  	// #119
  4028f8:	csel	w2, w2, w3, ne  // ne = any
  4028fc:	strb	w2, [x1, #2]
  402900:	and	w2, w0, #0x40
  402904:	tbz	w0, #11, 4029d8 <__fxstatat@plt+0x10a8>
  402908:	cmp	w2, #0x0
  40290c:	mov	w3, #0x53                  	// #83
  402910:	mov	w2, #0x73                  	// #115
  402914:	csel	w2, w2, w3, ne  // ne = any
  402918:	tst	x0, #0x20
  40291c:	mov	w3, #0x2d                  	// #45
  402920:	strb	w2, [x1, #3]
  402924:	mov	w2, #0x72                  	// #114
  402928:	csel	w2, w2, w3, ne  // ne = any
  40292c:	tst	x0, #0x10
  402930:	strb	w2, [x1, #4]
  402934:	mov	w2, #0x77                  	// #119
  402938:	csel	w2, w2, w3, ne  // ne = any
  40293c:	strb	w2, [x1, #5]
  402940:	and	w2, w0, #0x8
  402944:	tbz	w0, #10, 4029e4 <__fxstatat@plt+0x10b4>
  402948:	cmp	w2, #0x0
  40294c:	mov	w3, #0x53                  	// #83
  402950:	mov	w2, #0x73                  	// #115
  402954:	csel	w2, w2, w3, ne  // ne = any
  402958:	tst	x0, #0x4
  40295c:	mov	w3, #0x72                  	// #114
  402960:	strb	w2, [x1, #6]
  402964:	mov	w2, #0x2d                  	// #45
  402968:	csel	w3, w3, w2, ne  // ne = any
  40296c:	tst	x0, #0x2
  402970:	strb	w3, [x1, #7]
  402974:	mov	w3, #0x77                  	// #119
  402978:	csel	w3, w3, w2, ne  // ne = any
  40297c:	strb	w3, [x1, #8]
  402980:	and	w3, w0, #0x1
  402984:	tbz	w0, #9, 4029f0 <__fxstatat@plt+0x10c0>
  402988:	cmp	w3, #0x0
  40298c:	mov	w0, #0x74                  	// #116
  402990:	mov	w2, #0x54                  	// #84
  402994:	csel	w0, w0, w2, ne  // ne = any
  402998:	strb	w0, [x1, #9]
  40299c:	mov	w0, #0x20                  	// #32
  4029a0:	strh	w0, [x1, #10]
  4029a4:	ret
  4029a8:	mov	w2, #0x2d                  	// #45
  4029ac:	b	4028d8 <__fxstatat@plt+0xfa8>
  4029b0:	mov	w2, #0x64                  	// #100
  4029b4:	b	4028d8 <__fxstatat@plt+0xfa8>
  4029b8:	mov	w2, #0x62                  	// #98
  4029bc:	b	4028d8 <__fxstatat@plt+0xfa8>
  4029c0:	mov	w2, #0x63                  	// #99
  4029c4:	b	4028d8 <__fxstatat@plt+0xfa8>
  4029c8:	mov	w2, #0x6c                  	// #108
  4029cc:	b	4028d8 <__fxstatat@plt+0xfa8>
  4029d0:	mov	w2, #0x70                  	// #112
  4029d4:	b	4028d8 <__fxstatat@plt+0xfa8>
  4029d8:	cmp	w2, #0x0
  4029dc:	mov	w2, #0x78                  	// #120
  4029e0:	b	402914 <__fxstatat@plt+0xfe4>
  4029e4:	cmp	w2, #0x0
  4029e8:	mov	w2, #0x78                  	// #120
  4029ec:	b	402954 <__fxstatat@plt+0x1024>
  4029f0:	cmp	w3, #0x0
  4029f4:	mov	w0, #0x78                  	// #120
  4029f8:	b	402994 <__fxstatat@plt+0x1064>
  4029fc:	ldr	w0, [x0, #16]
  402a00:	b	402894 <__fxstatat@plt+0xf64>
  402a04:	stp	x29, x30, [sp, #-48]!
  402a08:	mov	x29, sp
  402a0c:	stp	x19, x20, [sp, #16]
  402a10:	mov	x19, x0
  402a14:	str	x21, [sp, #32]
  402a18:	ldrb	w0, [x0]
  402a1c:	sub	w0, w0, #0x30
  402a20:	and	w0, w0, #0xff
  402a24:	cmp	w0, #0x7
  402a28:	b.hi	402b40 <__fxstatat@plt+0x1210>  // b.pmore
  402a2c:	mov	x0, x19
  402a30:	mov	w20, #0x0                   	// #0
  402a34:	ldrb	w1, [x0], #1
  402a38:	lsl	w20, w20, #3
  402a3c:	sub	w20, w20, #0x30
  402a40:	add	w20, w1, w20
  402a44:	cmp	w20, #0xfff
  402a48:	b.hi	402b30 <__fxstatat@plt+0x1200>  // b.pmore
  402a4c:	ldrb	w2, [x0]
  402a50:	sub	w1, w2, #0x30
  402a54:	and	w1, w1, #0xff
  402a58:	cmp	w1, #0x7
  402a5c:	b.ls	402a34 <__fxstatat@plt+0x1104>  // b.plast
  402a60:	cbnz	w2, 402b30 <__fxstatat@plt+0x1200>
  402a64:	sub	x0, x0, x19
  402a68:	and	w19, w20, #0xc00
  402a6c:	cmp	x0, #0x5
  402a70:	orr	w19, w19, #0x3ff
  402a74:	mov	w21, #0xfff                 	// #4095
  402a78:	mov	x0, #0x20                  	// #32
  402a7c:	csel	w19, w19, w21, lt  // lt = tstop
  402a80:	bl	4048dc <__fxstatat@plt+0x2fac>
  402a84:	stp	w21, w20, [x0, #4]
  402a88:	mov	w1, #0x13d                 	// #317
  402a8c:	strh	w1, [x0]
  402a90:	str	w19, [x0, #12]
  402a94:	strb	wzr, [x0, #17]
  402a98:	ldp	x19, x20, [sp, #16]
  402a9c:	ldr	x21, [sp, #32]
  402aa0:	ldp	x29, x30, [sp], #48
  402aa4:	ret
  402aa8:	cmp	w1, #0x2b
  402aac:	b.eq	402b38 <__fxstatat@plt+0x1208>  // b.none
  402ab0:	and	w1, w1, #0xffffffef
  402ab4:	cmp	w1, #0x2d
  402ab8:	cset	w1, eq  // eq = none
  402abc:	add	x0, x0, w1, sxtw
  402ac0:	add	x2, x2, #0x1
  402ac4:	ldrb	w1, [x2]
  402ac8:	cbnz	w1, 402aa8 <__fxstatat@plt+0x1178>
  402acc:	mov	x1, #0x10                  	// #16
  402ad0:	bl	40490c <__fxstatat@plt+0x2fdc>
  402ad4:	adrp	x8, 408000 <__fxstatat@plt+0x66d0>
  402ad8:	add	x8, x8, #0x9c8
  402adc:	mov	x7, #0x0                   	// #0
  402ae0:	mov	w9, #0x438                 	// #1080
  402ae4:	mov	w10, #0x207                 	// #519
  402ae8:	mov	w11, #0x9c0                 	// #2496
  402aec:	mov	w12, #0x49                  	// #73
  402af0:	mov	w13, #0x92                  	// #146
  402af4:	mov	w14, #0x124                 	// #292
  402af8:	mov	w3, #0x0                   	// #0
  402afc:	ldrb	w1, [x19]
  402b00:	cmp	w1, #0x67
  402b04:	b.eq	402bd0 <__fxstatat@plt+0x12a0>  // b.none
  402b08:	b.hi	402b4c <__fxstatat@plt+0x121c>  // b.pmore
  402b0c:	cmp	w1, #0x61
  402b10:	b.eq	402be0 <__fxstatat@plt+0x12b0>  // b.none
  402b14:	b.hi	402b2c <__fxstatat@plt+0x11fc>  // b.pmore
  402b18:	and	w2, w1, #0xffffffef
  402b1c:	cmp	w2, #0x2d
  402b20:	b.eq	402b68 <__fxstatat@plt+0x1238>  // b.none
  402b24:	cmp	w1, #0x2b
  402b28:	b.eq	402b68 <__fxstatat@plt+0x1238>  // b.none
  402b2c:	bl	401810 <free@plt>
  402b30:	mov	x0, #0x0                   	// #0
  402b34:	b	402a98 <__fxstatat@plt+0x1168>
  402b38:	mov	w1, #0x1                   	// #1
  402b3c:	b	402abc <__fxstatat@plt+0x118c>
  402b40:	mov	x2, x19
  402b44:	mov	x0, #0x1                   	// #1
  402b48:	b	402ac4 <__fxstatat@plt+0x1194>
  402b4c:	cmp	w1, #0x6f
  402b50:	b.eq	402bd8 <__fxstatat@plt+0x12a8>  // b.none
  402b54:	cmp	w1, #0x75
  402b58:	b.ne	402b2c <__fxstatat@plt+0x11fc>  // b.any
  402b5c:	orr	w3, w3, w11
  402b60:	add	x19, x19, #0x1
  402b64:	b	402afc <__fxstatat@plt+0x11cc>
  402b68:	add	x6, x0, x7, lsl #4
  402b6c:	mov	x2, x19
  402b70:	ldrb	w1, [x19, #1]
  402b74:	cmp	w1, #0x6f
  402b78:	ldrb	w15, [x2], #1
  402b7c:	b.eq	402cc4 <__fxstatat@plt+0x1394>  // b.none
  402b80:	b.hi	402c10 <__fxstatat@plt+0x12e0>  // b.pmore
  402b84:	cmp	w1, #0x37
  402b88:	b.hi	402bf4 <__fxstatat@plt+0x12c4>  // b.pmore
  402b8c:	cmp	w1, #0x2f
  402b90:	b.hi	402c2c <__fxstatat@plt+0x12fc>  // b.pmore
  402b94:	mov	w5, #0x1                   	// #1
  402b98:	mov	w1, #0x0                   	// #0
  402b9c:	ldrb	w4, [x2]
  402ba0:	cmp	w4, #0x58
  402ba4:	b.eq	402d04 <__fxstatat@plt+0x13d4>  // b.none
  402ba8:	sub	w4, w4, #0x72
  402bac:	and	w16, w4, #0xff
  402bb0:	cmp	w16, #0x6
  402bb4:	b.hi	402d0c <__fxstatat@plt+0x13dc>  // b.pmore
  402bb8:	cmp	w4, #0x6
  402bbc:	b.hi	402d0c <__fxstatat@plt+0x13dc>  // b.pmore
  402bc0:	ldrb	w4, [x8, w4, uxtw]
  402bc4:	adr	x16, 402bd0 <__fxstatat@plt+0x12a0>
  402bc8:	add	x4, x16, w4, sxtb #2
  402bcc:	br	x4
  402bd0:	orr	w3, w3, w9
  402bd4:	b	402b60 <__fxstatat@plt+0x1230>
  402bd8:	orr	w3, w3, w10
  402bdc:	b	402b60 <__fxstatat@plt+0x1230>
  402be0:	mov	w3, #0xfff                 	// #4095
  402be4:	b	402b60 <__fxstatat@plt+0x1230>
  402be8:	add	x6, x6, #0x10
  402bec:	mov	x19, x2
  402bf0:	b	402b6c <__fxstatat@plt+0x123c>
  402bf4:	cmp	w1, #0x67
  402bf8:	b.ne	402b94 <__fxstatat@plt+0x1264>  // b.any
  402bfc:	add	x2, x19, #0x2
  402c00:	mov	w5, #0x3                   	// #3
  402c04:	mov	w4, #0x0                   	// #0
  402c08:	mov	w1, #0x38                  	// #56
  402c0c:	b	402c78 <__fxstatat@plt+0x1348>
  402c10:	cmp	w1, #0x75
  402c14:	b.ne	402b94 <__fxstatat@plt+0x1264>  // b.any
  402c18:	add	x2, x19, #0x2
  402c1c:	mov	w5, #0x3                   	// #3
  402c20:	mov	w4, #0x0                   	// #0
  402c24:	mov	w1, #0x1c0                 	// #448
  402c28:	b	402c78 <__fxstatat@plt+0x1348>
  402c2c:	mov	w1, #0x0                   	// #0
  402c30:	ldrb	w4, [x2], #1
  402c34:	lsl	w1, w1, #3
  402c38:	sub	w1, w1, #0x30
  402c3c:	add	w1, w4, w1
  402c40:	cmp	w1, #0xfff
  402c44:	b.hi	402b2c <__fxstatat@plt+0x11fc>  // b.pmore
  402c48:	ldrb	w4, [x2]
  402c4c:	sub	w5, w4, #0x30
  402c50:	and	w5, w5, #0xff
  402c54:	cmp	w5, #0x7
  402c58:	b.ls	402c30 <__fxstatat@plt+0x1300>  // b.plast
  402c5c:	cbnz	w3, 402b2c <__fxstatat@plt+0x11fc>
  402c60:	cmp	w4, #0x2c
  402c64:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402c68:	b.ne	402b2c <__fxstatat@plt+0x11fc>  // b.any
  402c6c:	mov	w3, #0xfff                 	// #4095
  402c70:	mov	w4, w3
  402c74:	mov	w5, #0x1                   	// #1
  402c78:	strb	w15, [x6]
  402c7c:	add	x7, x7, #0x1
  402c80:	strb	w5, [x6, #1]
  402c84:	stp	w3, w1, [x6, #4]
  402c88:	cbnz	w4, 402c98 <__fxstatat@plt+0x1368>
  402c8c:	and	w4, w3, w1
  402c90:	cmp	w3, #0x0
  402c94:	csel	w4, w4, w1, ne  // ne = any
  402c98:	ldrb	w1, [x2]
  402c9c:	str	w4, [x6, #12]
  402ca0:	cmp	w1, #0x2b
  402ca4:	b.eq	402be8 <__fxstatat@plt+0x12b8>  // b.none
  402ca8:	and	w4, w1, #0xffffffef
  402cac:	cmp	w4, #0x2d
  402cb0:	b.eq	402be8 <__fxstatat@plt+0x12b8>  // b.none
  402cb4:	cmp	w1, #0x2c
  402cb8:	b.ne	402d14 <__fxstatat@plt+0x13e4>  // b.any
  402cbc:	add	x19, x2, #0x1
  402cc0:	b	402af8 <__fxstatat@plt+0x11c8>
  402cc4:	add	x2, x19, #0x2
  402cc8:	mov	w5, #0x3                   	// #3
  402ccc:	mov	w4, #0x0                   	// #0
  402cd0:	mov	w1, #0x7                   	// #7
  402cd4:	b	402c78 <__fxstatat@plt+0x1348>
  402cd8:	orr	w1, w1, w14
  402cdc:	add	x2, x2, #0x1
  402ce0:	b	402b9c <__fxstatat@plt+0x126c>
  402ce4:	orr	w1, w1, w13
  402ce8:	b	402cdc <__fxstatat@plt+0x13ac>
  402cec:	orr	w1, w1, w12
  402cf0:	b	402cdc <__fxstatat@plt+0x13ac>
  402cf4:	orr	w1, w1, #0xc00
  402cf8:	b	402cdc <__fxstatat@plt+0x13ac>
  402cfc:	orr	w1, w1, #0x200
  402d00:	b	402cdc <__fxstatat@plt+0x13ac>
  402d04:	mov	w5, #0x2                   	// #2
  402d08:	b	402cdc <__fxstatat@plt+0x13ac>
  402d0c:	mov	w4, #0x0                   	// #0
  402d10:	b	402c78 <__fxstatat@plt+0x1348>
  402d14:	cbnz	w1, 402b2c <__fxstatat@plt+0x11fc>
  402d18:	add	x7, x0, x7, lsl #4
  402d1c:	strb	wzr, [x7, #1]
  402d20:	b	402a98 <__fxstatat@plt+0x1168>
  402d24:	stp	x29, x30, [sp, #-160]!
  402d28:	mov	x29, sp
  402d2c:	add	x1, sp, #0x20
  402d30:	str	x19, [sp, #16]
  402d34:	bl	407e18 <__fxstatat@plt+0x64e8>
  402d38:	cbnz	w0, 402d6c <__fxstatat@plt+0x143c>
  402d3c:	ldr	w19, [sp, #48]
  402d40:	mov	x0, #0x20                  	// #32
  402d44:	bl	4048dc <__fxstatat@plt+0x2fac>
  402d48:	strb	wzr, [x0, #17]
  402d4c:	mov	w1, #0x13d                 	// #317
  402d50:	strh	w1, [x0]
  402d54:	mov	w1, #0xfff                 	// #4095
  402d58:	stp	w1, w19, [x0, #4]
  402d5c:	str	w1, [x0, #12]
  402d60:	ldr	x19, [sp, #16]
  402d64:	ldp	x29, x30, [sp], #160
  402d68:	ret
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	b	402d60 <__fxstatat@plt+0x1430>
  402d74:	ands	w1, w1, #0xff
  402d78:	mov	w11, #0xc00                 	// #3072
  402d7c:	and	w0, w0, #0xfff
  402d80:	csel	w11, w11, wzr, ne  // ne = any
  402d84:	mvn	w2, w2
  402d88:	mov	w7, #0x0                   	// #0
  402d8c:	mov	w9, #0x49                  	// #73
  402d90:	mov	w12, #0x124                 	// #292
  402d94:	mov	w13, #0x92                  	// #146
  402d98:	ldrb	w8, [x3, #1]
  402d9c:	cbnz	w8, 402dac <__fxstatat@plt+0x147c>
  402da0:	cbz	x4, 402da8 <__fxstatat@plt+0x1478>
  402da4:	str	w7, [x4]
  402da8:	ret
  402dac:	ldr	w10, [x3, #12]
  402db0:	cmp	w8, #0x2
  402db4:	ldp	w6, w5, [x3, #4]
  402db8:	bic	w10, w11, w10
  402dbc:	b.eq	402e24 <__fxstatat@plt+0x14f4>  // b.none
  402dc0:	cmp	w8, #0x3
  402dc4:	b.ne	402df0 <__fxstatat@plt+0x14c0>  // b.any
  402dc8:	and	w5, w0, w5
  402dcc:	tst	w5, w12
  402dd0:	csel	w8, w12, wzr, ne  // ne = any
  402dd4:	tst	w5, w13
  402dd8:	csel	w14, w13, wzr, ne  // ne = any
  402ddc:	tst	w5, w9
  402de0:	orr	w8, w8, w14
  402de4:	csel	w14, w9, wzr, ne  // ne = any
  402de8:	orr	w8, w8, w14
  402dec:	orr	w5, w8, w5
  402df0:	cmp	w6, #0x0
  402df4:	bic	w5, w5, w10
  402df8:	csel	w8, w2, w6, eq  // eq = none
  402dfc:	and	w5, w8, w5
  402e00:	ldrb	w8, [x3]
  402e04:	cmp	w8, #0x2d
  402e08:	b.eq	402e60 <__fxstatat@plt+0x1530>  // b.none
  402e0c:	cmp	w8, #0x3d
  402e10:	b.eq	402e38 <__fxstatat@plt+0x1508>  // b.none
  402e14:	cmp	w8, #0x2b
  402e18:	b.ne	402e58 <__fxstatat@plt+0x1528>  // b.any
  402e1c:	orr	w7, w7, w5
  402e20:	b	402e54 <__fxstatat@plt+0x1524>
  402e24:	and	w8, w0, w9
  402e28:	orr	w8, w8, w1
  402e2c:	cbz	w8, 402df0 <__fxstatat@plt+0x14c0>
  402e30:	orr	w5, w5, w9
  402e34:	b	402df0 <__fxstatat@plt+0x14c0>
  402e38:	cbz	w6, 402e40 <__fxstatat@plt+0x1510>
  402e3c:	mvn	w6, w6
  402e40:	orr	w6, w6, w10
  402e44:	mvn	w8, w6
  402e48:	and	w0, w0, w6
  402e4c:	and	w8, w8, #0xfff
  402e50:	orr	w7, w7, w8
  402e54:	orr	w0, w0, w5
  402e58:	add	x3, x3, #0x10
  402e5c:	b	402d98 <__fxstatat@plt+0x1468>
  402e60:	orr	w7, w7, w5
  402e64:	bic	w0, w0, w5
  402e68:	b	402e58 <__fxstatat@plt+0x1528>
  402e6c:	stp	x29, x30, [sp, #-48]!
  402e70:	mov	x29, sp
  402e74:	stp	x19, x20, [sp, #16]
  402e78:	str	x21, [sp, #32]
  402e7c:	cbnz	x0, 402e98 <__fxstatat@plt+0x1568>
  402e80:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402e84:	ldr	x1, [x0, #624]
  402e88:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  402e8c:	add	x0, x0, #0x9cf
  402e90:	bl	4015c0 <fputs@plt>
  402e94:	bl	401780 <abort@plt>
  402e98:	mov	x19, x0
  402e9c:	mov	w1, #0x2f                  	// #47
  402ea0:	bl	401750 <strrchr@plt>
  402ea4:	mov	x20, x0
  402ea8:	cbz	x0, 402ef8 <__fxstatat@plt+0x15c8>
  402eac:	add	x21, x0, #0x1
  402eb0:	sub	x0, x21, x19
  402eb4:	cmp	x0, #0x6
  402eb8:	b.le	402ef8 <__fxstatat@plt+0x15c8>
  402ebc:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402ec0:	sub	x0, x20, #0x6
  402ec4:	add	x1, x1, #0xa07
  402ec8:	mov	x2, #0x7                   	// #7
  402ecc:	bl	4016a0 <strncmp@plt>
  402ed0:	cbnz	w0, 402ef8 <__fxstatat@plt+0x15c8>
  402ed4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402ed8:	mov	x0, x21
  402edc:	add	x1, x1, #0xa0f
  402ee0:	mov	x2, #0x3                   	// #3
  402ee4:	bl	4016a0 <strncmp@plt>
  402ee8:	cbnz	w0, 402f18 <__fxstatat@plt+0x15e8>
  402eec:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402ef0:	add	x19, x20, #0x4
  402ef4:	str	x19, [x0, #656]
  402ef8:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402efc:	ldr	x21, [sp, #32]
  402f00:	str	x19, [x0, #736]
  402f04:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  402f08:	str	x19, [x0, #616]
  402f0c:	ldp	x19, x20, [sp, #16]
  402f10:	ldp	x29, x30, [sp], #48
  402f14:	ret
  402f18:	mov	x19, x21
  402f1c:	b	402ef8 <__fxstatat@plt+0x15c8>
  402f20:	stp	xzr, xzr, [x8]
  402f24:	cmp	w0, #0xa
  402f28:	stp	xzr, xzr, [x8, #16]
  402f2c:	stp	xzr, xzr, [x8, #32]
  402f30:	str	xzr, [x8, #48]
  402f34:	b.ne	402f44 <__fxstatat@plt+0x1614>  // b.any
  402f38:	stp	x29, x30, [sp, #-16]!
  402f3c:	mov	x29, sp
  402f40:	bl	401780 <abort@plt>
  402f44:	str	w0, [x8]
  402f48:	ret
  402f4c:	stp	x29, x30, [sp, #-48]!
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	mov	x29, sp
  402f58:	stp	x19, x20, [sp, #16]
  402f5c:	mov	x20, x0
  402f60:	str	x21, [sp, #32]
  402f64:	mov	w21, w1
  402f68:	mov	x1, x0
  402f6c:	mov	x0, #0x0                   	// #0
  402f70:	bl	401880 <dcgettext@plt>
  402f74:	mov	x19, x0
  402f78:	cmp	x20, x0
  402f7c:	b.ne	402ff0 <__fxstatat@plt+0x16c0>  // b.any
  402f80:	bl	4078b8 <__fxstatat@plt+0x5f88>
  402f84:	ldrb	w2, [x0]
  402f88:	and	w2, w2, #0xffffffdf
  402f8c:	cmp	w2, #0x55
  402f90:	b.ne	403004 <__fxstatat@plt+0x16d4>  // b.any
  402f94:	ldrb	w1, [x0, #1]
  402f98:	and	w1, w1, #0xffffffdf
  402f9c:	cmp	w1, #0x54
  402fa0:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  402fa4:	ldrb	w1, [x0, #2]
  402fa8:	and	w1, w1, #0xffffffdf
  402fac:	cmp	w1, #0x46
  402fb0:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  402fb4:	ldrb	w1, [x0, #3]
  402fb8:	cmp	w1, #0x2d
  402fbc:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  402fc0:	ldrb	w1, [x0, #4]
  402fc4:	cmp	w1, #0x38
  402fc8:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  402fcc:	ldrb	w0, [x0, #5]
  402fd0:	cbnz	w0, 40307c <__fxstatat@plt+0x174c>
  402fd4:	ldrb	w1, [x19]
  402fd8:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  402fdc:	adrp	x19, 408000 <__fxstatat@plt+0x66d0>
  402fe0:	add	x0, x0, #0xa15
  402fe4:	cmp	w1, #0x60
  402fe8:	add	x19, x19, #0xa20
  402fec:	csel	x19, x19, x0, eq  // eq = none
  402ff0:	mov	x0, x19
  402ff4:	ldp	x19, x20, [sp, #16]
  402ff8:	ldr	x21, [sp, #32]
  402ffc:	ldp	x29, x30, [sp], #48
  403000:	ret
  403004:	cmp	w2, #0x47
  403008:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  40300c:	ldrb	w1, [x0, #1]
  403010:	and	w1, w1, #0xffffffdf
  403014:	cmp	w1, #0x42
  403018:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  40301c:	ldrb	w1, [x0, #2]
  403020:	cmp	w1, #0x31
  403024:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  403028:	ldrb	w1, [x0, #3]
  40302c:	cmp	w1, #0x38
  403030:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  403034:	ldrb	w1, [x0, #4]
  403038:	cmp	w1, #0x30
  40303c:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  403040:	ldrb	w1, [x0, #5]
  403044:	cmp	w1, #0x33
  403048:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  40304c:	ldrb	w1, [x0, #6]
  403050:	cmp	w1, #0x30
  403054:	b.ne	40307c <__fxstatat@plt+0x174c>  // b.any
  403058:	ldrb	w0, [x0, #7]
  40305c:	cbnz	w0, 40307c <__fxstatat@plt+0x174c>
  403060:	ldrb	w1, [x19]
  403064:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  403068:	adrp	x19, 408000 <__fxstatat@plt+0x66d0>
  40306c:	add	x0, x0, #0xa19
  403070:	cmp	w1, #0x60
  403074:	add	x19, x19, #0xa1c
  403078:	b	402fec <__fxstatat@plt+0x16bc>
  40307c:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  403080:	adrp	x19, 408000 <__fxstatat@plt+0x66d0>
  403084:	cmp	w21, #0x9
  403088:	add	x0, x0, #0xa24
  40308c:	add	x19, x19, #0xa13
  403090:	b	402fec <__fxstatat@plt+0x16bc>
  403094:	sub	sp, sp, #0xf0
  403098:	stp	x29, x30, [sp, #16]
  40309c:	add	x29, sp, #0x10
  4030a0:	stp	x19, x20, [sp, #32]
  4030a4:	stp	x21, x22, [sp, #48]
  4030a8:	mov	x21, x2
  4030ac:	stp	x23, x24, [sp, #64]
  4030b0:	mov	x24, x3
  4030b4:	stp	x25, x26, [sp, #80]
  4030b8:	mov	w25, w4
  4030bc:	mov	x26, x0
  4030c0:	stp	x27, x28, [sp, #96]
  4030c4:	str	x1, [sp, #112]
  4030c8:	str	w5, [sp, #120]
  4030cc:	str	x7, [sp, #128]
  4030d0:	str	x6, [sp, #152]
  4030d4:	bl	401820 <__ctype_get_mb_cur_max@plt>
  4030d8:	str	x0, [sp, #160]
  4030dc:	cmp	w25, #0xa
  4030e0:	ldr	x0, [sp, #120]
  4030e4:	str	xzr, [sp, #136]
  4030e8:	ubfx	x28, x0, #1, #1
  4030ec:	mov	w0, #0x1                   	// #1
  4030f0:	str	w0, [sp, #148]
  4030f4:	b.hi	4032f0 <__fxstatat@plt+0x19c0>  // b.pmore
  4030f8:	mov	w20, #0x0                   	// #0
  4030fc:	mov	w23, #0x0                   	// #0
  403100:	mov	w22, #0x0                   	// #0
  403104:	mov	x10, #0x0                   	// #0
  403108:	mov	x6, #0x0                   	// #0
  40310c:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  403110:	add	x0, x0, #0xa78
  403114:	ldrb	w0, [x0, w25, uxtw]
  403118:	adr	x1, 403124 <__fxstatat@plt+0x17f4>
  40311c:	add	x0, x1, w0, sxtb #2
  403120:	br	x0
  403124:	ldr	x0, [sp, #112]
  403128:	mov	w28, #0x0                   	// #0
  40312c:	str	x0, [sp, #136]
  403130:	b	40310c <__fxstatat@plt+0x17dc>
  403134:	mov	w28, #0x0                   	// #0
  403138:	mov	x19, #0x0                   	// #0
  40313c:	b	40315c <__fxstatat@plt+0x182c>
  403140:	mov	w28, #0x1                   	// #1
  403144:	adrp	x6, 408000 <__fxstatat@plt+0x66d0>
  403148:	mov	w22, w28
  40314c:	add	x6, x6, #0xa13
  403150:	mov	x10, #0x1                   	// #1
  403154:	mov	x19, #0x0                   	// #0
  403158:	mov	w25, #0x5                   	// #5
  40315c:	ldr	x0, [sp, #136]
  403160:	mov	x13, #0x0                   	// #0
  403164:	str	w20, [sp, #144]
  403168:	ldr	x27, [sp, #112]
  40316c:	str	x0, [sp, #112]
  403170:	cmn	x24, #0x1
  403174:	b.ne	403b90 <__fxstatat@plt+0x2260>  // b.any
  403178:	ldrb	w0, [x21, x13]
  40317c:	cmp	w0, #0x0
  403180:	cset	w14, ne  // ne = any
  403184:	cmp	w25, #0x2
  403188:	cbnz	w14, 403314 <__fxstatat@plt+0x19e4>
  40318c:	cset	w0, eq  // eq = none
  403190:	cmp	x19, #0x0
  403194:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403198:	b.eq	4031a0 <__fxstatat@plt+0x1870>  // b.none
  40319c:	cbnz	w28, 403428 <__fxstatat@plt+0x1af8>
  4031a0:	eor	w5, w28, #0x1
  4031a4:	ands	w0, w0, w5
  4031a8:	b.eq	403bf4 <__fxstatat@plt+0x22c4>  // b.none
  4031ac:	ldr	w1, [sp, #144]
  4031b0:	cbz	w1, 403bb8 <__fxstatat@plt+0x2288>
  4031b4:	ldr	w0, [sp, #148]
  4031b8:	cbz	w0, 403b98 <__fxstatat@plt+0x2268>
  4031bc:	ldr	w5, [sp, #120]
  4031c0:	mov	x3, x24
  4031c4:	ldr	x1, [sp, #112]
  4031c8:	mov	x2, x21
  4031cc:	ldr	x7, [sp, #128]
  4031d0:	mov	w4, #0x5                   	// #5
  4031d4:	ldr	x6, [sp, #152]
  4031d8:	ldr	x0, [sp, #240]
  4031dc:	str	x0, [sp]
  4031e0:	mov	x0, x26
  4031e4:	bl	403094 <__fxstatat@plt+0x1764>
  4031e8:	b	403bd4 <__fxstatat@plt+0x22a4>
  4031ec:	adrp	x6, 408000 <__fxstatat@plt+0x66d0>
  4031f0:	add	x6, x6, #0xa13
  4031f4:	cbnz	w28, 403308 <__fxstatat@plt+0x19d8>
  4031f8:	ldr	x0, [sp, #112]
  4031fc:	cbz	x0, 403208 <__fxstatat@plt+0x18d8>
  403200:	mov	w0, #0x22                  	// #34
  403204:	strb	w0, [x26]
  403208:	mov	x10, #0x1                   	// #1
  40320c:	mov	w22, #0x1                   	// #1
  403210:	mov	x19, x10
  403214:	b	40315c <__fxstatat@plt+0x182c>
  403218:	cmp	w25, #0xa
  40321c:	b.eq	403248 <__fxstatat@plt+0x1918>  // b.none
  403220:	mov	w1, w25
  403224:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  403228:	add	x0, x0, #0xa26
  40322c:	bl	402f4c <__fxstatat@plt+0x161c>
  403230:	mov	w1, w25
  403234:	str	x0, [sp, #128]
  403238:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  40323c:	add	x0, x0, #0xa24
  403240:	bl	402f4c <__fxstatat@plt+0x161c>
  403244:	str	x0, [sp, #240]
  403248:	mov	x19, #0x0                   	// #0
  40324c:	cbnz	w28, 40325c <__fxstatat@plt+0x192c>
  403250:	ldr	x0, [sp, #128]
  403254:	ldrb	w0, [x0, x19]
  403258:	cbnz	w0, 403274 <__fxstatat@plt+0x1944>
  40325c:	ldr	x0, [sp, #240]
  403260:	mov	w22, #0x1                   	// #1
  403264:	bl	4015b0 <strlen@plt>
  403268:	mov	x10, x0
  40326c:	ldr	x6, [sp, #240]
  403270:	b	40315c <__fxstatat@plt+0x182c>
  403274:	ldr	x1, [sp, #112]
  403278:	cmp	x1, x19
  40327c:	b.ls	403284 <__fxstatat@plt+0x1954>  // b.plast
  403280:	strb	w0, [x26, x19]
  403284:	add	x19, x19, #0x1
  403288:	b	403250 <__fxstatat@plt+0x1920>
  40328c:	cbnz	w28, 4032d8 <__fxstatat@plt+0x19a8>
  403290:	mov	w22, #0x1                   	// #1
  403294:	ldr	x0, [sp, #112]
  403298:	adrp	x6, 408000 <__fxstatat@plt+0x66d0>
  40329c:	add	x6, x6, #0xa24
  4032a0:	cbz	x0, 4032ac <__fxstatat@plt+0x197c>
  4032a4:	mov	w0, #0x27                  	// #39
  4032a8:	strb	w0, [x26]
  4032ac:	mov	x10, #0x1                   	// #1
  4032b0:	mov	w28, #0x0                   	// #0
  4032b4:	mov	x19, x10
  4032b8:	b	4032e8 <__fxstatat@plt+0x19b8>
  4032bc:	cbz	w28, 403294 <__fxstatat@plt+0x1964>
  4032c0:	adrp	x6, 408000 <__fxstatat@plt+0x66d0>
  4032c4:	mov	x10, #0x1                   	// #1
  4032c8:	add	x6, x6, #0xa24
  4032cc:	b	403138 <__fxstatat@plt+0x1808>
  4032d0:	mov	w28, #0x1                   	// #1
  4032d4:	mov	w22, w28
  4032d8:	adrp	x6, 408000 <__fxstatat@plt+0x66d0>
  4032dc:	add	x6, x6, #0xa24
  4032e0:	mov	x10, #0x1                   	// #1
  4032e4:	mov	x19, #0x0                   	// #0
  4032e8:	mov	w25, #0x2                   	// #2
  4032ec:	b	40315c <__fxstatat@plt+0x182c>
  4032f0:	bl	401780 <abort@plt>
  4032f4:	mov	w28, #0x0                   	// #0
  4032f8:	mov	w22, #0x1                   	// #1
  4032fc:	b	403138 <__fxstatat@plt+0x1808>
  403300:	mov	w28, #0x1                   	// #1
  403304:	b	4032d8 <__fxstatat@plt+0x19a8>
  403308:	mov	w22, w28
  40330c:	mov	x10, #0x1                   	// #1
  403310:	b	403138 <__fxstatat@plt+0x1808>
  403314:	add	x0, x21, x13
  403318:	str	x0, [sp, #136]
  40331c:	cset	w3, ne  // ne = any
  403320:	ands	w3, w22, w3
  403324:	b.eq	4033d8 <__fxstatat@plt+0x1aa8>  // b.none
  403328:	cbz	x10, 4033d8 <__fxstatat@plt+0x1aa8>
  40332c:	cmp	x10, #0x1
  403330:	add	x20, x13, x10
  403334:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  403338:	b.ne	403368 <__fxstatat@plt+0x1a38>  // b.any
  40333c:	mov	x0, x21
  403340:	stp	x13, x6, [sp, #168]
  403344:	str	x10, [sp, #184]
  403348:	str	w3, [sp, #192]
  40334c:	str	w14, [sp, #200]
  403350:	bl	4015b0 <strlen@plt>
  403354:	ldp	x13, x6, [sp, #168]
  403358:	mov	x24, x0
  40335c:	ldr	w3, [sp, #192]
  403360:	ldr	w14, [sp, #200]
  403364:	ldr	x10, [sp, #184]
  403368:	cmp	x20, x24
  40336c:	b.hi	4033d8 <__fxstatat@plt+0x1aa8>  // b.pmore
  403370:	ldr	x0, [sp, #136]
  403374:	mov	x2, x10
  403378:	mov	x1, x6
  40337c:	stp	x6, x10, [sp, #168]
  403380:	str	x13, [sp, #184]
  403384:	str	w3, [sp, #192]
  403388:	str	w14, [sp, #200]
  40338c:	bl	4017a0 <memcmp@plt>
  403390:	ldr	w3, [sp, #192]
  403394:	ldr	w14, [sp, #200]
  403398:	ldp	x6, x10, [sp, #168]
  40339c:	ldr	x13, [sp, #184]
  4033a0:	cbnz	w0, 4033d8 <__fxstatat@plt+0x1aa8>
  4033a4:	cbnz	w28, 403c20 <__fxstatat@plt+0x22f0>
  4033a8:	mov	w18, w3
  4033ac:	ldr	x0, [sp, #136]
  4033b0:	ldrb	w7, [x0]
  4033b4:	cmp	w7, #0x3f
  4033b8:	b.ls	403400 <__fxstatat@plt+0x1ad0>  // b.plast
  4033bc:	cmp	w7, #0x5a
  4033c0:	b.hi	4034b4 <__fxstatat@plt+0x1b84>  // b.pmore
  4033c4:	cmp	w7, #0x40
  4033c8:	b.eq	4034c4 <__fxstatat@plt+0x1b94>  // b.none
  4033cc:	mov	w20, w14
  4033d0:	mov	w3, #0x0                   	// #0
  4033d4:	b	403718 <__fxstatat@plt+0x1de8>
  4033d8:	mov	w18, #0x0                   	// #0
  4033dc:	b	4033ac <__fxstatat@plt+0x1a7c>
  4033e0:	cmp	w0, #0x23
  4033e4:	b.hi	4034c4 <__fxstatat@plt+0x1b94>  // b.pmore
  4033e8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4033ec:	add	x1, x1, #0xa84
  4033f0:	ldrh	w0, [x1, w0, uxtw #1]
  4033f4:	adr	x1, 403400 <__fxstatat@plt+0x1ad0>
  4033f8:	add	x0, x1, w0, sxth #2
  4033fc:	br	x0
  403400:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  403404:	add	x0, x0, #0xacc
  403408:	ldrh	w0, [x0, w7, uxtw #1]
  40340c:	adr	x1, 403418 <__fxstatat@plt+0x1ae8>
  403410:	add	x0, x1, w0, sxth #2
  403414:	br	x0
  403418:	mov	w0, #0x72                  	// #114
  40341c:	cmp	w28, #0x0
  403420:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403424:	b.ne	403434 <__fxstatat@plt+0x1b04>  // b.any
  403428:	mov	w25, #0x2                   	// #2
  40342c:	b	403670 <__fxstatat@plt+0x1d40>
  403430:	mov	w0, #0x62                  	// #98
  403434:	cbz	w22, 4035f8 <__fxstatat@plt+0x1cc8>
  403438:	mov	w7, w0
  40343c:	mov	w20, #0x0                   	// #0
  403440:	cmp	w25, #0x2
  403444:	cset	w0, eq  // eq = none
  403448:	cbnz	w28, 403670 <__fxstatat@plt+0x1d40>
  40344c:	eor	w1, w23, #0x1
  403450:	ands	w0, w0, w1
  403454:	b.eq	403498 <__fxstatat@plt+0x1b68>  // b.none
  403458:	cmp	x27, x19
  40345c:	b.ls	403468 <__fxstatat@plt+0x1b38>  // b.plast
  403460:	mov	w1, #0x27                  	// #39
  403464:	strb	w1, [x26, x19]
  403468:	add	x1, x19, #0x1
  40346c:	cmp	x27, x1
  403470:	b.ls	40347c <__fxstatat@plt+0x1b4c>  // b.plast
  403474:	mov	w2, #0x24                  	// #36
  403478:	strb	w2, [x26, x1]
  40347c:	add	x1, x19, #0x2
  403480:	cmp	x27, x1
  403484:	b.ls	403490 <__fxstatat@plt+0x1b60>  // b.plast
  403488:	mov	w2, #0x27                  	// #39
  40348c:	strb	w2, [x26, x1]
  403490:	add	x19, x19, #0x3
  403494:	mov	w23, w0
  403498:	cmp	x27, x19
  40349c:	b.ls	4034a8 <__fxstatat@plt+0x1b78>  // b.plast
  4034a0:	mov	w0, #0x5c                  	// #92
  4034a4:	strb	w0, [x26, x19]
  4034a8:	add	x19, x19, #0x1
  4034ac:	mov	w3, w14
  4034b0:	b	403754 <__fxstatat@plt+0x1e24>
  4034b4:	sub	w0, w7, #0x5b
  4034b8:	and	w1, w0, #0xff
  4034bc:	cmp	w1, #0x23
  4034c0:	b.ls	4033e0 <__fxstatat@plt+0x1ab0>  // b.plast
  4034c4:	ldr	x0, [sp, #160]
  4034c8:	cmp	x0, #0x1
  4034cc:	b.ne	4038c4 <__fxstatat@plt+0x1f94>  // b.any
  4034d0:	str	x13, [sp, #136]
  4034d4:	stp	x6, x10, [sp, #168]
  4034d8:	str	w7, [sp, #184]
  4034dc:	str	w18, [sp, #192]
  4034e0:	str	w14, [sp, #200]
  4034e4:	bl	4017f0 <__ctype_b_loc@plt>
  4034e8:	ldr	w7, [sp, #184]
  4034ec:	ldr	x0, [x0]
  4034f0:	ldp	x15, x6, [sp, #160]
  4034f4:	ldrh	w20, [x0, w7, uxtw #1]
  4034f8:	ldr	w18, [sp, #192]
  4034fc:	ldr	w14, [sp, #200]
  403500:	ldr	x13, [sp, #136]
  403504:	ubfx	x20, x20, #14, #1
  403508:	ldr	x10, [sp, #176]
  40350c:	eor	w3, w20, #0x1
  403510:	and	w3, w22, w3
  403514:	ands	w3, w3, #0xff
  403518:	b.eq	403718 <__fxstatat@plt+0x1de8>  // b.none
  40351c:	mov	w20, #0x0                   	// #0
  403520:	b	403a34 <__fxstatat@plt+0x2104>
  403524:	cbz	w22, 4035f0 <__fxstatat@plt+0x1cc0>
  403528:	cmp	w25, #0x2
  40352c:	cset	w0, eq  // eq = none
  403530:	cbnz	w28, 403c20 <__fxstatat@plt+0x22f0>
  403534:	eor	w1, w23, #0x1
  403538:	ands	w1, w0, w1
  40353c:	b.eq	4035e8 <__fxstatat@plt+0x1cb8>  // b.none
  403540:	cmp	x27, x19
  403544:	b.ls	403550 <__fxstatat@plt+0x1c20>  // b.plast
  403548:	mov	w0, #0x27                  	// #39
  40354c:	strb	w0, [x26, x19]
  403550:	add	x0, x19, #0x1
  403554:	cmp	x27, x0
  403558:	b.ls	403564 <__fxstatat@plt+0x1c34>  // b.plast
  40355c:	mov	w2, #0x24                  	// #36
  403560:	strb	w2, [x26, x0]
  403564:	add	x0, x19, #0x2
  403568:	cmp	x27, x0
  40356c:	b.ls	403578 <__fxstatat@plt+0x1c48>  // b.plast
  403570:	mov	w2, #0x27                  	// #39
  403574:	strb	w2, [x26, x0]
  403578:	add	x0, x19, #0x3
  40357c:	mov	w23, w1
  403580:	cmp	x27, x0
  403584:	b.ls	403590 <__fxstatat@plt+0x1c60>  // b.plast
  403588:	mov	w1, #0x5c                  	// #92
  40358c:	strb	w1, [x26, x0]
  403590:	add	x19, x0, #0x1
  403594:	cbz	w3, 403b64 <__fxstatat@plt+0x2234>
  403598:	add	x1, x13, #0x1
  40359c:	cmp	x1, x24
  4035a0:	b.cs	4035e0 <__fxstatat@plt+0x1cb0>  // b.hs, b.nlast
  4035a4:	ldrb	w1, [x21, x1]
  4035a8:	sub	w1, w1, #0x30
  4035ac:	and	w1, w1, #0xff
  4035b0:	cmp	w1, #0x9
  4035b4:	b.hi	4035e0 <__fxstatat@plt+0x1cb0>  // b.pmore
  4035b8:	cmp	x27, x19
  4035bc:	b.ls	4035c8 <__fxstatat@plt+0x1c98>  // b.plast
  4035c0:	mov	w1, #0x30                  	// #48
  4035c4:	strb	w1, [x26, x19]
  4035c8:	add	x1, x0, #0x2
  4035cc:	cmp	x27, x1
  4035d0:	b.ls	4035dc <__fxstatat@plt+0x1cac>  // b.plast
  4035d4:	mov	w2, #0x30                  	// #48
  4035d8:	strb	w2, [x26, x1]
  4035dc:	add	x19, x0, #0x3
  4035e0:	mov	w20, #0x0                   	// #0
  4035e4:	b	403b6c <__fxstatat@plt+0x223c>
  4035e8:	mov	x0, x19
  4035ec:	b	403580 <__fxstatat@plt+0x1c50>
  4035f0:	ldr	x0, [sp, #120]
  4035f4:	tbnz	w0, #0, 4037ac <__fxstatat@plt+0x1e7c>
  4035f8:	mov	w20, #0x0                   	// #0
  4035fc:	b	4033d0 <__fxstatat@plt+0x1aa0>
  403600:	cmp	w25, #0x2
  403604:	b.eq	40366c <__fxstatat@plt+0x1d3c>  // b.none
  403608:	cmp	w25, #0x5
  40360c:	b.ne	4035f8 <__fxstatat@plt+0x1cc8>  // b.any
  403610:	ldr	x0, [sp, #120]
  403614:	tbz	w0, #2, 4035f8 <__fxstatat@plt+0x1cc8>
  403618:	add	x1, x13, #0x2
  40361c:	cmp	x1, x24
  403620:	b.cs	4035f8 <__fxstatat@plt+0x1cc8>  // b.hs, b.nlast
  403624:	ldr	x0, [sp, #136]
  403628:	ldrb	w0, [x0, #1]
  40362c:	cmp	w0, #0x3f
  403630:	b.ne	4035f8 <__fxstatat@plt+0x1cc8>  // b.any
  403634:	ldrb	w7, [x21, x1]
  403638:	cmp	w7, #0x2f
  40363c:	b.hi	4036a8 <__fxstatat@plt+0x1d78>  // b.pmore
  403640:	cmp	w7, #0x20
  403644:	b.ls	403b7c <__fxstatat@plt+0x224c>  // b.plast
  403648:	sub	w2, w7, #0x21
  40364c:	cmp	w2, #0xe
  403650:	b.hi	403b74 <__fxstatat@plt+0x2244>  // b.pmore
  403654:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  403658:	add	x0, x0, #0xb4c
  40365c:	ldrh	w0, [x0, w2, uxtw #1]
  403660:	adr	x2, 40366c <__fxstatat@plt+0x1d3c>
  403664:	add	x0, x2, w0, sxth #2
  403668:	br	x0
  40366c:	cbz	w28, 4035f8 <__fxstatat@plt+0x1cc8>
  403670:	ldr	x0, [sp, #240]
  403674:	cmp	w22, #0x0
  403678:	str	x0, [sp]
  40367c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403680:	ldr	w0, [sp, #120]
  403684:	mov	x3, x24
  403688:	mov	x2, x21
  40368c:	mov	x1, x27
  403690:	and	w5, w0, #0xfffffffd
  403694:	mov	x6, #0x0                   	// #0
  403698:	mov	w0, #0x4                   	// #4
  40369c:	csel	w4, w25, w0, ne  // ne = any
  4036a0:	ldr	x7, [sp, #128]
  4036a4:	b	4031e0 <__fxstatat@plt+0x18b0>
  4036a8:	sub	w2, w7, #0x3c
  4036ac:	and	w2, w2, #0xff
  4036b0:	cmp	w2, #0x2
  4036b4:	b.hi	403b7c <__fxstatat@plt+0x224c>  // b.pmore
  4036b8:	cbnz	w28, 403670 <__fxstatat@plt+0x1d40>
  4036bc:	cmp	x27, x19
  4036c0:	b.ls	4036cc <__fxstatat@plt+0x1d9c>  // b.plast
  4036c4:	mov	w0, #0x3f                  	// #63
  4036c8:	strb	w0, [x26, x19]
  4036cc:	add	x0, x19, #0x1
  4036d0:	cmp	x27, x0
  4036d4:	b.ls	4036e0 <__fxstatat@plt+0x1db0>  // b.plast
  4036d8:	mov	w2, #0x22                  	// #34
  4036dc:	strb	w2, [x26, x0]
  4036e0:	add	x0, x19, #0x2
  4036e4:	cmp	x27, x0
  4036e8:	b.ls	4036f4 <__fxstatat@plt+0x1dc4>  // b.plast
  4036ec:	mov	w2, #0x22                  	// #34
  4036f0:	strb	w2, [x26, x0]
  4036f4:	add	x0, x19, #0x3
  4036f8:	cmp	x27, x0
  4036fc:	b.ls	403708 <__fxstatat@plt+0x1dd8>  // b.plast
  403700:	mov	w2, #0x3f                  	// #63
  403704:	strb	w2, [x26, x0]
  403708:	add	x19, x19, #0x4
  40370c:	mov	x13, x1
  403710:	mov	w20, #0x0                   	// #0
  403714:	mov	w3, #0x0                   	// #0
  403718:	cmp	w25, #0x2
  40371c:	eor	w0, w22, #0x1
  403720:	cset	w1, eq  // eq = none
  403724:	orr	w0, w1, w0
  403728:	tst	w0, #0xff
  40372c:	b.eq	403734 <__fxstatat@plt+0x1e04>  // b.none
  403730:	cbz	w28, 403750 <__fxstatat@plt+0x1e20>
  403734:	ldr	x0, [sp, #152]
  403738:	cbz	x0, 403750 <__fxstatat@plt+0x1e20>
  40373c:	ldr	x1, [sp, #152]
  403740:	ubfx	x0, x7, #5, #8
  403744:	ldr	w0, [x1, x0, lsl #2]
  403748:	lsr	w0, w0, w7
  40374c:	tbnz	w0, #0, 403440 <__fxstatat@plt+0x1b10>
  403750:	cbnz	w18, 403440 <__fxstatat@plt+0x1b10>
  403754:	eor	w3, w3, #0x1
  403758:	tst	w23, w3
  40375c:	b.eq	40378c <__fxstatat@plt+0x1e5c>  // b.none
  403760:	cmp	x27, x19
  403764:	b.ls	403770 <__fxstatat@plt+0x1e40>  // b.plast
  403768:	mov	w0, #0x27                  	// #39
  40376c:	strb	w0, [x26, x19]
  403770:	add	x0, x19, #0x1
  403774:	cmp	x27, x0
  403778:	b.ls	403784 <__fxstatat@plt+0x1e54>  // b.plast
  40377c:	mov	w1, #0x27                  	// #39
  403780:	strb	w1, [x26, x0]
  403784:	add	x19, x19, #0x2
  403788:	mov	w23, #0x0                   	// #0
  40378c:	cmp	x27, x19
  403790:	b.ls	403798 <__fxstatat@plt+0x1e68>  // b.plast
  403794:	strb	w7, [x26, x19]
  403798:	ldr	w0, [sp, #148]
  40379c:	cmp	w20, #0x0
  4037a0:	add	x19, x19, #0x1
  4037a4:	csel	w0, w0, wzr, ne  // ne = any
  4037a8:	str	w0, [sp, #148]
  4037ac:	add	x13, x13, #0x1
  4037b0:	b	403170 <__fxstatat@plt+0x1840>
  4037b4:	mov	w0, #0x74                  	// #116
  4037b8:	b	40341c <__fxstatat@plt+0x1aec>
  4037bc:	mov	w0, #0x76                  	// #118
  4037c0:	b	403434 <__fxstatat@plt+0x1b04>
  4037c4:	cmp	w25, #0x2
  4037c8:	b.ne	4037dc <__fxstatat@plt+0x1eac>  // b.any
  4037cc:	cbnz	w28, 403670 <__fxstatat@plt+0x1d40>
  4037d0:	mov	w20, #0x0                   	// #0
  4037d4:	mov	w3, #0x0                   	// #0
  4037d8:	b	403754 <__fxstatat@plt+0x1e24>
  4037dc:	cmp	w22, #0x0
  4037e0:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  4037e4:	b.eq	4037ec <__fxstatat@plt+0x1ebc>  // b.none
  4037e8:	cbnz	x10, 4037d0 <__fxstatat@plt+0x1ea0>
  4037ec:	mov	w0, w7
  4037f0:	b	40341c <__fxstatat@plt+0x1aec>
  4037f4:	mov	w0, #0x6e                  	// #110
  4037f8:	b	40341c <__fxstatat@plt+0x1aec>
  4037fc:	mov	w0, #0x61                  	// #97
  403800:	b	403434 <__fxstatat@plt+0x1b04>
  403804:	mov	w0, #0x66                  	// #102
  403808:	b	403434 <__fxstatat@plt+0x1b04>
  40380c:	cmn	x24, #0x1
  403810:	b.ne	40383c <__fxstatat@plt+0x1f0c>  // b.any
  403814:	ldrb	w0, [x21, #1]
  403818:	cmp	w0, #0x0
  40381c:	cset	w0, ne  // ne = any
  403820:	cbnz	w0, 4035f8 <__fxstatat@plt+0x1cc8>
  403824:	cbnz	x13, 4035f8 <__fxstatat@plt+0x1cc8>
  403828:	mov	w20, w14
  40382c:	cmp	w25, #0x2
  403830:	csel	w3, w28, wzr, eq  // eq = none
  403834:	cbz	w3, 403718 <__fxstatat@plt+0x1de8>
  403838:	b	403428 <__fxstatat@plt+0x1af8>
  40383c:	cmp	x24, #0x1
  403840:	b	40381c <__fxstatat@plt+0x1eec>
  403844:	mov	w20, #0x0                   	// #0
  403848:	b	40382c <__fxstatat@plt+0x1efc>
  40384c:	cmp	w25, #0x2
  403850:	b.ne	403b84 <__fxstatat@plt+0x2254>  // b.any
  403854:	cbnz	w28, 403670 <__fxstatat@plt+0x1d40>
  403858:	ldr	x0, [sp, #112]
  40385c:	cmp	x27, #0x0
  403860:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  403864:	b.eq	4038b8 <__fxstatat@plt+0x1f88>  // b.none
  403868:	cmp	x27, x19
  40386c:	b.ls	403878 <__fxstatat@plt+0x1f48>  // b.plast
  403870:	mov	w0, #0x27                  	// #39
  403874:	strb	w0, [x26, x19]
  403878:	add	x0, x19, #0x1
  40387c:	cmp	x0, x27
  403880:	b.cs	40388c <__fxstatat@plt+0x1f5c>  // b.hs, b.nlast
  403884:	mov	w1, #0x5c                  	// #92
  403888:	strb	w1, [x26, x0]
  40388c:	add	x0, x19, #0x2
  403890:	cmp	x0, x27
  403894:	b.cs	4038a0 <__fxstatat@plt+0x1f70>  // b.hs, b.nlast
  403898:	mov	w1, #0x27                  	// #39
  40389c:	strb	w1, [x26, x0]
  4038a0:	add	x19, x19, #0x3
  4038a4:	mov	w20, w14
  4038a8:	mov	w3, #0x0                   	// #0
  4038ac:	mov	w23, #0x0                   	// #0
  4038b0:	str	w14, [sp, #144]
  4038b4:	b	403718 <__fxstatat@plt+0x1de8>
  4038b8:	str	x27, [sp, #112]
  4038bc:	mov	x27, #0x0                   	// #0
  4038c0:	b	403878 <__fxstatat@plt+0x1f48>
  4038c4:	str	xzr, [sp, #232]
  4038c8:	cmn	x24, #0x1
  4038cc:	b.ne	403904 <__fxstatat@plt+0x1fd4>  // b.any
  4038d0:	mov	x0, x21
  4038d4:	stp	x13, x6, [sp, #168]
  4038d8:	str	x10, [sp, #184]
  4038dc:	str	w7, [sp, #192]
  4038e0:	str	w18, [sp, #200]
  4038e4:	str	w14, [sp, #208]
  4038e8:	bl	4015b0 <strlen@plt>
  4038ec:	ldp	x13, x6, [sp, #168]
  4038f0:	mov	x24, x0
  4038f4:	ldr	w7, [sp, #192]
  4038f8:	ldr	w18, [sp, #200]
  4038fc:	ldr	w14, [sp, #208]
  403900:	ldr	x10, [sp, #184]
  403904:	mov	w20, w14
  403908:	mov	x15, #0x0                   	// #0
  40390c:	add	x2, x13, x15
  403910:	add	x3, sp, #0xe8
  403914:	add	x1, x21, x2
  403918:	add	x0, sp, #0xe4
  40391c:	sub	x2, x24, x2
  403920:	stp	x1, x13, [sp, #168]
  403924:	stp	x15, x6, [sp, #184]
  403928:	str	x10, [sp, #200]
  40392c:	stp	w7, w18, [sp, #208]
  403930:	str	w14, [sp, #216]
  403934:	bl	4068b0 <__fxstatat@plt+0x4f80>
  403938:	ldp	w7, w18, [sp, #208]
  40393c:	mov	x3, x0
  403940:	ldr	w14, [sp, #216]
  403944:	ldp	x13, x15, [sp, #176]
  403948:	ldp	x6, x10, [sp, #192]
  40394c:	cbz	x0, 403a2c <__fxstatat@plt+0x20fc>
  403950:	cmn	x0, #0x1
  403954:	b.eq	40397c <__fxstatat@plt+0x204c>  // b.none
  403958:	cmn	x0, #0x2
  40395c:	ldr	x1, [sp, #168]
  403960:	b.ne	40398c <__fxstatat@plt+0x205c>  // b.any
  403964:	add	x0, x13, x15
  403968:	cmp	x24, x0
  40396c:	b.ls	40397c <__fxstatat@plt+0x204c>  // b.plast
  403970:	ldr	x0, [sp, #136]
  403974:	ldrb	w0, [x0, x15]
  403978:	cbnz	w0, 403984 <__fxstatat@plt+0x2054>
  40397c:	mov	w20, #0x0                   	// #0
  403980:	b	403a2c <__fxstatat@plt+0x20fc>
  403984:	add	x15, x15, #0x1
  403988:	b	403964 <__fxstatat@plt+0x2034>
  40398c:	cmp	w28, #0x0
  403990:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  403994:	b.ne	4039d8 <__fxstatat@plt+0x20a8>  // b.any
  403998:	mov	x0, #0x1                   	// #1
  40399c:	b	4039d0 <__fxstatat@plt+0x20a0>
  4039a0:	ldrb	w2, [x1, x0]
  4039a4:	sub	w2, w2, #0x5b
  4039a8:	and	w2, w2, #0xff
  4039ac:	cmp	w2, #0x21
  4039b0:	b.hi	4039cc <__fxstatat@plt+0x209c>  // b.pmore
  4039b4:	mov	x4, #0x1                   	// #1
  4039b8:	lsl	x2, x4, x2
  4039bc:	mov	x4, #0x2b                  	// #43
  4039c0:	movk	x4, #0x2, lsl #32
  4039c4:	tst	x2, x4
  4039c8:	b.ne	403428 <__fxstatat@plt+0x1af8>  // b.any
  4039cc:	add	x0, x0, #0x1
  4039d0:	cmp	x0, x3
  4039d4:	b.ne	4039a0 <__fxstatat@plt+0x2070>  // b.any
  4039d8:	ldr	w0, [sp, #228]
  4039dc:	stp	x15, x13, [sp, #168]
  4039e0:	stp	x6, x10, [sp, #184]
  4039e4:	str	w7, [sp, #200]
  4039e8:	stp	w18, w14, [sp, #208]
  4039ec:	str	x3, [sp, #216]
  4039f0:	bl	4018b0 <iswprint@plt>
  4039f4:	ldr	x15, [sp, #168]
  4039f8:	cmp	w0, #0x0
  4039fc:	ldr	x3, [sp, #216]
  403a00:	csel	w20, w20, wzr, ne  // ne = any
  403a04:	add	x0, sp, #0xe8
  403a08:	add	x15, x15, x3
  403a0c:	str	x15, [sp, #168]
  403a10:	str	x15, [sp, #216]
  403a14:	bl	401790 <mbsinit@plt>
  403a18:	ldr	w7, [sp, #200]
  403a1c:	ldp	w18, w14, [sp, #208]
  403a20:	ldp	x15, x13, [sp, #168]
  403a24:	ldp	x6, x10, [sp, #184]
  403a28:	cbz	w0, 40390c <__fxstatat@plt+0x1fdc>
  403a2c:	cmp	x15, #0x1
  403a30:	b.ls	40350c <__fxstatat@plt+0x1bdc>  // b.plast
  403a34:	eor	w0, w20, #0x1
  403a38:	add	x15, x13, x15
  403a3c:	and	w0, w22, w0
  403a40:	mov	w3, #0x0                   	// #0
  403a44:	and	w0, w0, #0xff
  403a48:	mov	w16, #0x5c                  	// #92
  403a4c:	mov	w1, #0x27                  	// #39
  403a50:	mov	w17, #0x24                  	// #36
  403a54:	cbz	w0, 403b48 <__fxstatat@plt+0x2218>
  403a58:	cmp	w25, #0x2
  403a5c:	cset	w3, eq  // eq = none
  403a60:	cbnz	w28, 403c20 <__fxstatat@plt+0x22f0>
  403a64:	eor	w2, w23, #0x1
  403a68:	ands	w2, w3, w2
  403a6c:	b.eq	403aa4 <__fxstatat@plt+0x2174>  // b.none
  403a70:	cmp	x27, x19
  403a74:	b.ls	403a7c <__fxstatat@plt+0x214c>  // b.plast
  403a78:	strb	w1, [x26, x19]
  403a7c:	add	x3, x19, #0x1
  403a80:	cmp	x27, x3
  403a84:	b.ls	403a8c <__fxstatat@plt+0x215c>  // b.plast
  403a88:	strb	w17, [x26, x3]
  403a8c:	add	x3, x19, #0x2
  403a90:	cmp	x27, x3
  403a94:	b.ls	403a9c <__fxstatat@plt+0x216c>  // b.plast
  403a98:	strb	w1, [x26, x3]
  403a9c:	add	x19, x19, #0x3
  403aa0:	mov	w23, w2
  403aa4:	cmp	x27, x19
  403aa8:	b.ls	403ab0 <__fxstatat@plt+0x2180>  // b.plast
  403aac:	strb	w16, [x26, x19]
  403ab0:	add	x3, x19, #0x1
  403ab4:	cmp	x27, x3
  403ab8:	b.ls	403ac8 <__fxstatat@plt+0x2198>  // b.plast
  403abc:	lsr	w2, w7, #6
  403ac0:	add	w2, w2, #0x30
  403ac4:	strb	w2, [x26, x3]
  403ac8:	add	x3, x19, #0x2
  403acc:	cmp	x27, x3
  403ad0:	b.ls	403ae0 <__fxstatat@plt+0x21b0>  // b.plast
  403ad4:	ubfx	x2, x7, #3, #3
  403ad8:	add	w2, w2, #0x30
  403adc:	strb	w2, [x26, x3]
  403ae0:	and	w7, w7, #0x7
  403ae4:	add	x19, x19, #0x3
  403ae8:	add	w7, w7, #0x30
  403aec:	mov	w3, w0
  403af0:	add	x2, x13, #0x1
  403af4:	eor	w14, w3, #0x1
  403af8:	and	w14, w23, w14
  403afc:	cmp	x2, x15
  403b00:	b.cs	403754 <__fxstatat@plt+0x1e24>  // b.hs, b.nlast
  403b04:	cbz	w14, 403b2c <__fxstatat@plt+0x21fc>
  403b08:	cmp	x27, x19
  403b0c:	b.ls	403b14 <__fxstatat@plt+0x21e4>  // b.plast
  403b10:	strb	w1, [x26, x19]
  403b14:	add	x13, x19, #0x1
  403b18:	cmp	x27, x13
  403b1c:	b.ls	403b24 <__fxstatat@plt+0x21f4>  // b.plast
  403b20:	strb	w1, [x26, x13]
  403b24:	add	x19, x19, #0x2
  403b28:	mov	w23, #0x0                   	// #0
  403b2c:	cmp	x27, x19
  403b30:	b.ls	403b38 <__fxstatat@plt+0x2208>  // b.plast
  403b34:	strb	w7, [x26, x19]
  403b38:	ldrb	w7, [x21, x2]
  403b3c:	add	x19, x19, #0x1
  403b40:	mov	x13, x2
  403b44:	b	403a54 <__fxstatat@plt+0x2124>
  403b48:	cbz	w18, 403af0 <__fxstatat@plt+0x21c0>
  403b4c:	cmp	x27, x19
  403b50:	b.ls	403b58 <__fxstatat@plt+0x2228>  // b.plast
  403b54:	strb	w16, [x26, x19]
  403b58:	add	x19, x19, #0x1
  403b5c:	mov	w18, #0x0                   	// #0
  403b60:	b	403af0 <__fxstatat@plt+0x21c0>
  403b64:	mov	w3, w22
  403b68:	mov	w20, #0x0                   	// #0
  403b6c:	mov	w7, #0x30                  	// #48
  403b70:	b	403718 <__fxstatat@plt+0x1de8>
  403b74:	mov	w7, #0x3f                  	// #63
  403b78:	b	4035f8 <__fxstatat@plt+0x1cc8>
  403b7c:	mov	w7, w0
  403b80:	b	4035f8 <__fxstatat@plt+0x1cc8>
  403b84:	mov	w20, w14
  403b88:	str	w14, [sp, #144]
  403b8c:	b	4033d0 <__fxstatat@plt+0x1aa0>
  403b90:	cmp	x24, x13
  403b94:	b	403180 <__fxstatat@plt+0x1850>
  403b98:	ldr	x0, [sp, #112]
  403b9c:	cmp	x27, #0x0
  403ba0:	cset	w28, eq  // eq = none
  403ba4:	mov	w25, #0x2                   	// #2
  403ba8:	cmp	x0, #0x0
  403bac:	csel	w20, w28, wzr, ne  // ne = any
  403bb0:	cbnz	w20, 403124 <__fxstatat@plt+0x17f4>
  403bb4:	ldr	w0, [sp, #144]
  403bb8:	cmp	x6, #0x0
  403bbc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403bc0:	mov	x0, x19
  403bc4:	b.ne	403c18 <__fxstatat@plt+0x22e8>  // b.any
  403bc8:	cmp	x27, x0
  403bcc:	b.ls	403bd4 <__fxstatat@plt+0x22a4>  // b.plast
  403bd0:	strb	wzr, [x26, x0]
  403bd4:	ldp	x29, x30, [sp, #16]
  403bd8:	ldp	x19, x20, [sp, #32]
  403bdc:	ldp	x21, x22, [sp, #48]
  403be0:	ldp	x23, x24, [sp, #64]
  403be4:	ldp	x25, x26, [sp, #80]
  403be8:	ldp	x27, x28, [sp, #96]
  403bec:	add	sp, sp, #0xf0
  403bf0:	ret
  403bf4:	mov	w0, w5
  403bf8:	b	403bb8 <__fxstatat@plt+0x2288>
  403bfc:	cmp	x27, x0
  403c00:	b.ls	403c08 <__fxstatat@plt+0x22d8>  // b.plast
  403c04:	strb	w1, [x26, x0]
  403c08:	add	x0, x0, #0x1
  403c0c:	ldrb	w1, [x6, x0]
  403c10:	cbnz	w1, 403bfc <__fxstatat@plt+0x22cc>
  403c14:	b	403bc8 <__fxstatat@plt+0x2298>
  403c18:	sub	x6, x6, x19
  403c1c:	b	403c0c <__fxstatat@plt+0x22dc>
  403c20:	mov	w22, w28
  403c24:	b	403670 <__fxstatat@plt+0x1d40>
  403c28:	sub	sp, sp, #0x80
  403c2c:	stp	x29, x30, [sp, #16]
  403c30:	add	x29, sp, #0x10
  403c34:	stp	x19, x20, [sp, #32]
  403c38:	mov	w19, w0
  403c3c:	mov	x20, x3
  403c40:	stp	x21, x22, [sp, #48]
  403c44:	stp	x23, x24, [sp, #64]
  403c48:	mov	x24, x1
  403c4c:	stp	x25, x26, [sp, #80]
  403c50:	mov	x25, x2
  403c54:	stp	x27, x28, [sp, #96]
  403c58:	bl	4018f0 <__errno_location@plt>
  403c5c:	mov	x23, x0
  403c60:	ldr	w0, [x0]
  403c64:	adrp	x27, 41b000 <__fxstatat@plt+0x196d0>
  403c68:	str	w0, [sp, #116]
  403c6c:	ldr	x28, [x27, #528]
  403c70:	tbz	w19, #31, 403c78 <__fxstatat@plt+0x2348>
  403c74:	bl	401780 <abort@plt>
  403c78:	add	x22, x27, #0x210
  403c7c:	ldr	w0, [x22, #8]
  403c80:	cmp	w0, w19
  403c84:	b.gt	403cf0 <__fxstatat@plt+0x23c0>
  403c88:	mov	w0, #0x7fffffff            	// #2147483647
  403c8c:	cmp	w19, w0
  403c90:	b.ne	403c98 <__fxstatat@plt+0x2368>  // b.any
  403c94:	bl	404ad0 <__fxstatat@plt+0x31a0>
  403c98:	add	x2, x22, #0x10
  403c9c:	add	w26, w19, #0x1
  403ca0:	cmp	x28, x2
  403ca4:	str	x2, [sp, #120]
  403ca8:	csel	x0, x28, xzr, ne  // ne = any
  403cac:	sbfiz	x1, x26, #4, #32
  403cb0:	bl	40493c <__fxstatat@plt+0x300c>
  403cb4:	str	x0, [x27, #528]
  403cb8:	ldr	x2, [sp, #120]
  403cbc:	mov	x21, x0
  403cc0:	cmp	x28, x2
  403cc4:	b.ne	403cd0 <__fxstatat@plt+0x23a0>  // b.any
  403cc8:	ldp	x0, x1, [x22, #16]
  403ccc:	stp	x0, x1, [x21]
  403cd0:	ldr	w0, [x22, #8]
  403cd4:	mov	x28, x21
  403cd8:	mov	w1, #0x0                   	// #0
  403cdc:	sub	w2, w26, w0
  403ce0:	add	x0, x21, w0, sxtw #4
  403ce4:	sbfiz	x2, x2, #4, #32
  403ce8:	bl	4016f0 <memset@plt>
  403cec:	str	w26, [x22, #8]
  403cf0:	sbfiz	x9, x19, #4, #32
  403cf4:	add	x19, x28, w19, sxtw #4
  403cf8:	ldp	x7, x0, [x20, #40]
  403cfc:	add	x27, x20, #0x8
  403d00:	ldp	w4, w26, [x20]
  403d04:	mov	x6, x27
  403d08:	ldr	x22, [x28, x9]
  403d0c:	orr	w26, w26, #0x1
  403d10:	ldr	x21, [x19, #8]
  403d14:	str	x0, [sp]
  403d18:	mov	x3, x25
  403d1c:	mov	x2, x24
  403d20:	mov	x1, x22
  403d24:	mov	w5, w26
  403d28:	mov	x0, x21
  403d2c:	str	x9, [sp, #120]
  403d30:	bl	403094 <__fxstatat@plt+0x1764>
  403d34:	cmp	x22, x0
  403d38:	b.hi	403d94 <__fxstatat@plt+0x2464>  // b.pmore
  403d3c:	ldr	x9, [sp, #120]
  403d40:	add	x22, x0, #0x1
  403d44:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  403d48:	add	x0, x0, #0x2e8
  403d4c:	cmp	x21, x0
  403d50:	str	x22, [x28, x9]
  403d54:	b.eq	403d60 <__fxstatat@plt+0x2430>  // b.none
  403d58:	mov	x0, x21
  403d5c:	bl	401810 <free@plt>
  403d60:	mov	x0, x22
  403d64:	bl	4048dc <__fxstatat@plt+0x2fac>
  403d68:	ldp	x7, x1, [x20, #40]
  403d6c:	mov	x21, x0
  403d70:	ldr	w4, [x20]
  403d74:	mov	x6, x27
  403d78:	str	x0, [x19, #8]
  403d7c:	mov	w5, w26
  403d80:	str	x1, [sp]
  403d84:	mov	x3, x25
  403d88:	mov	x2, x24
  403d8c:	mov	x1, x22
  403d90:	bl	403094 <__fxstatat@plt+0x1764>
  403d94:	ldr	w0, [sp, #116]
  403d98:	ldp	x29, x30, [sp, #16]
  403d9c:	ldp	x19, x20, [sp, #32]
  403da0:	ldp	x25, x26, [sp, #80]
  403da4:	ldp	x27, x28, [sp, #96]
  403da8:	str	w0, [x23]
  403dac:	mov	x0, x21
  403db0:	ldp	x21, x22, [sp, #48]
  403db4:	ldp	x23, x24, [sp, #64]
  403db8:	add	sp, sp, #0x80
  403dbc:	ret
  403dc0:	stp	x29, x30, [sp, #-48]!
  403dc4:	mov	x29, sp
  403dc8:	stp	x19, x20, [sp, #16]
  403dcc:	mov	x19, x0
  403dd0:	str	x21, [sp, #32]
  403dd4:	bl	4018f0 <__errno_location@plt>
  403dd8:	ldr	w21, [x0]
  403ddc:	mov	x20, x0
  403de0:	cbnz	x19, 403df0 <__fxstatat@plt+0x24c0>
  403de4:	adrp	x19, 41b000 <__fxstatat@plt+0x196d0>
  403de8:	add	x19, x19, #0x2e8
  403dec:	add	x19, x19, #0x100
  403df0:	mov	x0, x19
  403df4:	mov	x1, #0x38                  	// #56
  403df8:	bl	404a78 <__fxstatat@plt+0x3148>
  403dfc:	str	w21, [x20]
  403e00:	ldp	x19, x20, [sp, #16]
  403e04:	ldr	x21, [sp, #32]
  403e08:	ldp	x29, x30, [sp], #48
  403e0c:	ret
  403e10:	cbnz	x0, 403e20 <__fxstatat@plt+0x24f0>
  403e14:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  403e18:	add	x0, x0, #0x2e8
  403e1c:	add	x0, x0, #0x100
  403e20:	ldr	w0, [x0]
  403e24:	ret
  403e28:	cbnz	x0, 403e38 <__fxstatat@plt+0x2508>
  403e2c:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  403e30:	add	x0, x0, #0x2e8
  403e34:	add	x0, x0, #0x100
  403e38:	str	w1, [x0]
  403e3c:	ret
  403e40:	and	w1, w1, #0xff
  403e44:	cbnz	x0, 403e54 <__fxstatat@plt+0x2524>
  403e48:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  403e4c:	add	x0, x0, #0x2e8
  403e50:	add	x0, x0, #0x100
  403e54:	ubfx	x4, x1, #5, #3
  403e58:	add	x0, x0, #0x8
  403e5c:	and	w3, w1, #0x1f
  403e60:	lsl	x4, x4, #2
  403e64:	ldr	w6, [x0, x4]
  403e68:	lsr	w5, w6, w3
  403e6c:	eor	w1, w5, w2
  403e70:	and	w1, w1, #0x1
  403e74:	lsl	w1, w1, w3
  403e78:	eor	w1, w1, w6
  403e7c:	str	w1, [x0, x4]
  403e80:	and	w0, w5, #0x1
  403e84:	ret
  403e88:	mov	x2, x0
  403e8c:	cbnz	x0, 403e9c <__fxstatat@plt+0x256c>
  403e90:	adrp	x2, 41b000 <__fxstatat@plt+0x196d0>
  403e94:	add	x2, x2, #0x2e8
  403e98:	add	x2, x2, #0x100
  403e9c:	ldr	w0, [x2, #4]
  403ea0:	str	w1, [x2, #4]
  403ea4:	ret
  403ea8:	cbnz	x0, 403eb8 <__fxstatat@plt+0x2588>
  403eac:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  403eb0:	add	x0, x0, #0x2e8
  403eb4:	add	x0, x0, #0x100
  403eb8:	mov	w3, #0xa                   	// #10
  403ebc:	str	w3, [x0]
  403ec0:	cmp	x1, #0x0
  403ec4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403ec8:	b.ne	403ed8 <__fxstatat@plt+0x25a8>  // b.any
  403ecc:	stp	x29, x30, [sp, #-16]!
  403ed0:	mov	x29, sp
  403ed4:	bl	401780 <abort@plt>
  403ed8:	stp	x1, x2, [x0, #40]
  403edc:	ret
  403ee0:	sub	sp, sp, #0x60
  403ee4:	stp	x29, x30, [sp, #16]
  403ee8:	add	x29, sp, #0x10
  403eec:	stp	x19, x20, [sp, #32]
  403ef0:	stp	x21, x22, [sp, #48]
  403ef4:	mov	x21, x0
  403ef8:	mov	x22, x1
  403efc:	stp	x23, x24, [sp, #64]
  403f00:	mov	x23, x2
  403f04:	mov	x24, x3
  403f08:	str	x25, [sp, #80]
  403f0c:	cbnz	x4, 403f70 <__fxstatat@plt+0x2640>
  403f10:	adrp	x19, 41b000 <__fxstatat@plt+0x196d0>
  403f14:	add	x19, x19, #0x2e8
  403f18:	add	x19, x19, #0x100
  403f1c:	bl	4018f0 <__errno_location@plt>
  403f20:	ldr	w25, [x0]
  403f24:	mov	x20, x0
  403f28:	add	x6, x19, #0x8
  403f2c:	ldr	x0, [x19, #48]
  403f30:	str	x0, [sp]
  403f34:	mov	x3, x24
  403f38:	mov	x2, x23
  403f3c:	ldp	w4, w5, [x19]
  403f40:	mov	x1, x22
  403f44:	ldr	x7, [x19, #40]
  403f48:	mov	x0, x21
  403f4c:	bl	403094 <__fxstatat@plt+0x1764>
  403f50:	ldp	x29, x30, [sp, #16]
  403f54:	ldp	x21, x22, [sp, #48]
  403f58:	ldp	x23, x24, [sp, #64]
  403f5c:	str	w25, [x20]
  403f60:	ldp	x19, x20, [sp, #32]
  403f64:	ldr	x25, [sp, #80]
  403f68:	add	sp, sp, #0x60
  403f6c:	ret
  403f70:	mov	x19, x4
  403f74:	b	403f1c <__fxstatat@plt+0x25ec>
  403f78:	sub	sp, sp, #0x80
  403f7c:	stp	x29, x30, [sp, #16]
  403f80:	add	x29, sp, #0x10
  403f84:	stp	x19, x20, [sp, #32]
  403f88:	mov	x20, x2
  403f8c:	stp	x21, x22, [sp, #48]
  403f90:	stp	x23, x24, [sp, #64]
  403f94:	mov	x23, x0
  403f98:	mov	x24, x1
  403f9c:	stp	x25, x26, [sp, #80]
  403fa0:	stp	x27, x28, [sp, #96]
  403fa4:	cbnz	x3, 404074 <__fxstatat@plt+0x2744>
  403fa8:	adrp	x19, 41b000 <__fxstatat@plt+0x196d0>
  403fac:	add	x19, x19, #0x2e8
  403fb0:	add	x19, x19, #0x100
  403fb4:	bl	4018f0 <__errno_location@plt>
  403fb8:	ldr	w8, [x0]
  403fbc:	mov	x22, x0
  403fc0:	ldr	w5, [x19, #4]
  403fc4:	ldr	x0, [x19, #48]
  403fc8:	str	x0, [sp]
  403fcc:	cmp	x20, #0x0
  403fd0:	add	x28, x19, #0x8
  403fd4:	cset	w25, eq  // eq = none
  403fd8:	ldr	w4, [x19]
  403fdc:	ldr	x7, [x19, #40]
  403fe0:	orr	w25, w25, w5
  403fe4:	mov	x6, x28
  403fe8:	mov	x3, x24
  403fec:	mov	x2, x23
  403ff0:	mov	w5, w25
  403ff4:	mov	x1, #0x0                   	// #0
  403ff8:	mov	x0, #0x0                   	// #0
  403ffc:	str	w8, [sp, #124]
  404000:	bl	403094 <__fxstatat@plt+0x1764>
  404004:	add	x27, x0, #0x1
  404008:	mov	x21, x0
  40400c:	mov	x0, x27
  404010:	bl	4048dc <__fxstatat@plt+0x2fac>
  404014:	ldr	x1, [x19, #48]
  404018:	str	x1, [sp]
  40401c:	mov	x26, x0
  404020:	mov	x6, x28
  404024:	ldr	w4, [x19]
  404028:	mov	w5, w25
  40402c:	ldr	x7, [x19, #40]
  404030:	mov	x3, x24
  404034:	mov	x2, x23
  404038:	mov	x1, x27
  40403c:	bl	403094 <__fxstatat@plt+0x1764>
  404040:	ldr	w8, [sp, #124]
  404044:	str	w8, [x22]
  404048:	cbz	x20, 404050 <__fxstatat@plt+0x2720>
  40404c:	str	x21, [x20]
  404050:	mov	x0, x26
  404054:	ldp	x29, x30, [sp, #16]
  404058:	ldp	x19, x20, [sp, #32]
  40405c:	ldp	x21, x22, [sp, #48]
  404060:	ldp	x23, x24, [sp, #64]
  404064:	ldp	x25, x26, [sp, #80]
  404068:	ldp	x27, x28, [sp, #96]
  40406c:	add	sp, sp, #0x80
  404070:	ret
  404074:	mov	x19, x3
  404078:	b	403fb4 <__fxstatat@plt+0x2684>
  40407c:	mov	x3, x2
  404080:	mov	x2, #0x0                   	// #0
  404084:	b	403f78 <__fxstatat@plt+0x2648>
  404088:	stp	x29, x30, [sp, #-64]!
  40408c:	mov	x29, sp
  404090:	stp	x19, x20, [sp, #16]
  404094:	adrp	x20, 41b000 <__fxstatat@plt+0x196d0>
  404098:	add	x19, x20, #0x210
  40409c:	stp	x21, x22, [sp, #32]
  4040a0:	mov	x22, #0x0                   	// #0
  4040a4:	ldr	x21, [x20, #528]
  4040a8:	str	x23, [sp, #48]
  4040ac:	add	x23, x21, #0x8
  4040b0:	ldr	w0, [x19, #8]
  4040b4:	add	x22, x22, #0x1
  4040b8:	cmp	w0, w22
  4040bc:	b.gt	404114 <__fxstatat@plt+0x27e4>
  4040c0:	ldr	x0, [x21, #8]
  4040c4:	adrp	x22, 41b000 <__fxstatat@plt+0x196d0>
  4040c8:	add	x22, x22, #0x2e8
  4040cc:	cmp	x0, x22
  4040d0:	b.eq	4040e0 <__fxstatat@plt+0x27b0>  // b.none
  4040d4:	bl	401810 <free@plt>
  4040d8:	mov	x0, #0x100                 	// #256
  4040dc:	stp	x0, x22, [x19, #16]
  4040e0:	add	x22, x19, #0x10
  4040e4:	cmp	x21, x22
  4040e8:	b.eq	4040f8 <__fxstatat@plt+0x27c8>  // b.none
  4040ec:	mov	x0, x21
  4040f0:	bl	401810 <free@plt>
  4040f4:	str	x22, [x20, #528]
  4040f8:	mov	w0, #0x1                   	// #1
  4040fc:	str	w0, [x19, #8]
  404100:	ldp	x19, x20, [sp, #16]
  404104:	ldp	x21, x22, [sp, #32]
  404108:	ldr	x23, [sp, #48]
  40410c:	ldp	x29, x30, [sp], #64
  404110:	ret
  404114:	lsl	x0, x22, #4
  404118:	ldr	x0, [x23, x0]
  40411c:	bl	401810 <free@plt>
  404120:	b	4040b0 <__fxstatat@plt+0x2780>
  404124:	adrp	x3, 41b000 <__fxstatat@plt+0x196d0>
  404128:	add	x3, x3, #0x2e8
  40412c:	add	x3, x3, #0x100
  404130:	mov	x2, #0xffffffffffffffff    	// #-1
  404134:	b	403c28 <__fxstatat@plt+0x22f8>
  404138:	adrp	x3, 41b000 <__fxstatat@plt+0x196d0>
  40413c:	add	x3, x3, #0x2e8
  404140:	add	x3, x3, #0x100
  404144:	b	403c28 <__fxstatat@plt+0x22f8>
  404148:	mov	x1, x0
  40414c:	mov	w0, #0x0                   	// #0
  404150:	b	404124 <__fxstatat@plt+0x27f4>
  404154:	mov	x2, x1
  404158:	mov	x1, x0
  40415c:	mov	w0, #0x0                   	// #0
  404160:	b	404138 <__fxstatat@plt+0x2808>
  404164:	stp	x29, x30, [sp, #-96]!
  404168:	add	x8, sp, #0x28
  40416c:	mov	x29, sp
  404170:	stp	x19, x20, [sp, #16]
  404174:	mov	x20, x2
  404178:	mov	w19, w0
  40417c:	mov	w0, w1
  404180:	bl	402f20 <__fxstatat@plt+0x15f0>
  404184:	add	x3, sp, #0x28
  404188:	mov	x1, x20
  40418c:	mov	w0, w19
  404190:	mov	x2, #0xffffffffffffffff    	// #-1
  404194:	bl	403c28 <__fxstatat@plt+0x22f8>
  404198:	ldp	x19, x20, [sp, #16]
  40419c:	ldp	x29, x30, [sp], #96
  4041a0:	ret
  4041a4:	stp	x29, x30, [sp, #-112]!
  4041a8:	add	x8, sp, #0x38
  4041ac:	mov	x29, sp
  4041b0:	stp	x19, x20, [sp, #16]
  4041b4:	mov	x20, x2
  4041b8:	mov	w19, w0
  4041bc:	mov	w0, w1
  4041c0:	str	x21, [sp, #32]
  4041c4:	mov	x21, x3
  4041c8:	bl	402f20 <__fxstatat@plt+0x15f0>
  4041cc:	add	x3, sp, #0x38
  4041d0:	mov	x2, x21
  4041d4:	mov	x1, x20
  4041d8:	mov	w0, w19
  4041dc:	bl	403c28 <__fxstatat@plt+0x22f8>
  4041e0:	ldp	x19, x20, [sp, #16]
  4041e4:	ldr	x21, [sp, #32]
  4041e8:	ldp	x29, x30, [sp], #112
  4041ec:	ret
  4041f0:	mov	x2, x1
  4041f4:	mov	w1, w0
  4041f8:	mov	w0, #0x0                   	// #0
  4041fc:	b	404164 <__fxstatat@plt+0x2834>
  404200:	mov	x3, x2
  404204:	mov	x2, x1
  404208:	mov	w1, w0
  40420c:	mov	w0, #0x0                   	// #0
  404210:	b	4041a4 <__fxstatat@plt+0x2874>
  404214:	stp	x29, x30, [sp, #-112]!
  404218:	mov	x29, sp
  40421c:	stp	x19, x20, [sp, #16]
  404220:	mov	x20, x1
  404224:	adrp	x1, 41b000 <__fxstatat@plt+0x196d0>
  404228:	add	x1, x1, #0x2e8
  40422c:	mov	x19, x0
  404230:	add	x1, x1, #0x100
  404234:	str	x21, [sp, #32]
  404238:	and	w21, w2, #0xff
  40423c:	mov	x2, #0x38                  	// #56
  404240:	add	x0, sp, x2
  404244:	bl	401580 <memcpy@plt>
  404248:	mov	w1, w21
  40424c:	add	x0, sp, #0x38
  404250:	mov	w2, #0x1                   	// #1
  404254:	bl	403e40 <__fxstatat@plt+0x2510>
  404258:	add	x3, sp, #0x38
  40425c:	mov	x2, x20
  404260:	mov	x1, x19
  404264:	mov	w0, #0x0                   	// #0
  404268:	bl	403c28 <__fxstatat@plt+0x22f8>
  40426c:	ldp	x19, x20, [sp, #16]
  404270:	ldr	x21, [sp, #32]
  404274:	ldp	x29, x30, [sp], #112
  404278:	ret
  40427c:	mov	w2, w1
  404280:	mov	x1, #0xffffffffffffffff    	// #-1
  404284:	b	404214 <__fxstatat@plt+0x28e4>
  404288:	mov	w1, #0x3a                  	// #58
  40428c:	b	40427c <__fxstatat@plt+0x294c>
  404290:	mov	w2, #0x3a                  	// #58
  404294:	b	404214 <__fxstatat@plt+0x28e4>
  404298:	stp	x29, x30, [sp, #-160]!
  40429c:	add	x8, sp, #0x20
  4042a0:	mov	x29, sp
  4042a4:	stp	x19, x20, [sp, #16]
  4042a8:	mov	x20, x2
  4042ac:	mov	w19, w0
  4042b0:	mov	w0, w1
  4042b4:	bl	402f20 <__fxstatat@plt+0x15f0>
  4042b8:	add	x1, sp, #0x20
  4042bc:	add	x0, sp, #0x68
  4042c0:	mov	x2, #0x38                  	// #56
  4042c4:	bl	401580 <memcpy@plt>
  4042c8:	add	x0, sp, #0x68
  4042cc:	mov	w2, #0x1                   	// #1
  4042d0:	mov	w1, #0x3a                  	// #58
  4042d4:	bl	403e40 <__fxstatat@plt+0x2510>
  4042d8:	add	x3, sp, #0x68
  4042dc:	mov	x1, x20
  4042e0:	mov	w0, w19
  4042e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4042e8:	bl	403c28 <__fxstatat@plt+0x22f8>
  4042ec:	ldp	x19, x20, [sp, #16]
  4042f0:	ldp	x29, x30, [sp], #160
  4042f4:	ret
  4042f8:	stp	x29, x30, [sp, #-128]!
  4042fc:	mov	x29, sp
  404300:	stp	x21, x22, [sp, #32]
  404304:	mov	x22, x1
  404308:	adrp	x1, 41b000 <__fxstatat@plt+0x196d0>
  40430c:	add	x1, x1, #0x2e8
  404310:	mov	x21, x4
  404314:	add	x1, x1, #0x100
  404318:	stp	x19, x20, [sp, #16]
  40431c:	mov	x20, x3
  404320:	mov	w19, w0
  404324:	add	x0, sp, #0x48
  404328:	str	x23, [sp, #48]
  40432c:	mov	x23, x2
  404330:	mov	x2, #0x38                  	// #56
  404334:	bl	401580 <memcpy@plt>
  404338:	mov	x2, x23
  40433c:	mov	x1, x22
  404340:	add	x0, sp, #0x48
  404344:	bl	403ea8 <__fxstatat@plt+0x2578>
  404348:	add	x3, sp, #0x48
  40434c:	mov	x2, x21
  404350:	mov	x1, x20
  404354:	mov	w0, w19
  404358:	bl	403c28 <__fxstatat@plt+0x22f8>
  40435c:	ldp	x19, x20, [sp, #16]
  404360:	ldp	x21, x22, [sp, #32]
  404364:	ldr	x23, [sp, #48]
  404368:	ldp	x29, x30, [sp], #128
  40436c:	ret
  404370:	mov	x4, #0xffffffffffffffff    	// #-1
  404374:	b	4042f8 <__fxstatat@plt+0x29c8>
  404378:	mov	x3, x2
  40437c:	mov	x2, x1
  404380:	mov	x1, x0
  404384:	mov	w0, #0x0                   	// #0
  404388:	b	404370 <__fxstatat@plt+0x2a40>
  40438c:	mov	x4, x3
  404390:	mov	x3, x2
  404394:	mov	x2, x1
  404398:	mov	x1, x0
  40439c:	mov	w0, #0x0                   	// #0
  4043a0:	b	4042f8 <__fxstatat@plt+0x29c8>
  4043a4:	adrp	x3, 41b000 <__fxstatat@plt+0x196d0>
  4043a8:	add	x3, x3, #0x210
  4043ac:	add	x3, x3, #0x20
  4043b0:	b	403c28 <__fxstatat@plt+0x22f8>
  4043b4:	mov	x2, x1
  4043b8:	mov	x1, x0
  4043bc:	mov	w0, #0x0                   	// #0
  4043c0:	b	4043a4 <__fxstatat@plt+0x2a74>
  4043c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4043c8:	b	4043a4 <__fxstatat@plt+0x2a74>
  4043cc:	mov	x1, x0
  4043d0:	mov	w0, #0x0                   	// #0
  4043d4:	b	4043c4 <__fxstatat@plt+0x2a94>
  4043d8:	stp	x29, x30, [sp, #-160]!
  4043dc:	mov	x29, sp
  4043e0:	add	x1, sp, #0x20
  4043e4:	str	x19, [sp, #16]
  4043e8:	mov	x19, x0
  4043ec:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  4043f0:	add	x0, x0, #0xa0d
  4043f4:	bl	407e38 <__fxstatat@plt+0x6508>
  4043f8:	cbnz	w0, 40441c <__fxstatat@plt+0x2aec>
  4043fc:	ldr	x0, [sp, #40]
  404400:	str	x0, [x19]
  404404:	ldr	x0, [sp, #32]
  404408:	str	x0, [x19, #8]
  40440c:	mov	x0, x19
  404410:	ldr	x19, [sp, #16]
  404414:	ldp	x29, x30, [sp], #160
  404418:	ret
  40441c:	mov	x19, #0x0                   	// #0
  404420:	b	40440c <__fxstatat@plt+0x2adc>
  404424:	sub	sp, sp, #0x50
  404428:	stp	x29, x30, [sp, #32]
  40442c:	add	x29, sp, #0x20
  404430:	stp	x19, x20, [sp, #48]
  404434:	mov	x20, x0
  404438:	mov	x19, x4
  40443c:	str	x21, [sp, #64]
  404440:	mov	x21, x5
  404444:	cbz	x1, 4044d8 <__fxstatat@plt+0x2ba8>
  404448:	mov	x5, x3
  40444c:	mov	x4, x2
  404450:	mov	x3, x1
  404454:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  404458:	mov	w1, #0x1                   	// #1
  40445c:	add	x2, x2, #0xbf0
  404460:	bl	4017d0 <__fprintf_chk@plt>
  404464:	mov	w2, #0x5                   	// #5
  404468:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40446c:	mov	x0, #0x0                   	// #0
  404470:	add	x1, x1, #0xc03
  404474:	bl	401880 <dcgettext@plt>
  404478:	mov	x3, x0
  40447c:	mov	w4, #0x7e3                 	// #2019
  404480:	mov	w1, #0x1                   	// #1
  404484:	mov	x0, x20
  404488:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  40448c:	add	x2, x2, #0xee4
  404490:	bl	4017d0 <__fprintf_chk@plt>
  404494:	mov	w2, #0x5                   	// #5
  404498:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40449c:	mov	x0, #0x0                   	// #0
  4044a0:	add	x1, x1, #0xc07
  4044a4:	bl	401880 <dcgettext@plt>
  4044a8:	mov	x1, x20
  4044ac:	bl	401890 <fputs_unlocked@plt>
  4044b0:	cmp	x21, #0x9
  4044b4:	b.hi	404748 <__fxstatat@plt+0x2e18>  // b.pmore
  4044b8:	cmp	w21, #0x9
  4044bc:	b.hi	404748 <__fxstatat@plt+0x2e18>  // b.pmore
  4044c0:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  4044c4:	add	x0, x0, #0xed0
  4044c8:	ldrh	w0, [x0, w21, uxtw #1]
  4044cc:	adr	x1, 4044d8 <__fxstatat@plt+0x2ba8>
  4044d0:	add	x0, x1, w0, sxth #2
  4044d4:	br	x0
  4044d8:	mov	x4, x3
  4044dc:	mov	w1, #0x1                   	// #1
  4044e0:	mov	x3, x2
  4044e4:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  4044e8:	add	x2, x2, #0xbfc
  4044ec:	bl	4017d0 <__fprintf_chk@plt>
  4044f0:	b	404464 <__fxstatat@plt+0x2b34>
  4044f4:	mov	w2, #0x5                   	// #5
  4044f8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4044fc:	mov	x0, #0x0                   	// #0
  404500:	add	x1, x1, #0xcd3
  404504:	bl	401880 <dcgettext@plt>
  404508:	mov	x2, x0
  40450c:	mov	x0, x20
  404510:	mov	w1, #0x1                   	// #1
  404514:	ldr	x3, [x19]
  404518:	ldp	x29, x30, [sp, #32]
  40451c:	ldp	x19, x20, [sp, #48]
  404520:	ldr	x21, [sp, #64]
  404524:	add	sp, sp, #0x50
  404528:	b	4017d0 <__fprintf_chk@plt>
  40452c:	mov	w2, #0x5                   	// #5
  404530:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  404534:	mov	x0, #0x0                   	// #0
  404538:	add	x1, x1, #0xce3
  40453c:	bl	401880 <dcgettext@plt>
  404540:	mov	x2, x0
  404544:	mov	x0, x20
  404548:	mov	w1, #0x1                   	// #1
  40454c:	ldp	x3, x4, [x19]
  404550:	ldp	x29, x30, [sp, #32]
  404554:	ldp	x19, x20, [sp, #48]
  404558:	ldr	x21, [sp, #64]
  40455c:	add	sp, sp, #0x50
  404560:	b	4017d0 <__fprintf_chk@plt>
  404564:	mov	w2, #0x5                   	// #5
  404568:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40456c:	mov	x0, #0x0                   	// #0
  404570:	add	x1, x1, #0xcfa
  404574:	bl	401880 <dcgettext@plt>
  404578:	mov	x2, x0
  40457c:	mov	x0, x20
  404580:	mov	w1, #0x1                   	// #1
  404584:	ldp	x3, x4, [x19]
  404588:	ldr	x5, [x19, #16]
  40458c:	ldp	x29, x30, [sp, #32]
  404590:	ldp	x19, x20, [sp, #48]
  404594:	ldr	x21, [sp, #64]
  404598:	add	sp, sp, #0x50
  40459c:	b	4017d0 <__fprintf_chk@plt>
  4045a0:	mov	w2, #0x5                   	// #5
  4045a4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4045a8:	mov	x0, #0x0                   	// #0
  4045ac:	add	x1, x1, #0xd16
  4045b0:	bl	401880 <dcgettext@plt>
  4045b4:	mov	x2, x0
  4045b8:	mov	x0, x20
  4045bc:	mov	w1, #0x1                   	// #1
  4045c0:	ldp	x3, x4, [x19]
  4045c4:	ldp	x5, x6, [x19, #16]
  4045c8:	ldp	x29, x30, [sp, #32]
  4045cc:	ldp	x19, x20, [sp, #48]
  4045d0:	ldr	x21, [sp, #64]
  4045d4:	add	sp, sp, #0x50
  4045d8:	b	4017d0 <__fprintf_chk@plt>
  4045dc:	mov	w2, #0x5                   	// #5
  4045e0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4045e4:	mov	x0, #0x0                   	// #0
  4045e8:	add	x1, x1, #0xd36
  4045ec:	bl	401880 <dcgettext@plt>
  4045f0:	mov	x2, x0
  4045f4:	mov	x0, x20
  4045f8:	mov	w1, #0x1                   	// #1
  4045fc:	ldp	x3, x4, [x19]
  404600:	ldp	x5, x6, [x19, #16]
  404604:	ldp	x29, x30, [sp, #32]
  404608:	ldr	x7, [x19, #32]
  40460c:	ldp	x19, x20, [sp, #48]
  404610:	ldr	x21, [sp, #64]
  404614:	add	sp, sp, #0x50
  404618:	b	4017d0 <__fprintf_chk@plt>
  40461c:	mov	w2, #0x5                   	// #5
  404620:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  404624:	mov	x0, #0x0                   	// #0
  404628:	add	x1, x1, #0xd5a
  40462c:	bl	401880 <dcgettext@plt>
  404630:	mov	x2, x0
  404634:	ldp	x3, x4, [x19]
  404638:	mov	x0, x20
  40463c:	ldp	x5, x6, [x19, #16]
  404640:	ldp	x7, x1, [x19, #32]
  404644:	str	x1, [sp]
  404648:	mov	w1, #0x1                   	// #1
  40464c:	bl	4017d0 <__fprintf_chk@plt>
  404650:	ldp	x29, x30, [sp, #32]
  404654:	ldp	x19, x20, [sp, #48]
  404658:	ldr	x21, [sp, #64]
  40465c:	add	sp, sp, #0x50
  404660:	ret
  404664:	mov	w2, #0x5                   	// #5
  404668:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40466c:	mov	x0, #0x0                   	// #0
  404670:	add	x1, x1, #0xd82
  404674:	bl	401880 <dcgettext@plt>
  404678:	mov	x2, x0
  40467c:	ldp	x3, x4, [x19]
  404680:	mov	x0, x20
  404684:	ldp	x5, x6, [x19, #16]
  404688:	ldr	x1, [x19, #48]
  40468c:	ldr	x7, [x19, #32]
  404690:	str	x1, [sp, #8]
  404694:	ldr	x1, [x19, #40]
  404698:	str	x1, [sp]
  40469c:	mov	w1, #0x1                   	// #1
  4046a0:	bl	4017d0 <__fprintf_chk@plt>
  4046a4:	b	404650 <__fxstatat@plt+0x2d20>
  4046a8:	mov	w2, #0x5                   	// #5
  4046ac:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4046b0:	mov	x0, #0x0                   	// #0
  4046b4:	add	x1, x1, #0xdae
  4046b8:	bl	401880 <dcgettext@plt>
  4046bc:	mov	x2, x0
  4046c0:	ldr	x1, [x19, #56]
  4046c4:	mov	x0, x20
  4046c8:	ldp	x3, x4, [x19]
  4046cc:	ldp	x5, x6, [x19, #16]
  4046d0:	ldr	x7, [x19, #32]
  4046d4:	str	x1, [sp, #16]
  4046d8:	ldr	x1, [x19, #48]
  4046dc:	str	x1, [sp, #8]
  4046e0:	ldr	x1, [x19, #40]
  4046e4:	str	x1, [sp]
  4046e8:	mov	w1, #0x1                   	// #1
  4046ec:	bl	4017d0 <__fprintf_chk@plt>
  4046f0:	b	404650 <__fxstatat@plt+0x2d20>
  4046f4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4046f8:	add	x1, x1, #0xdde
  4046fc:	mov	w2, #0x5                   	// #5
  404700:	mov	x0, #0x0                   	// #0
  404704:	bl	401880 <dcgettext@plt>
  404708:	ldr	x1, [x19, #64]
  40470c:	mov	x2, x0
  404710:	ldp	x3, x4, [x19]
  404714:	mov	x0, x20
  404718:	ldp	x5, x6, [x19, #16]
  40471c:	ldr	x7, [x19, #32]
  404720:	str	x1, [sp, #24]
  404724:	ldr	x1, [x19, #56]
  404728:	str	x1, [sp, #16]
  40472c:	ldr	x1, [x19, #48]
  404730:	str	x1, [sp, #8]
  404734:	ldr	x1, [x19, #40]
  404738:	str	x1, [sp]
  40473c:	mov	w1, #0x1                   	// #1
  404740:	bl	4017d0 <__fprintf_chk@plt>
  404744:	b	404650 <__fxstatat@plt+0x2d20>
  404748:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40474c:	mov	w2, #0x5                   	// #5
  404750:	add	x1, x1, #0xe12
  404754:	b	404700 <__fxstatat@plt+0x2dd0>
  404758:	mov	x5, #0x0                   	// #0
  40475c:	ldr	x6, [x4, x5, lsl #3]
  404760:	cbnz	x6, 404768 <__fxstatat@plt+0x2e38>
  404764:	b	404424 <__fxstatat@plt+0x2af4>
  404768:	add	x5, x5, #0x1
  40476c:	b	40475c <__fxstatat@plt+0x2e2c>
  404770:	stp	x29, x30, [sp, #-96]!
  404774:	mov	x5, #0x0                   	// #0
  404778:	mov	x29, sp
  40477c:	ldr	w7, [x4, #24]
  404780:	ldp	x6, x10, [x4]
  404784:	add	x4, sp, #0x10
  404788:	tbnz	w7, #31, 4047bc <__fxstatat@plt+0x2e8c>
  40478c:	add	x9, x6, #0xf
  404790:	mov	x8, x6
  404794:	and	x6, x9, #0xfffffffffffffff8
  404798:	ldr	x8, [x8]
  40479c:	str	x8, [x4, x5, lsl #3]
  4047a0:	cbz	x8, 4047b0 <__fxstatat@plt+0x2e80>
  4047a4:	add	x5, x5, #0x1
  4047a8:	cmp	x5, #0xa
  4047ac:	b.ne	404788 <__fxstatat@plt+0x2e58>  // b.any
  4047b0:	bl	404424 <__fxstatat@plt+0x2af4>
  4047b4:	ldp	x29, x30, [sp], #96
  4047b8:	ret
  4047bc:	add	w9, w7, #0x8
  4047c0:	cmp	w9, #0x0
  4047c4:	b.le	4047dc <__fxstatat@plt+0x2eac>
  4047c8:	add	x11, x6, #0xf
  4047cc:	mov	x8, x6
  4047d0:	mov	w7, w9
  4047d4:	and	x6, x11, #0xfffffffffffffff8
  4047d8:	b	404798 <__fxstatat@plt+0x2e68>
  4047dc:	add	x8, x10, w7, sxtw
  4047e0:	mov	w7, w9
  4047e4:	b	404798 <__fxstatat@plt+0x2e68>
  4047e8:	stp	x29, x30, [sp, #-240]!
  4047ec:	mov	x29, sp
  4047f0:	stp	x4, x5, [sp, #208]
  4047f4:	add	x4, sp, #0xf0
  4047f8:	stp	x4, x4, [sp, #48]
  4047fc:	add	x4, sp, #0xd0
  404800:	str	x4, [sp, #64]
  404804:	mov	w4, #0xffffffe0            	// #-32
  404808:	str	w4, [sp, #72]
  40480c:	mov	w4, #0xffffff80            	// #-128
  404810:	str	w4, [sp, #76]
  404814:	ldp	x4, x5, [sp, #48]
  404818:	stp	x4, x5, [sp, #16]
  40481c:	ldp	x4, x5, [sp, #64]
  404820:	stp	x4, x5, [sp, #32]
  404824:	add	x4, sp, #0x10
  404828:	str	q0, [sp, #80]
  40482c:	str	q1, [sp, #96]
  404830:	str	q2, [sp, #112]
  404834:	str	q3, [sp, #128]
  404838:	str	q4, [sp, #144]
  40483c:	str	q5, [sp, #160]
  404840:	str	q6, [sp, #176]
  404844:	str	q7, [sp, #192]
  404848:	stp	x6, x7, [sp, #224]
  40484c:	bl	404770 <__fxstatat@plt+0x2e40>
  404850:	ldp	x29, x30, [sp], #240
  404854:	ret
  404858:	stp	x29, x30, [sp, #-16]!
  40485c:	mov	w2, #0x5                   	// #5
  404860:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  404864:	mov	x29, sp
  404868:	add	x1, x1, #0xe4e
  40486c:	mov	x0, #0x0                   	// #0
  404870:	bl	401880 <dcgettext@plt>
  404874:	mov	x1, x0
  404878:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  40487c:	mov	w0, #0x1                   	// #1
  404880:	add	x2, x2, #0xe63
  404884:	bl	4016d0 <__printf_chk@plt>
  404888:	mov	w2, #0x5                   	// #5
  40488c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  404890:	mov	x0, #0x0                   	// #0
  404894:	add	x1, x1, #0xe79
  404898:	bl	401880 <dcgettext@plt>
  40489c:	mov	x1, x0
  4048a0:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  4048a4:	add	x3, x3, #0x29f
  4048a8:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  4048ac:	mov	w0, #0x1                   	// #1
  4048b0:	add	x2, x2, #0x2c7
  4048b4:	bl	4016d0 <__printf_chk@plt>
  4048b8:	mov	w2, #0x5                   	// #5
  4048bc:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4048c0:	mov	x0, #0x0                   	// #0
  4048c4:	add	x1, x1, #0xe8d
  4048c8:	bl	401880 <dcgettext@plt>
  4048cc:	ldp	x29, x30, [sp], #16
  4048d0:	adrp	x1, 41b000 <__fxstatat@plt+0x196d0>
  4048d4:	ldr	x1, [x1, #648]
  4048d8:	b	401890 <fputs_unlocked@plt>
  4048dc:	stp	x29, x30, [sp, #-32]!
  4048e0:	mov	x29, sp
  4048e4:	str	x19, [sp, #16]
  4048e8:	mov	x19, x0
  4048ec:	bl	401680 <malloc@plt>
  4048f0:	cmp	x0, #0x0
  4048f4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4048f8:	b.eq	404900 <__fxstatat@plt+0x2fd0>  // b.none
  4048fc:	bl	404ad0 <__fxstatat@plt+0x31a0>
  404900:	ldr	x19, [sp, #16]
  404904:	ldp	x29, x30, [sp], #32
  404908:	ret
  40490c:	mov	x2, x0
  404910:	mul	x0, x0, x1
  404914:	umulh	x2, x2, x1
  404918:	cmp	x2, #0x0
  40491c:	cset	x1, ne  // ne = any
  404920:	tbnz	x0, #63, 404928 <__fxstatat@plt+0x2ff8>
  404924:	cbz	x1, 404934 <__fxstatat@plt+0x3004>
  404928:	stp	x29, x30, [sp, #-16]!
  40492c:	mov	x29, sp
  404930:	bl	404ad0 <__fxstatat@plt+0x31a0>
  404934:	b	4048dc <__fxstatat@plt+0x2fac>
  404938:	b	4048dc <__fxstatat@plt+0x2fac>
  40493c:	stp	x29, x30, [sp, #-32]!
  404940:	cmp	x1, #0x0
  404944:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  404948:	mov	x29, sp
  40494c:	str	x19, [sp, #16]
  404950:	b.eq	404968 <__fxstatat@plt+0x3038>  // b.none
  404954:	bl	401810 <free@plt>
  404958:	mov	x0, #0x0                   	// #0
  40495c:	ldr	x19, [sp, #16]
  404960:	ldp	x29, x30, [sp], #32
  404964:	ret
  404968:	mov	x19, x1
  40496c:	bl	401720 <realloc@plt>
  404970:	cmp	x0, #0x0
  404974:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404978:	b.eq	40495c <__fxstatat@plt+0x302c>  // b.none
  40497c:	bl	404ad0 <__fxstatat@plt+0x31a0>
  404980:	mov	x3, x1
  404984:	mul	x1, x1, x2
  404988:	umulh	x3, x3, x2
  40498c:	cmp	x3, #0x0
  404990:	cset	x2, ne  // ne = any
  404994:	tbnz	x1, #63, 40499c <__fxstatat@plt+0x306c>
  404998:	cbz	x2, 4049a8 <__fxstatat@plt+0x3078>
  40499c:	stp	x29, x30, [sp, #-16]!
  4049a0:	mov	x29, sp
  4049a4:	bl	404ad0 <__fxstatat@plt+0x31a0>
  4049a8:	b	40493c <__fxstatat@plt+0x300c>
  4049ac:	ldr	x3, [x1]
  4049b0:	cbnz	x0, 4049ec <__fxstatat@plt+0x30bc>
  4049b4:	cbnz	x3, 4049c8 <__fxstatat@plt+0x3098>
  4049b8:	mov	x3, #0x80                  	// #128
  4049bc:	cmp	x2, #0x80
  4049c0:	udiv	x3, x3, x2
  4049c4:	cinc	x3, x3, hi  // hi = pmore
  4049c8:	umulh	x5, x3, x2
  4049cc:	mul	x4, x3, x2
  4049d0:	cmp	x5, #0x0
  4049d4:	cset	x5, ne  // ne = any
  4049d8:	tbnz	x4, #63, 4049e0 <__fxstatat@plt+0x30b0>
  4049dc:	cbz	x5, 404a08 <__fxstatat@plt+0x30d8>
  4049e0:	stp	x29, x30, [sp, #-16]!
  4049e4:	mov	x29, sp
  4049e8:	bl	404ad0 <__fxstatat@plt+0x31a0>
  4049ec:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  4049f0:	movk	x4, #0x5554
  4049f4:	udiv	x4, x4, x2
  4049f8:	cmp	x4, x3
  4049fc:	b.ls	4049e0 <__fxstatat@plt+0x30b0>  // b.plast
  404a00:	add	x4, x3, #0x1
  404a04:	add	x3, x4, x3, lsr #1
  404a08:	str	x3, [x1]
  404a0c:	mul	x1, x3, x2
  404a10:	b	40493c <__fxstatat@plt+0x300c>
  404a14:	mov	x2, #0x1                   	// #1
  404a18:	b	4049ac <__fxstatat@plt+0x307c>
  404a1c:	stp	x29, x30, [sp, #-32]!
  404a20:	mov	x29, sp
  404a24:	str	x19, [sp, #16]
  404a28:	mov	x19, x0
  404a2c:	bl	4048dc <__fxstatat@plt+0x2fac>
  404a30:	mov	x2, x19
  404a34:	mov	w1, #0x0                   	// #0
  404a38:	ldr	x19, [sp, #16]
  404a3c:	ldp	x29, x30, [sp], #32
  404a40:	b	4016f0 <memset@plt>
  404a44:	umulh	x2, x0, x1
  404a48:	stp	x29, x30, [sp, #-16]!
  404a4c:	mul	x4, x0, x1
  404a50:	cmp	x2, #0x0
  404a54:	mov	x29, sp
  404a58:	cset	x2, ne  // ne = any
  404a5c:	tbnz	x4, #63, 404a64 <__fxstatat@plt+0x3134>
  404a60:	cbz	x2, 404a68 <__fxstatat@plt+0x3138>
  404a64:	bl	404ad0 <__fxstatat@plt+0x31a0>
  404a68:	bl	401700 <calloc@plt>
  404a6c:	cbz	x0, 404a64 <__fxstatat@plt+0x3134>
  404a70:	ldp	x29, x30, [sp], #16
  404a74:	ret
  404a78:	stp	x29, x30, [sp, #-32]!
  404a7c:	mov	x29, sp
  404a80:	stp	x19, x20, [sp, #16]
  404a84:	mov	x19, x1
  404a88:	mov	x20, x0
  404a8c:	mov	x0, x1
  404a90:	bl	4048dc <__fxstatat@plt+0x2fac>
  404a94:	mov	x2, x19
  404a98:	mov	x1, x20
  404a9c:	ldp	x19, x20, [sp, #16]
  404aa0:	ldp	x29, x30, [sp], #32
  404aa4:	b	401580 <memcpy@plt>
  404aa8:	stp	x29, x30, [sp, #-32]!
  404aac:	mov	x29, sp
  404ab0:	str	x19, [sp, #16]
  404ab4:	mov	x19, x0
  404ab8:	bl	4015b0 <strlen@plt>
  404abc:	add	x1, x0, #0x1
  404ac0:	mov	x0, x19
  404ac4:	ldr	x19, [sp, #16]
  404ac8:	ldp	x29, x30, [sp], #32
  404acc:	b	404a78 <__fxstatat@plt+0x3148>
  404ad0:	stp	x29, x30, [sp, #-32]!
  404ad4:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  404ad8:	mov	w2, #0x5                   	// #5
  404adc:	mov	x29, sp
  404ae0:	str	x19, [sp, #16]
  404ae4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  404ae8:	ldr	w19, [x0, #520]
  404aec:	add	x1, x1, #0xf13
  404af0:	mov	x0, #0x0                   	// #0
  404af4:	bl	401880 <dcgettext@plt>
  404af8:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  404afc:	mov	x3, x0
  404b00:	add	x2, x2, #0x463
  404b04:	mov	w0, w19
  404b08:	mov	w1, #0x0                   	// #0
  404b0c:	bl	4015e0 <error@plt>
  404b10:	bl	401780 <abort@plt>
  404b14:	stp	x29, x30, [sp, #-16]!
  404b18:	orr	w1, w1, #0x200
  404b1c:	mov	x29, sp
  404b20:	bl	405d8c <__fxstatat@plt+0x445c>
  404b24:	cbnz	x0, 404b5c <__fxstatat@plt+0x322c>
  404b28:	bl	4018f0 <__errno_location@plt>
  404b2c:	ldr	w0, [x0]
  404b30:	cmp	w0, #0x16
  404b34:	b.ne	404b58 <__fxstatat@plt+0x3228>  // b.any
  404b38:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  404b3c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  404b40:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  404b44:	add	x3, x3, #0xf3f
  404b48:	add	x1, x1, #0xf24
  404b4c:	add	x0, x0, #0xf2f
  404b50:	mov	w2, #0x29                  	// #41
  404b54:	bl	4018e0 <__assert_fail@plt>
  404b58:	bl	404ad0 <__fxstatat@plt+0x31a0>
  404b5c:	ldp	x29, x30, [sp], #16
  404b60:	ret
  404b64:	ldr	w0, [x0, #72]
  404b68:	mov	w2, #0x11                  	// #17
  404b6c:	and	w0, w0, w2
  404b70:	cmp	w0, #0x10
  404b74:	b.eq	404b90 <__fxstatat@plt+0x3260>  // b.none
  404b78:	cmp	w0, w2
  404b7c:	b.ne	404b98 <__fxstatat@plt+0x3268>  // b.any
  404b80:	ldr	x0, [x1, #88]
  404b84:	cmp	x0, #0x0
  404b88:	cset	w0, ne  // ne = any
  404b8c:	ret
  404b90:	mov	w0, #0x1                   	// #1
  404b94:	b	404b8c <__fxstatat@plt+0x325c>
  404b98:	mov	w0, #0x0                   	// #0
  404b9c:	b	404b8c <__fxstatat@plt+0x325c>
  404ba0:	ldr	x3, [x0, #8]
  404ba4:	ldr	x2, [x1, #8]
  404ba8:	cmp	x3, x2
  404bac:	b.ne	404bc4 <__fxstatat@plt+0x3294>  // b.any
  404bb0:	ldr	x2, [x0]
  404bb4:	ldr	x0, [x1]
  404bb8:	cmp	x2, x0
  404bbc:	cset	w0, eq  // eq = none
  404bc0:	ret
  404bc4:	mov	w0, #0x0                   	// #0
  404bc8:	b	404bc0 <__fxstatat@plt+0x3290>
  404bcc:	ldr	x0, [x0, #8]
  404bd0:	udiv	x2, x0, x1
  404bd4:	msub	x0, x2, x1, x0
  404bd8:	ret
  404bdc:	ldr	x0, [x0]
  404be0:	udiv	x2, x0, x1
  404be4:	msub	x0, x2, x1, x0
  404be8:	ret
  404bec:	ldr	x2, [x0]
  404bf0:	ldr	x0, [x1]
  404bf4:	cmp	x2, x0
  404bf8:	cset	w0, eq  // eq = none
  404bfc:	ret
  404c00:	ldr	x0, [x0]
  404c04:	ldr	x2, [x0, #128]
  404c08:	ldr	x0, [x1]
  404c0c:	ldr	x1, [x0, #128]
  404c10:	cmp	x2, x1
  404c14:	cset	w0, hi  // hi = pmore
  404c18:	csinv	w0, w0, wzr, cs  // cs = hs, nlast
  404c1c:	ret
  404c20:	stp	x29, x30, [sp, #-48]!
  404c24:	and	w2, w2, #0xff
  404c28:	mov	x29, sp
  404c2c:	stp	x19, x20, [sp, #16]
  404c30:	mov	x19, x1
  404c34:	add	x20, x1, #0x78
  404c38:	ldr	w1, [x0, #72]
  404c3c:	str	x21, [sp, #32]
  404c40:	mov	x21, x0
  404c44:	ldr	x0, [x19, #88]
  404c48:	cbnz	x0, 404c54 <__fxstatat@plt+0x3324>
  404c4c:	tst	x1, #0x1
  404c50:	csinc	w2, w2, wzr, eq  // eq = none
  404c54:	ldr	x0, [x19, #48]
  404c58:	tbnz	w1, #1, 404c60 <__fxstatat@plt+0x3330>
  404c5c:	cbz	w2, 404cc8 <__fxstatat@plt+0x3398>
  404c60:	mov	x1, x20
  404c64:	bl	407e18 <__fxstatat@plt+0x64e8>
  404c68:	cbz	w0, 404cec <__fxstatat@plt+0x33bc>
  404c6c:	bl	4018f0 <__errno_location@plt>
  404c70:	mov	x21, x0
  404c74:	ldr	w0, [x0]
  404c78:	cmp	w0, #0x2
  404c7c:	b.ne	404ca8 <__fxstatat@plt+0x3378>  // b.any
  404c80:	ldr	x0, [x19, #48]
  404c84:	mov	x1, x20
  404c88:	bl	407e38 <__fxstatat@plt+0x6508>
  404c8c:	cbnz	w0, 404ca8 <__fxstatat@plt+0x3378>
  404c90:	mov	w0, #0xd                   	// #13
  404c94:	str	wzr, [x21]
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldr	x21, [sp, #32]
  404ca0:	ldp	x29, x30, [sp], #48
  404ca4:	ret
  404ca8:	ldr	w0, [x21]
  404cac:	str	w0, [x19, #64]
  404cb0:	mov	x2, #0x80                  	// #128
  404cb4:	mov	x0, x20
  404cb8:	mov	w1, #0x0                   	// #0
  404cbc:	bl	4016f0 <memset@plt>
  404cc0:	mov	w0, #0xa                   	// #10
  404cc4:	b	404c98 <__fxstatat@plt+0x3368>
  404cc8:	mov	x1, x0
  404ccc:	ldr	w0, [x21, #44]
  404cd0:	mov	x2, x20
  404cd4:	mov	w3, #0x100                 	// #256
  404cd8:	bl	407e48 <__fxstatat@plt+0x6518>
  404cdc:	cbz	w0, 404cec <__fxstatat@plt+0x33bc>
  404ce0:	bl	4018f0 <__errno_location@plt>
  404ce4:	ldr	w0, [x0]
  404ce8:	b	404cac <__fxstatat@plt+0x337c>
  404cec:	ldr	w1, [x20, #16]
  404cf0:	and	w1, w1, #0xf000
  404cf4:	cmp	w1, #0x4, lsl #12
  404cf8:	b.ne	404d6c <__fxstatat@plt+0x343c>  // b.any
  404cfc:	ldr	w1, [x20, #20]
  404d00:	cmp	w1, #0x1
  404d04:	b.ls	404d64 <__fxstatat@plt+0x3434>  // b.plast
  404d08:	ldr	x0, [x19, #88]
  404d0c:	cmp	x0, #0x0
  404d10:	b.le	404d64 <__fxstatat@plt+0x3434>
  404d14:	ldr	w0, [x21, #72]
  404d18:	tst	x0, #0x20
  404d1c:	cset	w0, eq  // eq = none
  404d20:	sub	w0, w1, w0, lsl #1
  404d24:	str	w0, [x19, #104]
  404d28:	ldrb	w0, [x19, #248]
  404d2c:	cmp	w0, #0x2e
  404d30:	b.ne	404d88 <__fxstatat@plt+0x3458>  // b.any
  404d34:	ldrb	w0, [x19, #249]
  404d38:	cbz	w0, 404d50 <__fxstatat@plt+0x3420>
  404d3c:	ldr	w0, [x19, #248]
  404d40:	mov	w1, #0x2e00                	// #11776
  404d44:	and	w0, w0, #0xffff00
  404d48:	cmp	w0, w1
  404d4c:	b.ne	404d88 <__fxstatat@plt+0x3458>  // b.any
  404d50:	ldr	x0, [x19, #88]
  404d54:	cmp	x0, #0x0
  404d58:	mov	w0, #0x5                   	// #5
  404d5c:	csinc	w0, w0, wzr, ne  // ne = any
  404d60:	b	404c98 <__fxstatat@plt+0x3368>
  404d64:	mov	w0, #0xffffffff            	// #-1
  404d68:	b	404d24 <__fxstatat@plt+0x33f4>
  404d6c:	cmp	w1, #0xa, lsl #12
  404d70:	b.eq	404d90 <__fxstatat@plt+0x3460>  // b.none
  404d74:	cmp	w1, #0x8, lsl #12
  404d78:	mov	w0, #0x3                   	// #3
  404d7c:	mov	w1, #0x8                   	// #8
  404d80:	csel	w0, w0, w1, ne  // ne = any
  404d84:	b	404c98 <__fxstatat@plt+0x3368>
  404d88:	mov	w0, #0x1                   	// #1
  404d8c:	b	404c98 <__fxstatat@plt+0x3368>
  404d90:	mov	w0, #0xc                   	// #12
  404d94:	b	404c98 <__fxstatat@plt+0x3368>
  404d98:	stp	x29, x30, [sp, #-48]!
  404d9c:	mov	x29, sp
  404da0:	stp	x19, x20, [sp, #16]
  404da4:	mov	x19, x0
  404da8:	mov	x20, x1
  404dac:	stp	x21, x22, [sp, #32]
  404db0:	mov	x21, x2
  404db4:	ldr	x22, [x0, #64]
  404db8:	ldr	x0, [x0, #56]
  404dbc:	cmp	x0, x2
  404dc0:	b.cs	404e10 <__fxstatat@plt+0x34e0>  // b.hs, b.nlast
  404dc4:	add	x1, x2, #0x28
  404dc8:	str	x1, [x19, #56]
  404dcc:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  404dd0:	cmp	x1, x2
  404dd4:	ldr	x0, [x19, #16]
  404dd8:	b.ls	404e00 <__fxstatat@plt+0x34d0>  // b.plast
  404ddc:	ldr	x0, [x19, #16]
  404de0:	bl	401810 <free@plt>
  404de4:	str	xzr, [x19, #16]
  404de8:	str	xzr, [x19, #56]
  404dec:	mov	x0, x20
  404df0:	ldp	x19, x20, [sp, #16]
  404df4:	ldp	x21, x22, [sp, #32]
  404df8:	ldp	x29, x30, [sp], #48
  404dfc:	ret
  404e00:	lsl	x1, x1, #3
  404e04:	bl	401720 <realloc@plt>
  404e08:	cbz	x0, 404ddc <__fxstatat@plt+0x34ac>
  404e0c:	str	x0, [x19, #16]
  404e10:	ldr	x0, [x19, #16]
  404e14:	mov	x1, x0
  404e18:	cbnz	x20, 404e54 <__fxstatat@plt+0x3524>
  404e1c:	mov	x3, x22
  404e20:	mov	x1, x21
  404e24:	mov	x2, #0x8                   	// #8
  404e28:	bl	401620 <qsort@plt>
  404e2c:	ldr	x3, [x19, #16]
  404e30:	mov	x0, #0x0                   	// #0
  404e34:	mov	x1, x3
  404e38:	ldr	x20, [x1], #-8
  404e3c:	add	x0, x0, #0x1
  404e40:	cmp	x0, x21
  404e44:	ldr	x2, [x1, x0, lsl #3]
  404e48:	b.ne	404e60 <__fxstatat@plt+0x3530>  // b.any
  404e4c:	str	xzr, [x2, #16]
  404e50:	b	404dec <__fxstatat@plt+0x34bc>
  404e54:	str	x20, [x1], #8
  404e58:	ldr	x20, [x20, #16]
  404e5c:	b	404e18 <__fxstatat@plt+0x34e8>
  404e60:	ldr	x4, [x3, x0, lsl #3]
  404e64:	str	x4, [x2, #16]
  404e68:	b	404e3c <__fxstatat@plt+0x350c>
  404e6c:	stp	x29, x30, [sp, #-48]!
  404e70:	mov	x29, sp
  404e74:	stp	x21, x22, [sp, #32]
  404e78:	mov	x21, x0
  404e7c:	add	x0, x2, #0x100
  404e80:	mov	x22, x1
  404e84:	and	x0, x0, #0xfffffffffffffff8
  404e88:	stp	x19, x20, [sp, #16]
  404e8c:	mov	x20, x2
  404e90:	bl	401680 <malloc@plt>
  404e94:	mov	x19, x0
  404e98:	cbz	x0, 404ed8 <__fxstatat@plt+0x35a8>
  404e9c:	mov	x2, x20
  404ea0:	mov	x1, x22
  404ea4:	add	x0, x0, #0xf8
  404ea8:	bl	401580 <memcpy@plt>
  404eac:	add	x0, x19, x20
  404eb0:	strb	wzr, [x0, #248]
  404eb4:	ldr	x0, [x21, #32]
  404eb8:	stp	xzr, xzr, [x19, #24]
  404ebc:	str	xzr, [x19, #40]
  404ec0:	str	x0, [x19, #56]
  404ec4:	mov	w0, #0x30000               	// #196608
  404ec8:	str	wzr, [x19, #64]
  404ecc:	str	x21, [x19, #80]
  404ed0:	str	x20, [x19, #96]
  404ed4:	stur	w0, [x19, #110]
  404ed8:	mov	x0, x19
  404edc:	ldp	x19, x20, [sp, #16]
  404ee0:	ldp	x21, x22, [sp, #32]
  404ee4:	ldp	x29, x30, [sp], #48
  404ee8:	ret
  404eec:	mov	x3, x0
  404ef0:	mov	w5, #0x4900                	// #18688
  404ef4:	movk	w5, #0x8, lsl #16
  404ef8:	mov	x0, x1
  404efc:	ldr	w4, [x3, #72]
  404f00:	lsl	w2, w4, #11
  404f04:	and	w2, w2, #0x8000
  404f08:	orr	w2, w2, w5
  404f0c:	tbz	w4, #9, 404f18 <__fxstatat@plt+0x35e8>
  404f10:	ldr	w0, [x3, #44]
  404f14:	b	4078e4 <__fxstatat@plt+0x5fb4>
  404f18:	mov	w1, w2
  404f1c:	b	406a3c <__fxstatat@plt+0x510c>
  404f20:	stp	x29, x30, [sp, #-32]!
  404f24:	mov	x29, sp
  404f28:	stp	x19, x20, [sp, #16]
  404f2c:	mov	x19, x0
  404f30:	cbnz	x19, 404f40 <__fxstatat@plt+0x3610>
  404f34:	ldp	x19, x20, [sp, #16]
  404f38:	ldp	x29, x30, [sp], #32
  404f3c:	ret
  404f40:	ldp	x20, x0, [x19, #16]
  404f44:	cbz	x0, 404f4c <__fxstatat@plt+0x361c>
  404f48:	bl	401730 <closedir@plt>
  404f4c:	mov	x0, x19
  404f50:	mov	x19, x20
  404f54:	bl	401810 <free@plt>
  404f58:	b	404f30 <__fxstatat@plt+0x3600>
  404f5c:	stp	x29, x30, [sp, #-32]!
  404f60:	mov	x29, sp
  404f64:	str	x19, [sp, #16]
  404f68:	mov	x19, x0
  404f6c:	mov	x0, x19
  404f70:	bl	407818 <__fxstatat@plt+0x5ee8>
  404f74:	tst	w0, #0xff
  404f78:	b.eq	404f88 <__fxstatat@plt+0x3658>  // b.none
  404f7c:	ldr	x19, [sp, #16]
  404f80:	ldp	x29, x30, [sp], #32
  404f84:	ret
  404f88:	mov	x0, x19
  404f8c:	bl	407868 <__fxstatat@plt+0x5f38>
  404f90:	tbnz	w0, #31, 404f6c <__fxstatat@plt+0x363c>
  404f94:	bl	401740 <close@plt>
  404f98:	b	404f6c <__fxstatat@plt+0x363c>
  404f9c:	stp	x29, x30, [sp, #-176]!
  404fa0:	mov	x29, sp
  404fa4:	stp	x21, x22, [sp, #32]
  404fa8:	mov	x21, x0
  404fac:	ldr	x22, [x0, #80]
  404fb0:	stp	x19, x20, [sp, #16]
  404fb4:	ldr	w0, [x22, #72]
  404fb8:	tbnz	w0, #9, 404fd0 <__fxstatat@plt+0x36a0>
  404fbc:	mov	x0, #0x0                   	// #0
  404fc0:	ldp	x19, x20, [sp, #16]
  404fc4:	ldp	x21, x22, [sp, #32]
  404fc8:	ldp	x29, x30, [sp], #176
  404fcc:	ret
  404fd0:	ldr	x19, [x22, #80]
  404fd4:	mov	w20, w1
  404fd8:	cbnz	x19, 40500c <__fxstatat@plt+0x36dc>
  404fdc:	adrp	x4, 401000 <mbrtowc@plt-0x570>
  404fe0:	adrp	x3, 404000 <__fxstatat@plt+0x26d0>
  404fe4:	add	x4, x4, #0x810
  404fe8:	add	x3, x3, #0xbec
  404fec:	adrp	x2, 404000 <__fxstatat@plt+0x26d0>
  404ff0:	mov	x1, #0x0                   	// #0
  404ff4:	add	x2, x2, #0xbdc
  404ff8:	mov	x0, #0xd                   	// #13
  404ffc:	bl	407210 <__fxstatat@plt+0x58e0>
  405000:	str	x0, [x22, #80]
  405004:	mov	x19, x0
  405008:	cbz	x0, 40502c <__fxstatat@plt+0x36fc>
  40500c:	ldr	x0, [x21, #120]
  405010:	add	x1, sp, #0x38
  405014:	str	x0, [sp, #56]
  405018:	mov	x0, x19
  40501c:	bl	406fe8 <__fxstatat@plt+0x56b8>
  405020:	cbz	x0, 40502c <__fxstatat@plt+0x36fc>
  405024:	ldr	x0, [x0, #8]
  405028:	b	404fc0 <__fxstatat@plt+0x3690>
  40502c:	tbnz	w20, #31, 404fbc <__fxstatat@plt+0x368c>
  405030:	add	x1, sp, #0x38
  405034:	mov	w0, w20
  405038:	bl	4016e0 <fstatfs@plt>
  40503c:	cbnz	w0, 404fbc <__fxstatat@plt+0x368c>
  405040:	cbz	x19, 405084 <__fxstatat@plt+0x3754>
  405044:	mov	x0, #0x10                  	// #16
  405048:	ldr	x22, [sp, #56]
  40504c:	bl	401680 <malloc@plt>
  405050:	mov	x20, x0
  405054:	cbz	x0, 405084 <__fxstatat@plt+0x3754>
  405058:	mov	x1, x0
  40505c:	ldr	x0, [x21, #120]
  405060:	stp	x0, x22, [x20]
  405064:	mov	x0, x19
  405068:	bl	4076c4 <__fxstatat@plt+0x5d94>
  40506c:	cbz	x0, 40507c <__fxstatat@plt+0x374c>
  405070:	cmp	x20, x0
  405074:	b.eq	405084 <__fxstatat@plt+0x3754>  // b.none
  405078:	bl	401780 <abort@plt>
  40507c:	mov	x0, x20
  405080:	bl	401810 <free@plt>
  405084:	ldr	x0, [sp, #56]
  405088:	b	404fc0 <__fxstatat@plt+0x3690>
  40508c:	stp	x29, x30, [sp, #-16]!
  405090:	mov	x29, sp
  405094:	bl	404f9c <__fxstatat@plt+0x366c>
  405098:	mov	x1, #0x4973                	// #18803
  40509c:	movk	x1, #0x5265, lsl #16
  4050a0:	cmp	x0, x1
  4050a4:	b.eq	405104 <__fxstatat@plt+0x37d4>  // b.none
  4050a8:	b.gt	4050d4 <__fxstatat@plt+0x37a4>
  4050ac:	mov	x1, #0x6969                	// #26985
  4050b0:	cmp	x0, x1
  4050b4:	b.eq	40510c <__fxstatat@plt+0x37dc>  // b.none
  4050b8:	mov	x1, #0x9fa0                	// #40864
  4050bc:	cmp	x0, x1
  4050c0:	b.eq	40510c <__fxstatat@plt+0x37dc>  // b.none
  4050c4:	cmp	x0, #0x0
  4050c8:	cset	w0, ne  // ne = any
  4050cc:	ldp	x29, x30, [sp], #16
  4050d0:	ret
  4050d4:	mov	x1, #0x5342                	// #21314
  4050d8:	movk	x1, #0x5846, lsl #16
  4050dc:	cmp	x0, x1
  4050e0:	b.eq	405104 <__fxstatat@plt+0x37d4>  // b.none
  4050e4:	mov	x1, #0x4d42                	// #19778
  4050e8:	movk	x1, #0xff53, lsl #16
  4050ec:	cmp	x0, x1
  4050f0:	b.eq	40510c <__fxstatat@plt+0x37dc>  // b.none
  4050f4:	mov	x1, #0x414f                	// #16719
  4050f8:	movk	x1, #0x5346, lsl #16
  4050fc:	cmp	x0, x1
  405100:	b	4050c8 <__fxstatat@plt+0x3798>
  405104:	mov	w0, #0x2                   	// #2
  405108:	b	4050cc <__fxstatat@plt+0x379c>
  40510c:	mov	w0, #0x0                   	// #0
  405110:	b	4050cc <__fxstatat@plt+0x379c>
  405114:	stp	x29, x30, [sp, #-32]!
  405118:	mov	x29, sp
  40511c:	stp	x19, x20, [sp, #16]
  405120:	mov	x19, x0
  405124:	ldr	w0, [x0, #44]
  405128:	mov	w20, w1
  40512c:	cmp	w0, w1
  405130:	mov	w1, #0xffffff9c            	// #-100
  405134:	ccmp	w0, w1, #0x4, eq  // eq = none
  405138:	b.eq	405140 <__fxstatat@plt+0x3810>  // b.none
  40513c:	bl	401780 <abort@plt>
  405140:	and	w2, w2, #0xff
  405144:	cbz	w2, 405160 <__fxstatat@plt+0x3830>
  405148:	mov	w1, w0
  40514c:	add	x0, x19, #0x60
  405150:	bl	407820 <__fxstatat@plt+0x5ef0>
  405154:	tbnz	w0, #31, 405168 <__fxstatat@plt+0x3838>
  405158:	bl	401740 <close@plt>
  40515c:	b	405168 <__fxstatat@plt+0x3838>
  405160:	ldr	w1, [x19, #72]
  405164:	tbz	w1, #2, 405154 <__fxstatat@plt+0x3824>
  405168:	str	w20, [x19, #44]
  40516c:	ldp	x19, x20, [sp, #16]
  405170:	ldp	x29, x30, [sp], #32
  405174:	ret
  405178:	stp	x29, x30, [sp, #-32]!
  40517c:	mov	x29, sp
  405180:	ldr	w1, [x0, #72]
  405184:	stp	x19, x20, [sp, #16]
  405188:	mov	x19, x0
  40518c:	tbnz	w1, #2, 4051d0 <__fxstatat@plt+0x38a0>
  405190:	tbz	w1, #9, 4051bc <__fxstatat@plt+0x388c>
  405194:	and	w20, w1, #0x4
  405198:	mov	w2, #0x1                   	// #1
  40519c:	mov	w1, #0xffffff9c            	// #-100
  4051a0:	bl	405114 <__fxstatat@plt+0x37e4>
  4051a4:	add	x0, x19, #0x60
  4051a8:	bl	404f5c <__fxstatat@plt+0x362c>
  4051ac:	mov	w0, w20
  4051b0:	ldp	x19, x20, [sp, #16]
  4051b4:	ldp	x29, x30, [sp], #32
  4051b8:	ret
  4051bc:	ldr	w0, [x0, #40]
  4051c0:	bl	4015f0 <fchdir@plt>
  4051c4:	cmp	w0, #0x0
  4051c8:	cset	w20, ne  // ne = any
  4051cc:	b	4051a4 <__fxstatat@plt+0x3874>
  4051d0:	mov	w20, #0x0                   	// #0
  4051d4:	b	4051a4 <__fxstatat@plt+0x3874>
  4051d8:	stp	x29, x30, [sp, #-208]!
  4051dc:	mov	x29, sp
  4051e0:	stp	x19, x20, [sp, #16]
  4051e4:	mov	w20, w2
  4051e8:	stp	x21, x22, [sp, #32]
  4051ec:	mov	x22, x0
  4051f0:	stp	x23, x24, [sp, #48]
  4051f4:	mov	x24, x3
  4051f8:	stp	x25, x26, [sp, #64]
  4051fc:	mov	x25, x1
  405200:	cbz	x3, 405244 <__fxstatat@plt+0x3914>
  405204:	mov	x0, x3
  405208:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40520c:	add	x1, x1, #0xf49
  405210:	bl	4017e0 <strcmp@plt>
  405214:	cmp	w0, #0x0
  405218:	cset	w23, eq  // eq = none
  40521c:	ldr	w0, [x22, #72]
  405220:	and	w21, w0, #0x4
  405224:	tbz	w0, #2, 40524c <__fxstatat@plt+0x391c>
  405228:	and	w21, w0, #0x200
  40522c:	tbz	w0, #9, 40534c <__fxstatat@plt+0x3a1c>
  405230:	tbnz	w20, #31, 40523c <__fxstatat@plt+0x390c>
  405234:	mov	w0, w20
  405238:	bl	401740 <close@plt>
  40523c:	mov	w21, #0x0                   	// #0
  405240:	b	40534c <__fxstatat@plt+0x3a1c>
  405244:	mov	w23, #0x0                   	// #0
  405248:	b	40521c <__fxstatat@plt+0x38ec>
  40524c:	ands	w26, w23, w20, lsr #31
  405250:	b.eq	4052ac <__fxstatat@plt+0x397c>  // b.none
  405254:	tbnz	w0, #9, 405278 <__fxstatat@plt+0x3948>
  405258:	mov	w23, w26
  40525c:	mov	x1, x24
  405260:	mov	x0, x22
  405264:	bl	404eec <__fxstatat@plt+0x35bc>
  405268:	mov	w19, w0
  40526c:	tbz	w0, #31, 4052b4 <__fxstatat@plt+0x3984>
  405270:	mov	w21, #0xffffffff            	// #-1
  405274:	b	40534c <__fxstatat@plt+0x3a1c>
  405278:	add	x19, x22, #0x60
  40527c:	mov	x0, x19
  405280:	bl	407818 <__fxstatat@plt+0x5ee8>
  405284:	tst	w0, #0xff
  405288:	b.ne	405258 <__fxstatat@plt+0x3928>  // b.any
  40528c:	mov	x0, x19
  405290:	bl	407868 <__fxstatat@plt+0x5f38>
  405294:	mov	w19, w0
  405298:	tbnz	w0, #31, 405258 <__fxstatat@plt+0x3928>
  40529c:	mov	w23, w26
  4052a0:	mov	w20, w0
  4052a4:	mov	x24, #0x0                   	// #0
  4052a8:	b	4052b4 <__fxstatat@plt+0x3984>
  4052ac:	mov	w19, w20
  4052b0:	tbnz	w20, #31, 40525c <__fxstatat@plt+0x392c>
  4052b4:	ldr	w0, [x22, #72]
  4052b8:	tbnz	w0, #1, 4052d4 <__fxstatat@plt+0x39a4>
  4052bc:	cbz	x24, 405334 <__fxstatat@plt+0x3a04>
  4052c0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4052c4:	mov	x0, x24
  4052c8:	add	x1, x1, #0xf49
  4052cc:	bl	4017e0 <strcmp@plt>
  4052d0:	cbnz	w0, 405334 <__fxstatat@plt+0x3a04>
  4052d4:	add	x1, sp, #0x50
  4052d8:	mov	w0, w19
  4052dc:	bl	407e28 <__fxstatat@plt+0x64f8>
  4052e0:	cbnz	w0, 405310 <__fxstatat@plt+0x39e0>
  4052e4:	ldr	x0, [sp, #80]
  4052e8:	ldr	x1, [x25, #120]
  4052ec:	cmp	x1, x0
  4052f0:	b.ne	405304 <__fxstatat@plt+0x39d4>  // b.any
  4052f4:	ldr	x0, [sp, #88]
  4052f8:	ldr	x1, [x25, #128]
  4052fc:	cmp	x1, x0
  405300:	b.eq	405334 <__fxstatat@plt+0x3a04>  // b.none
  405304:	bl	4018f0 <__errno_location@plt>
  405308:	mov	w1, #0x2                   	// #2
  40530c:	str	w1, [x0]
  405310:	mov	w21, #0xffffffff            	// #-1
  405314:	tbz	w20, #31, 40534c <__fxstatat@plt+0x3a1c>
  405318:	bl	4018f0 <__errno_location@plt>
  40531c:	mov	x20, x0
  405320:	mov	w0, w19
  405324:	ldr	w22, [x20]
  405328:	bl	401740 <close@plt>
  40532c:	str	w22, [x20]
  405330:	b	40534c <__fxstatat@plt+0x3a1c>
  405334:	ldr	w0, [x22, #72]
  405338:	tbz	w0, #9, 405368 <__fxstatat@plt+0x3a38>
  40533c:	eor	w2, w23, #0x1
  405340:	mov	w1, w19
  405344:	mov	x0, x22
  405348:	bl	405114 <__fxstatat@plt+0x37e4>
  40534c:	mov	w0, w21
  405350:	ldp	x19, x20, [sp, #16]
  405354:	ldp	x21, x22, [sp, #32]
  405358:	ldp	x23, x24, [sp, #48]
  40535c:	ldp	x25, x26, [sp, #64]
  405360:	ldp	x29, x30, [sp], #208
  405364:	ret
  405368:	mov	w0, w19
  40536c:	bl	4015f0 <fchdir@plt>
  405370:	mov	w21, w0
  405374:	b	405314 <__fxstatat@plt+0x39e4>
  405378:	stp	x29, x30, [sp, #-32]!
  40537c:	add	x1, x1, #0x100
  405380:	mov	x29, sp
  405384:	ldr	x2, [x0, #48]
  405388:	str	x19, [sp, #16]
  40538c:	mov	x19, x0
  405390:	adds	x1, x2, x1
  405394:	ldr	x0, [x0, #32]
  405398:	b.cc	4053c0 <__fxstatat@plt+0x3a90>  // b.lo, b.ul, b.last
  40539c:	bl	401810 <free@plt>
  4053a0:	str	xzr, [x19, #32]
  4053a4:	bl	4018f0 <__errno_location@plt>
  4053a8:	mov	w1, #0x24                  	// #36
  4053ac:	str	w1, [x0]
  4053b0:	mov	w0, #0x0                   	// #0
  4053b4:	ldr	x19, [sp, #16]
  4053b8:	ldp	x29, x30, [sp], #32
  4053bc:	ret
  4053c0:	str	x1, [x19, #48]
  4053c4:	bl	401720 <realloc@plt>
  4053c8:	cbnz	x0, 4053dc <__fxstatat@plt+0x3aac>
  4053cc:	ldr	x0, [x19, #32]
  4053d0:	bl	401810 <free@plt>
  4053d4:	str	xzr, [x19, #32]
  4053d8:	b	4053b0 <__fxstatat@plt+0x3a80>
  4053dc:	str	x0, [x19, #32]
  4053e0:	mov	w0, #0x1                   	// #1
  4053e4:	b	4053b4 <__fxstatat@plt+0x3a84>
  4053e8:	stp	x29, x30, [sp, #-32]!
  4053ec:	mov	x29, sp
  4053f0:	ldr	w1, [x0, #72]
  4053f4:	str	x19, [sp, #16]
  4053f8:	mov	x19, x0
  4053fc:	mov	w0, #0x102                 	// #258
  405400:	tst	w1, w0
  405404:	b.eq	405444 <__fxstatat@plt+0x3b14>  // b.none
  405408:	adrp	x4, 401000 <mbrtowc@plt-0x570>
  40540c:	adrp	x3, 404000 <__fxstatat@plt+0x26d0>
  405410:	add	x4, x4, #0x810
  405414:	add	x3, x3, #0xba0
  405418:	adrp	x2, 404000 <__fxstatat@plt+0x26d0>
  40541c:	mov	x1, #0x0                   	// #0
  405420:	add	x2, x2, #0xbcc
  405424:	mov	x0, #0x1f                  	// #31
  405428:	bl	407210 <__fxstatat@plt+0x58e0>
  40542c:	cmp	x0, #0x0
  405430:	str	x0, [x19, #88]
  405434:	cset	w0, ne  // ne = any
  405438:	ldr	x19, [sp, #16]
  40543c:	ldp	x29, x30, [sp], #32
  405440:	ret
  405444:	mov	x0, #0x20                  	// #32
  405448:	bl	401680 <malloc@plt>
  40544c:	str	x0, [x19, #88]
  405450:	cbz	x0, 405460 <__fxstatat@plt+0x3b30>
  405454:	bl	406998 <__fxstatat@plt+0x5068>
  405458:	mov	w0, #0x1                   	// #1
  40545c:	b	405438 <__fxstatat@plt+0x3b08>
  405460:	mov	w0, #0x0                   	// #0
  405464:	b	405438 <__fxstatat@plt+0x3b08>
  405468:	ldr	w2, [x0, #72]
  40546c:	mov	w1, #0x102                 	// #258
  405470:	ldr	x0, [x0, #88]
  405474:	tst	w2, w1
  405478:	b.eq	405484 <__fxstatat@plt+0x3b54>  // b.none
  40547c:	cbz	x0, 405488 <__fxstatat@plt+0x3b58>
  405480:	b	407370 <__fxstatat@plt+0x5a40>
  405484:	b	401810 <free@plt>
  405488:	ret
  40548c:	stp	x29, x30, [sp, #-48]!
  405490:	mov	x29, sp
  405494:	stp	x19, x20, [sp, #16]
  405498:	mov	x19, x1
  40549c:	ldr	w1, [x0, #72]
  4054a0:	str	x21, [sp, #32]
  4054a4:	mov	x21, x0
  4054a8:	mov	w0, #0x102                 	// #258
  4054ac:	tst	w1, w0
  4054b0:	b.eq	40552c <__fxstatat@plt+0x3bfc>  // b.none
  4054b4:	mov	x0, #0x18                  	// #24
  4054b8:	bl	401680 <malloc@plt>
  4054bc:	mov	x20, x0
  4054c0:	cbnz	x0, 4054d8 <__fxstatat@plt+0x3ba8>
  4054c4:	mov	w0, #0x0                   	// #0
  4054c8:	ldp	x19, x20, [sp, #16]
  4054cc:	ldr	x21, [sp, #32]
  4054d0:	ldp	x29, x30, [sp], #48
  4054d4:	ret
  4054d8:	mov	x1, x0
  4054dc:	str	x19, [x20, #16]
  4054e0:	ldr	x0, [x19, #120]
  4054e4:	str	x0, [x20]
  4054e8:	ldr	x0, [x19, #128]
  4054ec:	str	x0, [x20, #8]
  4054f0:	ldr	x0, [x21, #88]
  4054f4:	bl	4076c4 <__fxstatat@plt+0x5d94>
  4054f8:	mov	x21, x0
  4054fc:	cmp	x20, x0
  405500:	b.ne	40550c <__fxstatat@plt+0x3bdc>  // b.any
  405504:	mov	w0, #0x1                   	// #1
  405508:	b	4054c8 <__fxstatat@plt+0x3b98>
  40550c:	mov	x0, x20
  405510:	bl	401810 <free@plt>
  405514:	cbz	x21, 4054c4 <__fxstatat@plt+0x3b94>
  405518:	ldr	x0, [x21, #16]
  40551c:	str	x0, [x19]
  405520:	mov	w0, #0x2                   	// #2
  405524:	strh	w0, [x19, #108]
  405528:	b	405504 <__fxstatat@plt+0x3bd4>
  40552c:	ldr	x0, [x21, #88]
  405530:	add	x1, x19, #0x78
  405534:	bl	4069ac <__fxstatat@plt+0x507c>
  405538:	ands	w0, w0, #0xff
  40553c:	b.eq	405504 <__fxstatat@plt+0x3bd4>  // b.none
  405540:	mov	w1, #0x2                   	// #2
  405544:	str	x19, [x19]
  405548:	strh	w1, [x19, #108]
  40554c:	b	4054c8 <__fxstatat@plt+0x3b98>
  405550:	stp	x29, x30, [sp, #-48]!
  405554:	mov	w2, #0x102                 	// #258
  405558:	mov	x29, sp
  40555c:	ldr	w3, [x0, #72]
  405560:	tst	w3, w2
  405564:	b.eq	405590 <__fxstatat@plt+0x3c60>  // b.none
  405568:	ldp	x2, x1, [x1, #120]
  40556c:	stp	x2, x1, [sp, #24]
  405570:	ldr	x0, [x0, #88]
  405574:	add	x1, sp, #0x18
  405578:	bl	407704 <__fxstatat@plt+0x5dd4>
  40557c:	cbnz	x0, 405584 <__fxstatat@plt+0x3c54>
  405580:	bl	401780 <abort@plt>
  405584:	bl	401810 <free@plt>
  405588:	ldp	x29, x30, [sp], #48
  40558c:	ret
  405590:	ldr	x2, [x1, #8]
  405594:	cbz	x2, 405588 <__fxstatat@plt+0x3c58>
  405598:	ldr	x3, [x2, #88]
  40559c:	tbnz	x3, #63, 405588 <__fxstatat@plt+0x3c58>
  4055a0:	ldr	x0, [x0, #88]
  4055a4:	ldr	x3, [x0, #16]
  4055a8:	cbz	x3, 405580 <__fxstatat@plt+0x3c50>
  4055ac:	ldr	x4, [x0]
  4055b0:	ldr	x3, [x1, #128]
  4055b4:	cmp	x4, x3
  4055b8:	b.ne	405588 <__fxstatat@plt+0x3c58>  // b.any
  4055bc:	ldr	x3, [x0, #8]
  4055c0:	ldr	x1, [x1, #120]
  4055c4:	cmp	x3, x1
  4055c8:	b.ne	405588 <__fxstatat@plt+0x3c58>  // b.any
  4055cc:	ldr	x1, [x2, #120]
  4055d0:	str	x1, [x0, #8]
  4055d4:	ldr	x1, [x2, #128]
  4055d8:	str	x1, [x0]
  4055dc:	b	405588 <__fxstatat@plt+0x3c58>
  4055e0:	stp	x29, x30, [sp, #-192]!
  4055e4:	mov	x29, sp
  4055e8:	stp	x27, x28, [sp, #80]
  4055ec:	ldr	x27, [x0]
  4055f0:	stp	x25, x26, [sp, #64]
  4055f4:	mov	x26, x0
  4055f8:	stp	x19, x20, [sp, #16]
  4055fc:	mov	w20, w1
  405600:	ldr	x25, [x27, #24]
  405604:	stp	x21, x22, [sp, #32]
  405608:	stp	x23, x24, [sp, #48]
  40560c:	cbz	x25, 405670 <__fxstatat@plt+0x3d40>
  405610:	mov	x0, x25
  405614:	bl	401850 <dirfd@plt>
  405618:	str	w0, [sp, #188]
  40561c:	tbz	w0, #31, 40570c <__fxstatat@plt+0x3ddc>
  405620:	ldr	x0, [x27, #24]
  405624:	bl	401730 <closedir@plt>
  405628:	str	xzr, [x27, #24]
  40562c:	cmp	w20, #0x3
  405630:	b.eq	405658 <__fxstatat@plt+0x3d28>  // b.none
  405634:	mov	x28, #0x0                   	// #0
  405638:	mov	x0, x28
  40563c:	ldp	x19, x20, [sp, #16]
  405640:	ldp	x21, x22, [sp, #32]
  405644:	ldp	x23, x24, [sp, #48]
  405648:	ldp	x25, x26, [sp, #64]
  40564c:	ldp	x27, x28, [sp, #80]
  405650:	ldp	x29, x30, [sp], #192
  405654:	ret
  405658:	mov	w0, #0x4                   	// #4
  40565c:	strh	w0, [x27, #108]
  405660:	bl	4018f0 <__errno_location@plt>
  405664:	ldr	w0, [x0]
  405668:	str	w0, [x27, #64]
  40566c:	b	405634 <__fxstatat@plt+0x3d04>
  405670:	ldr	w3, [x26, #72]
  405674:	mov	w0, #0x204                 	// #516
  405678:	and	w0, w3, w0
  40567c:	cmp	w0, #0x200
  405680:	b.ne	4056dc <__fxstatat@plt+0x3dac>  // b.any
  405684:	ldr	w0, [x26, #44]
  405688:	and	w2, w3, #0x10
  40568c:	ldr	x1, [x27, #48]
  405690:	tbz	w3, #4, 4056a8 <__fxstatat@plt+0x3d78>
  405694:	tbz	w3, #0, 4056e4 <__fxstatat@plt+0x3db4>
  405698:	ldr	x2, [x27, #88]
  40569c:	cmp	x2, #0x0
  4056a0:	cset	w2, ne  // ne = any
  4056a4:	lsl	w2, w2, #15
  4056a8:	add	x3, sp, #0xbc
  4056ac:	bl	40792c <__fxstatat@plt+0x5ffc>
  4056b0:	str	x0, [x27, #24]
  4056b4:	mov	x28, x0
  4056b8:	cbnz	x0, 4056ec <__fxstatat@plt+0x3dbc>
  4056bc:	cmp	w20, #0x3
  4056c0:	b.ne	405634 <__fxstatat@plt+0x3d04>  // b.any
  4056c4:	mov	w0, #0x4                   	// #4
  4056c8:	strh	w0, [x27, #108]
  4056cc:	bl	4018f0 <__errno_location@plt>
  4056d0:	ldr	w0, [x0]
  4056d4:	str	w0, [x27, #64]
  4056d8:	b	405638 <__fxstatat@plt+0x3d08>
  4056dc:	mov	w0, #0xffffff9c            	// #-100
  4056e0:	b	405688 <__fxstatat@plt+0x3d58>
  4056e4:	mov	w2, #0x8000                	// #32768
  4056e8:	b	4056a8 <__fxstatat@plt+0x3d78>
  4056ec:	ldrh	w0, [x27, #108]
  4056f0:	cmp	w0, #0xb
  4056f4:	b.ne	405870 <__fxstatat@plt+0x3f40>  // b.any
  4056f8:	mov	x1, x27
  4056fc:	mov	x0, x26
  405700:	mov	w2, #0x0                   	// #0
  405704:	bl	404c20 <__fxstatat@plt+0x32f0>
  405708:	strh	w0, [x27, #108]
  40570c:	ldr	x0, [x26, #64]
  405710:	cmp	x0, #0x0
  405714:	mov	x0, #0x86a0                	// #34464
  405718:	movk	x0, #0x1, lsl #16
  40571c:	csinv	x0, x0, xzr, eq  // eq = none
  405720:	str	x0, [sp, #136]
  405724:	cbz	x25, 4058b8 <__fxstatat@plt+0x3f88>
  405728:	mov	w0, #0x1                   	// #1
  40572c:	str	w0, [sp, #112]
  405730:	ldr	x0, [x27, #72]
  405734:	ldr	x1, [x27, #56]
  405738:	sub	x23, x0, #0x1
  40573c:	ldrb	w1, [x1, x23]
  405740:	cmp	w1, #0x2f
  405744:	csel	x23, x23, x0, eq  // eq = none
  405748:	ldr	w0, [x26, #72]
  40574c:	tbz	w0, #2, 4059a8 <__fxstatat@plt+0x4078>
  405750:	ldr	x0, [x26, #32]
  405754:	mov	w1, #0x2f                  	// #47
  405758:	add	x21, x0, x23
  40575c:	add	x21, x21, #0x1
  405760:	strb	w1, [x0, x23]
  405764:	add	x0, x23, #0x1
  405768:	str	x0, [sp, #104]
  40576c:	ldr	x0, [x26, #48]
  405770:	add	x1, x23, #0x1
  405774:	mov	x19, #0x0                   	// #0
  405778:	mov	x28, #0x0                   	// #0
  40577c:	sub	x0, x0, x1
  405780:	str	x0, [sp, #128]
  405784:	ldr	x0, [x27, #88]
  405788:	str	wzr, [sp, #100]
  40578c:	str	wzr, [sp, #116]
  405790:	add	x0, x0, #0x1
  405794:	str	xzr, [sp, #120]
  405798:	str	x0, [sp, #144]
  40579c:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  4057a0:	add	x0, x0, #0xf4c
  4057a4:	str	x0, [sp, #152]
  4057a8:	ldr	x1, [x27, #24]
  4057ac:	cbz	x1, 4057f8 <__fxstatat@plt+0x3ec8>
  4057b0:	str	x1, [sp, #160]
  4057b4:	bl	4018f0 <__errno_location@plt>
  4057b8:	mov	x24, x0
  4057bc:	ldr	x1, [sp, #160]
  4057c0:	str	wzr, [x24]
  4057c4:	mov	x0, x1
  4057c8:	bl	401710 <readdir@plt>
  4057cc:	mov	x7, x0
  4057d0:	cbnz	x0, 4059b0 <__fxstatat@plt+0x4080>
  4057d4:	ldr	w0, [x24]
  4057d8:	cbz	w0, 4057f8 <__fxstatat@plt+0x3ec8>
  4057dc:	str	w0, [x27, #64]
  4057e0:	orr	x0, x25, x19
  4057e4:	cmp	x0, #0x0
  4057e8:	mov	w1, #0x7                   	// #7
  4057ec:	mov	w0, #0x4                   	// #4
  4057f0:	csel	w0, w0, w1, eq  // eq = none
  4057f4:	strh	w0, [x27, #108]
  4057f8:	ldr	x0, [x27, #24]
  4057fc:	cbz	x0, 405808 <__fxstatat@plt+0x3ed8>
  405800:	bl	401730 <closedir@plt>
  405804:	str	xzr, [x27, #24]
  405808:	ldr	w0, [sp, #116]
  40580c:	cbnz	w0, 405c50 <__fxstatat@plt+0x4320>
  405810:	ldr	w0, [x26, #72]
  405814:	tbnz	w0, #2, 405ccc <__fxstatat@plt+0x439c>
  405818:	ldr	w0, [sp, #112]
  40581c:	cmp	x25, #0x0
  405820:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  405824:	b.eq	405d08 <__fxstatat@plt+0x43d8>  // b.none
  405828:	cmp	x19, #0x0
  40582c:	ccmp	w20, #0x1, #0x4, ne  // ne = any
  405830:	b.ne	405d34 <__fxstatat@plt+0x4404>  // b.any
  405834:	ldr	x0, [x27, #88]
  405838:	cbnz	x0, 405cec <__fxstatat@plt+0x43bc>
  40583c:	mov	x0, x26
  405840:	bl	405178 <__fxstatat@plt+0x3848>
  405844:	cmp	w0, #0x0
  405848:	cset	w0, ne  // ne = any
  40584c:	cbz	w0, 405d08 <__fxstatat@plt+0x43d8>
  405850:	mov	w0, #0x7                   	// #7
  405854:	strh	w0, [x27, #108]
  405858:	ldr	w0, [x26, #72]
  40585c:	orr	w0, w0, #0x2000
  405860:	str	w0, [x26, #72]
  405864:	mov	x0, x28
  405868:	bl	404f20 <__fxstatat@plt+0x35f0>
  40586c:	b	405634 <__fxstatat@plt+0x3d04>
  405870:	ldr	w0, [x26, #72]
  405874:	tbz	w0, #8, 40570c <__fxstatat@plt+0x3ddc>
  405878:	mov	x1, x27
  40587c:	mov	x0, x26
  405880:	bl	405550 <__fxstatat@plt+0x3c20>
  405884:	mov	w2, #0x0                   	// #0
  405888:	mov	x1, x27
  40588c:	mov	x0, x26
  405890:	bl	404c20 <__fxstatat@plt+0x32f0>
  405894:	mov	x1, x27
  405898:	mov	x0, x26
  40589c:	bl	40548c <__fxstatat@plt+0x3b5c>
  4058a0:	tst	w0, #0xff
  4058a4:	b.ne	40570c <__fxstatat@plt+0x3ddc>  // b.any
  4058a8:	bl	4018f0 <__errno_location@plt>
  4058ac:	mov	w1, #0xc                   	// #12
  4058b0:	str	w1, [x0]
  4058b4:	b	405634 <__fxstatat@plt+0x3d04>
  4058b8:	cmp	w20, #0x2
  4058bc:	b.eq	405970 <__fxstatat@plt+0x4040>  // b.none
  4058c0:	ldr	w0, [x26, #72]
  4058c4:	and	w0, w0, #0x38
  4058c8:	cmp	w0, #0x18
  4058cc:	b.ne	405978 <__fxstatat@plt+0x4048>  // b.any
  4058d0:	ldr	w0, [x27, #140]
  4058d4:	cmp	w0, #0x2
  4058d8:	b.ne	405978 <__fxstatat@plt+0x4048>  // b.any
  4058dc:	ldr	w1, [sp, #188]
  4058e0:	mov	x0, x27
  4058e4:	bl	40508c <__fxstatat@plt+0x375c>
  4058e8:	cmp	w0, #0x0
  4058ec:	cset	w0, eq  // eq = none
  4058f0:	cmp	w20, #0x3
  4058f4:	mov	w19, w0
  4058f8:	cset	w21, eq  // eq = none
  4058fc:	orr	w0, w21, w0
  405900:	str	w0, [sp, #112]
  405904:	cbz	w0, 405730 <__fxstatat@plt+0x3e00>
  405908:	ldr	w0, [x26, #72]
  40590c:	tbz	w0, #9, 405924 <__fxstatat@plt+0x3ff4>
  405910:	ldr	w0, [sp, #188]
  405914:	mov	w2, #0x3                   	// #3
  405918:	mov	w1, #0x406                 	// #1030
  40591c:	bl	407a88 <__fxstatat@plt+0x6158>
  405920:	str	w0, [sp, #188]
  405924:	ldr	w2, [sp, #188]
  405928:	tbz	w2, #31, 405980 <__fxstatat@plt+0x4050>
  40592c:	cmp	w21, #0x0
  405930:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  405934:	b.ne	405998 <__fxstatat@plt+0x4068>  // b.any
  405938:	ldrh	w0, [x27, #110]
  40593c:	orr	w0, w0, #0x1
  405940:	strh	w0, [x27, #110]
  405944:	ldr	x0, [x27, #24]
  405948:	bl	401730 <closedir@plt>
  40594c:	ldr	w0, [x26, #72]
  405950:	str	xzr, [x27, #24]
  405954:	tbz	w0, #9, 405964 <__fxstatat@plt+0x4034>
  405958:	ldr	w0, [sp, #188]
  40595c:	tbnz	w0, #31, 405964 <__fxstatat@plt+0x4034>
  405960:	bl	401740 <close@plt>
  405964:	str	xzr, [x27, #24]
  405968:	str	wzr, [sp, #112]
  40596c:	b	405730 <__fxstatat@plt+0x3e00>
  405970:	mov	w0, #0x0                   	// #0
  405974:	b	4058f0 <__fxstatat@plt+0x3fc0>
  405978:	mov	w0, #0x1                   	// #1
  40597c:	b	4058f0 <__fxstatat@plt+0x3fc0>
  405980:	mov	x1, x27
  405984:	mov	x0, x26
  405988:	mov	x3, #0x0                   	// #0
  40598c:	bl	4051d8 <__fxstatat@plt+0x38a8>
  405990:	cbnz	w0, 40592c <__fxstatat@plt+0x3ffc>
  405994:	b	405728 <__fxstatat@plt+0x3df8>
  405998:	bl	4018f0 <__errno_location@plt>
  40599c:	ldr	w0, [x0]
  4059a0:	str	w0, [x27, #64]
  4059a4:	b	405938 <__fxstatat@plt+0x4008>
  4059a8:	mov	x21, #0x0                   	// #0
  4059ac:	b	405764 <__fxstatat@plt+0x3e34>
  4059b0:	ldr	w0, [x26, #72]
  4059b4:	tbnz	w0, #5, 4059d8 <__fxstatat@plt+0x40a8>
  4059b8:	ldrb	w0, [x7, #19]
  4059bc:	cmp	w0, #0x2e
  4059c0:	b.ne	4059d8 <__fxstatat@plt+0x40a8>  // b.any
  4059c4:	ldrb	w0, [x7, #20]
  4059c8:	cbz	w0, 4057a8 <__fxstatat@plt+0x3e78>
  4059cc:	ldrh	w0, [x7, #20]
  4059d0:	cmp	w0, #0x2e
  4059d4:	b.eq	4057a8 <__fxstatat@plt+0x3e78>  // b.none
  4059d8:	add	x22, x7, #0x13
  4059dc:	str	x7, [sp, #168]
  4059e0:	mov	x0, x22
  4059e4:	bl	4015b0 <strlen@plt>
  4059e8:	mov	x1, x22
  4059ec:	mov	x2, x0
  4059f0:	mov	x0, x26
  4059f4:	str	x2, [sp, #160]
  4059f8:	bl	404e6c <__fxstatat@plt+0x353c>
  4059fc:	mov	x22, x0
  405a00:	cbz	x0, 405a40 <__fxstatat@plt+0x4110>
  405a04:	ldp	x2, x7, [sp, #160]
  405a08:	ldr	x0, [sp, #128]
  405a0c:	cmp	x0, x2
  405a10:	b.hi	405aac <__fxstatat@plt+0x417c>  // b.pmore
  405a14:	ldr	x8, [x26, #32]
  405a18:	add	x1, x23, #0x2
  405a1c:	add	x1, x1, x2
  405a20:	mov	x0, x26
  405a24:	str	x2, [sp, #128]
  405a28:	str	x8, [sp, #160]
  405a2c:	bl	405378 <__fxstatat@plt+0x3a48>
  405a30:	ands	w0, w0, #0xff
  405a34:	ldr	x2, [sp, #128]
  405a38:	ldp	x8, x7, [sp, #160]
  405a3c:	b.ne	405a7c <__fxstatat@plt+0x414c>  // b.any
  405a40:	ldr	w19, [x24]
  405a44:	mov	x0, x22
  405a48:	bl	401810 <free@plt>
  405a4c:	mov	x0, x28
  405a50:	bl	404f20 <__fxstatat@plt+0x35f0>
  405a54:	ldr	x0, [x27, #24]
  405a58:	bl	401730 <closedir@plt>
  405a5c:	mov	w0, #0x7                   	// #7
  405a60:	strh	w0, [x27, #108]
  405a64:	ldr	w0, [x26, #72]
  405a68:	str	xzr, [x27, #24]
  405a6c:	orr	w0, w0, #0x2000
  405a70:	str	w0, [x26, #72]
  405a74:	str	w19, [x24]
  405a78:	b	405634 <__fxstatat@plt+0x3d04>
  405a7c:	ldr	x1, [x26, #32]
  405a80:	cmp	x1, x8
  405a84:	b.eq	405bcc <__fxstatat@plt+0x429c>  // b.none
  405a88:	ldr	w8, [x26, #72]
  405a8c:	tbz	w8, #2, 405a98 <__fxstatat@plt+0x4168>
  405a90:	ldr	x3, [sp, #104]
  405a94:	add	x21, x1, x3
  405a98:	ldr	x1, [x26, #48]
  405a9c:	str	w0, [sp, #116]
  405aa0:	ldr	x3, [sp, #104]
  405aa4:	sub	x1, x1, x3
  405aa8:	str	x1, [sp, #128]
  405aac:	ldr	x0, [sp, #104]
  405ab0:	adds	x2, x0, x2
  405ab4:	b.cs	405bd4 <__fxstatat@plt+0x42a4>  // b.hs, b.nlast
  405ab8:	ldr	x0, [sp, #144]
  405abc:	str	x0, [x22, #88]
  405ac0:	ldr	x0, [x26]
  405ac4:	str	x0, [x22, #8]
  405ac8:	ldr	x0, [x7]
  405acc:	str	x0, [x22, #128]
  405ad0:	ldr	w0, [x26, #72]
  405ad4:	add	x1, x22, #0xf8
  405ad8:	str	x2, [x22, #72]
  405adc:	tbz	w0, #2, 405c10 <__fxstatat@plt+0x42e0>
  405ae0:	ldr	x0, [x22, #56]
  405ae4:	str	x0, [x22, #48]
  405ae8:	ldr	x2, [x22, #96]
  405aec:	mov	x0, x21
  405af0:	str	x7, [sp, #160]
  405af4:	add	x2, x2, #0x1
  405af8:	bl	401590 <memmove@plt>
  405afc:	ldr	x7, [sp, #160]
  405b00:	ldr	x0, [x26, #64]
  405b04:	ldr	w1, [x26, #72]
  405b08:	cbz	x0, 405b10 <__fxstatat@plt+0x41e0>
  405b0c:	tbz	w1, #10, 405c28 <__fxstatat@plt+0x42f8>
  405b10:	and	w1, w1, #0x18
  405b14:	ldrb	w0, [x7, #18]
  405b18:	cmp	w1, #0x18
  405b1c:	b.ne	405c18 <__fxstatat@plt+0x42e8>  // b.any
  405b20:	ands	w1, w0, #0xfffffffb
  405b24:	cset	w1, ne  // ne = any
  405b28:	mov	w2, #0xb                   	// #11
  405b2c:	strh	w2, [x22, #108]
  405b30:	sub	w0, w0, #0x1
  405b34:	cmp	w0, #0xb
  405b38:	b.hi	405c20 <__fxstatat@plt+0x42f0>  // b.pmore
  405b3c:	ldr	x2, [sp, #152]
  405b40:	ldrh	w0, [x2, w0, uxtw #1]
  405b44:	str	w0, [x22, #136]
  405b48:	mov	x0, #0x2                   	// #2
  405b4c:	sub	x0, x0, w1, sxtw
  405b50:	str	x0, [x22, #168]
  405b54:	str	xzr, [x22, #16]
  405b58:	cbz	x28, 405c40 <__fxstatat@plt+0x4310>
  405b5c:	ldr	x0, [sp, #120]
  405b60:	str	x22, [x0, #16]
  405b64:	mov	x0, #0x2710                	// #10000
  405b68:	cmp	x19, x0
  405b6c:	b.ne	405bb4 <__fxstatat@plt+0x4284>  // b.any
  405b70:	ldr	x0, [x26, #64]
  405b74:	cbnz	x0, 405bb4 <__fxstatat@plt+0x4284>
  405b78:	ldr	w1, [sp, #188]
  405b7c:	mov	x0, x27
  405b80:	bl	404f9c <__fxstatat@plt+0x366c>
  405b84:	mov	x1, #0x1994                	// #6548
  405b88:	movk	x1, #0x102, lsl #16
  405b8c:	cmp	x0, x1
  405b90:	b.eq	405c48 <__fxstatat@plt+0x4318>  // b.none
  405b94:	mov	x1, #0x4d42                	// #19778
  405b98:	movk	x1, #0xff53, lsl #16
  405b9c:	cmp	x0, x1
  405ba0:	b.eq	405c48 <__fxstatat@plt+0x4318>  // b.none
  405ba4:	mov	x1, #0x6969                	// #26985
  405ba8:	cmp	x0, x1
  405bac:	cset	w0, ne  // ne = any
  405bb0:	str	w0, [sp, #100]
  405bb4:	ldr	x0, [sp, #136]
  405bb8:	add	x19, x19, #0x1
  405bbc:	cmp	x0, x19
  405bc0:	b.ls	405808 <__fxstatat@plt+0x3ed8>  // b.plast
  405bc4:	str	x22, [sp, #120]
  405bc8:	b	4057a8 <__fxstatat@plt+0x3e78>
  405bcc:	ldr	w0, [sp, #116]
  405bd0:	b	405a98 <__fxstatat@plt+0x4168>
  405bd4:	mov	x0, x22
  405bd8:	bl	401810 <free@plt>
  405bdc:	mov	x0, x28
  405be0:	bl	404f20 <__fxstatat@plt+0x35f0>
  405be4:	ldr	x0, [x27, #24]
  405be8:	bl	401730 <closedir@plt>
  405bec:	mov	w0, #0x7                   	// #7
  405bf0:	strh	w0, [x27, #108]
  405bf4:	ldr	w0, [x26, #72]
  405bf8:	str	xzr, [x27, #24]
  405bfc:	orr	w0, w0, #0x2000
  405c00:	str	w0, [x26, #72]
  405c04:	mov	w0, #0x24                  	// #36
  405c08:	str	w0, [x24]
  405c0c:	b	405634 <__fxstatat@plt+0x3d04>
  405c10:	str	x1, [x22, #48]
  405c14:	b	405b00 <__fxstatat@plt+0x41d0>
  405c18:	mov	w1, #0x0                   	// #0
  405c1c:	b	405b28 <__fxstatat@plt+0x41f8>
  405c20:	mov	w0, #0x0                   	// #0
  405c24:	b	405b44 <__fxstatat@plt+0x4214>
  405c28:	mov	x1, x22
  405c2c:	mov	x0, x26
  405c30:	mov	w2, #0x0                   	// #0
  405c34:	bl	404c20 <__fxstatat@plt+0x32f0>
  405c38:	strh	w0, [x22, #108]
  405c3c:	b	405b54 <__fxstatat@plt+0x4224>
  405c40:	mov	x28, x22
  405c44:	b	405b64 <__fxstatat@plt+0x4234>
  405c48:	str	wzr, [sp, #100]
  405c4c:	b	405bb4 <__fxstatat@plt+0x4284>
  405c50:	ldr	x0, [x26, #8]
  405c54:	ldr	x2, [x26, #32]
  405c58:	cbnz	x0, 405ca0 <__fxstatat@plt+0x4370>
  405c5c:	mov	x0, x28
  405c60:	ldr	x1, [x0, #88]
  405c64:	tbnz	x1, #63, 405810 <__fxstatat@plt+0x3ee0>
  405c68:	ldr	x1, [x0, #48]
  405c6c:	add	x3, x0, #0xf8
  405c70:	cmp	x1, x3
  405c74:	b.eq	405c88 <__fxstatat@plt+0x4358>  // b.none
  405c78:	ldr	x3, [x0, #56]
  405c7c:	sub	x1, x1, x3
  405c80:	add	x1, x2, x1
  405c84:	str	x1, [x0, #48]
  405c88:	ldr	x1, [x0, #16]
  405c8c:	str	x2, [x0, #56]
  405c90:	cbnz	x1, 405c98 <__fxstatat@plt+0x4368>
  405c94:	ldr	x1, [x0, #8]
  405c98:	mov	x0, x1
  405c9c:	b	405c60 <__fxstatat@plt+0x4330>
  405ca0:	ldr	x1, [x0, #48]
  405ca4:	add	x3, x0, #0xf8
  405ca8:	cmp	x1, x3
  405cac:	b.eq	405cc0 <__fxstatat@plt+0x4390>  // b.none
  405cb0:	ldr	x3, [x0, #56]
  405cb4:	sub	x1, x1, x3
  405cb8:	add	x1, x2, x1
  405cbc:	str	x1, [x0, #48]
  405cc0:	str	x2, [x0, #56]
  405cc4:	ldr	x0, [x0, #16]
  405cc8:	b	405c58 <__fxstatat@plt+0x4328>
  405ccc:	ldr	x0, [x26, #48]
  405cd0:	ldr	x1, [sp, #104]
  405cd4:	cmp	x0, x1
  405cd8:	b.eq	405ce0 <__fxstatat@plt+0x43b0>  // b.none
  405cdc:	cbnz	x19, 405ce4 <__fxstatat@plt+0x43b4>
  405ce0:	sub	x21, x21, #0x1
  405ce4:	strb	wzr, [x21]
  405ce8:	b	405818 <__fxstatat@plt+0x3ee8>
  405cec:	ldr	x1, [x27, #8]
  405cf0:	mov	x0, x26
  405cf4:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  405cf8:	mov	w2, #0xffffffff            	// #-1
  405cfc:	add	x3, x3, #0xf49
  405d00:	bl	4051d8 <__fxstatat@plt+0x38a8>
  405d04:	b	405844 <__fxstatat@plt+0x3f14>
  405d08:	cbnz	x19, 405d34 <__fxstatat@plt+0x4404>
  405d0c:	cmp	w20, #0x3
  405d10:	b.ne	405864 <__fxstatat@plt+0x3f34>  // b.any
  405d14:	ldrh	w0, [x27, #108]
  405d18:	cmp	w0, #0x4
  405d1c:	b.eq	405864 <__fxstatat@plt+0x3f34>  // b.none
  405d20:	cmp	w0, #0x7
  405d24:	b.eq	405864 <__fxstatat@plt+0x3f34>  // b.none
  405d28:	mov	w0, #0x6                   	// #6
  405d2c:	strh	w0, [x27, #108]
  405d30:	b	405864 <__fxstatat@plt+0x3f34>
  405d34:	ldr	w0, [sp, #100]
  405d38:	cbz	w0, 405d64 <__fxstatat@plt+0x4434>
  405d3c:	adrp	x0, 404000 <__fxstatat@plt+0x26d0>
  405d40:	add	x0, x0, #0xc00
  405d44:	str	x0, [x26, #64]
  405d48:	mov	x1, x28
  405d4c:	mov	x2, x19
  405d50:	mov	x0, x26
  405d54:	bl	404d98 <__fxstatat@plt+0x3468>
  405d58:	mov	x28, x0
  405d5c:	str	xzr, [x26, #64]
  405d60:	b	405638 <__fxstatat@plt+0x3d08>
  405d64:	ldr	x0, [x26, #64]
  405d68:	cbz	x0, 405638 <__fxstatat@plt+0x3d08>
  405d6c:	cmp	x19, #0x1
  405d70:	b.eq	405638 <__fxstatat@plt+0x3d08>  // b.none
  405d74:	mov	x1, x28
  405d78:	mov	x2, x19
  405d7c:	mov	x0, x26
  405d80:	bl	404d98 <__fxstatat@plt+0x3468>
  405d84:	mov	x28, x0
  405d88:	b	405638 <__fxstatat@plt+0x3d08>
  405d8c:	stp	x29, x30, [sp, #-96]!
  405d90:	tst	w1, #0xfffff000
  405d94:	mov	x29, sp
  405d98:	stp	x19, x20, [sp, #16]
  405d9c:	stp	x21, x22, [sp, #32]
  405da0:	stp	x23, x24, [sp, #48]
  405da4:	stp	x25, x26, [sp, #64]
  405da8:	stp	x27, x28, [sp, #80]
  405dac:	b.eq	405dc4 <__fxstatat@plt+0x4494>  // b.none
  405db0:	bl	4018f0 <__errno_location@plt>
  405db4:	mov	w1, #0x16                  	// #22
  405db8:	str	w1, [x0]
  405dbc:	mov	x19, #0x0                   	// #0
  405dc0:	b	405f4c <__fxstatat@plt+0x461c>
  405dc4:	mov	x25, x0
  405dc8:	mov	w0, #0x204                 	// #516
  405dcc:	and	w0, w1, w0
  405dd0:	mov	w21, w1
  405dd4:	cmp	w0, #0x204
  405dd8:	b.eq	405db0 <__fxstatat@plt+0x4480>  // b.none
  405ddc:	mov	w0, #0x12                  	// #18
  405de0:	tst	w1, w0
  405de4:	b.eq	405db0 <__fxstatat@plt+0x4480>  // b.none
  405de8:	mov	x23, x2
  405dec:	mov	x0, #0x80                  	// #128
  405df0:	bl	401680 <malloc@plt>
  405df4:	mov	x19, x0
  405df8:	cbz	x0, 405f4c <__fxstatat@plt+0x461c>
  405dfc:	mov	x2, #0x80                  	// #128
  405e00:	mov	w1, #0x0                   	// #0
  405e04:	bl	4016f0 <memset@plt>
  405e08:	mov	x22, x25
  405e0c:	and	w0, w21, #0xfffffdff
  405e10:	tst	x21, #0x2
  405e14:	orr	w0, w0, #0x4
  405e18:	mov	x20, #0x0                   	// #0
  405e1c:	csel	w0, w21, w0, eq  // eq = none
  405e20:	str	x23, [x19, #64]
  405e24:	str	w0, [x19, #72]
  405e28:	mov	w0, #0xffffff9c            	// #-100
  405e2c:	str	w0, [x19, #44]
  405e30:	ldr	x0, [x22]
  405e34:	cbnz	x0, 405f6c <__fxstatat@plt+0x463c>
  405e38:	add	x20, x20, #0x1
  405e3c:	mov	x0, x19
  405e40:	cmp	x20, #0x1, lsl #12
  405e44:	mov	x1, #0x1000                	// #4096
  405e48:	csel	x1, x20, x1, cs  // cs = hs, nlast
  405e4c:	bl	405378 <__fxstatat@plt+0x3a48>
  405e50:	tst	w0, #0xff
  405e54:	b.eq	406070 <__fxstatat@plt+0x4740>  // b.none
  405e58:	ldr	x22, [x25]
  405e5c:	cbz	x22, 405e88 <__fxstatat@plt+0x4558>
  405e60:	mov	x0, x19
  405e64:	mov	x2, #0x0                   	// #0
  405e68:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  405e6c:	add	x1, x1, #0xb
  405e70:	bl	404e6c <__fxstatat@plt+0x353c>
  405e74:	mov	x22, x0
  405e78:	cbz	x0, 406068 <__fxstatat@plt+0x4738>
  405e7c:	mov	x0, #0xffffffffffffffff    	// #-1
  405e80:	str	x0, [x22, #88]
  405e84:	str	w0, [x22, #104]
  405e88:	cbz	x23, 405f80 <__fxstatat@plt+0x4650>
  405e8c:	ldr	w24, [x19, #72]
  405e90:	ubfx	x24, x24, #10, #1
  405e94:	and	w21, w21, #0x800
  405e98:	mov	x26, #0x0                   	// #0
  405e9c:	mov	x27, #0x0                   	// #0
  405ea0:	mov	x28, #0x0                   	// #0
  405ea4:	ldr	x20, [x25, x28, lsl #3]
  405ea8:	cbnz	x20, 405f88 <__fxstatat@plt+0x4658>
  405eac:	cmp	x23, #0x0
  405eb0:	ccmp	x28, #0x1, #0x0, ne  // ne = any
  405eb4:	b.ls	405ecc <__fxstatat@plt+0x459c>  // b.plast
  405eb8:	mov	x1, x27
  405ebc:	mov	x2, x28
  405ec0:	mov	x0, x19
  405ec4:	bl	404d98 <__fxstatat@plt+0x3468>
  405ec8:	mov	x27, x0
  405ecc:	mov	x0, x19
  405ed0:	mov	x2, #0x0                   	// #0
  405ed4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  405ed8:	add	x1, x1, #0xb
  405edc:	bl	404e6c <__fxstatat@plt+0x353c>
  405ee0:	str	x0, [x19]
  405ee4:	cbz	x0, 406058 <__fxstatat@plt+0x4728>
  405ee8:	mov	w1, #0x9                   	// #9
  405eec:	str	x27, [x0, #16]
  405ef0:	strh	w1, [x0, #108]
  405ef4:	mov	x1, #0x1                   	// #1
  405ef8:	str	x1, [x0, #88]
  405efc:	mov	x0, x19
  405f00:	bl	4053e8 <__fxstatat@plt+0x3ab8>
  405f04:	tst	w0, #0xff
  405f08:	b.eq	406058 <__fxstatat@plt+0x4728>  // b.none
  405f0c:	ldr	w1, [x19, #72]
  405f10:	mov	w0, #0x204                 	// #516
  405f14:	tst	w1, w0
  405f18:	b.ne	405f40 <__fxstatat@plt+0x4610>  // b.any
  405f1c:	mov	x0, x19
  405f20:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  405f24:	add	x1, x1, #0xf4a
  405f28:	bl	404eec <__fxstatat@plt+0x35bc>
  405f2c:	str	w0, [x19, #40]
  405f30:	tbz	w0, #31, 405f40 <__fxstatat@plt+0x4610>
  405f34:	ldr	w0, [x19, #72]
  405f38:	orr	w0, w0, #0x4
  405f3c:	str	w0, [x19, #72]
  405f40:	add	x0, x19, #0x60
  405f44:	mov	w1, #0xffffffff            	// #-1
  405f48:	bl	4077fc <__fxstatat@plt+0x5ecc>
  405f4c:	mov	x0, x19
  405f50:	ldp	x19, x20, [sp, #16]
  405f54:	ldp	x21, x22, [sp, #32]
  405f58:	ldp	x23, x24, [sp, #48]
  405f5c:	ldp	x25, x26, [sp, #64]
  405f60:	ldp	x27, x28, [sp, #80]
  405f64:	ldp	x29, x30, [sp], #96
  405f68:	ret
  405f6c:	bl	4015b0 <strlen@plt>
  405f70:	cmp	x20, x0
  405f74:	csel	x20, x20, x0, cs  // cs = hs, nlast
  405f78:	add	x22, x22, #0x8
  405f7c:	b	405e30 <__fxstatat@plt+0x4500>
  405f80:	mov	w24, #0x1                   	// #1
  405f84:	b	405e94 <__fxstatat@plt+0x4564>
  405f88:	mov	x0, x20
  405f8c:	bl	4015b0 <strlen@plt>
  405f90:	mov	x2, x0
  405f94:	cbnz	w21, 405fcc <__fxstatat@plt+0x469c>
  405f98:	cmp	x0, #0x2
  405f9c:	b.ls	405fcc <__fxstatat@plt+0x469c>  // b.plast
  405fa0:	add	x0, x20, x0
  405fa4:	ldurb	w0, [x0, #-1]
  405fa8:	cmp	w0, #0x2f
  405fac:	b.ne	405fcc <__fxstatat@plt+0x469c>  // b.any
  405fb0:	sub	x1, x20, #0x2
  405fb4:	ldrb	w0, [x1, x2]
  405fb8:	cmp	w0, #0x2f
  405fbc:	b.ne	405fcc <__fxstatat@plt+0x469c>  // b.any
  405fc0:	sub	x2, x2, #0x1
  405fc4:	cmp	x2, #0x1
  405fc8:	b.ne	405fb4 <__fxstatat@plt+0x4684>  // b.any
  405fcc:	mov	x1, x20
  405fd0:	mov	x0, x19
  405fd4:	bl	404e6c <__fxstatat@plt+0x353c>
  405fd8:	mov	x20, x0
  405fdc:	cbz	x0, 406058 <__fxstatat@plt+0x4728>
  405fe0:	add	x0, x0, #0xf8
  405fe4:	str	x22, [x20, #8]
  405fe8:	str	x0, [x20, #48]
  405fec:	cmp	x27, #0x0
  405ff0:	str	xzr, [x20, #88]
  405ff4:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  405ff8:	b.eq	406020 <__fxstatat@plt+0x46f0>  // b.none
  405ffc:	mov	w0, #0xb                   	// #11
  406000:	strh	w0, [x20, #108]
  406004:	mov	x0, #0x2                   	// #2
  406008:	str	x0, [x20, #168]
  40600c:	cbz	x23, 406038 <__fxstatat@plt+0x4708>
  406010:	str	x27, [x20, #16]
  406014:	add	x28, x28, #0x1
  406018:	mov	x27, x20
  40601c:	b	405ea4 <__fxstatat@plt+0x4574>
  406020:	mov	x1, x20
  406024:	mov	x0, x19
  406028:	mov	w2, #0x0                   	// #0
  40602c:	bl	404c20 <__fxstatat@plt+0x32f0>
  406030:	strh	w0, [x20, #108]
  406034:	b	40600c <__fxstatat@plt+0x46dc>
  406038:	str	xzr, [x20, #16]
  40603c:	cbz	x27, 406050 <__fxstatat@plt+0x4720>
  406040:	str	x20, [x26, #16]
  406044:	mov	x26, x20
  406048:	mov	x20, x27
  40604c:	b	406014 <__fxstatat@plt+0x46e4>
  406050:	mov	x26, x20
  406054:	b	406014 <__fxstatat@plt+0x46e4>
  406058:	mov	x0, x27
  40605c:	bl	404f20 <__fxstatat@plt+0x35f0>
  406060:	mov	x0, x22
  406064:	bl	401810 <free@plt>
  406068:	ldr	x0, [x19, #32]
  40606c:	bl	401810 <free@plt>
  406070:	mov	x0, x19
  406074:	bl	401810 <free@plt>
  406078:	b	405dbc <__fxstatat@plt+0x448c>
  40607c:	stp	x29, x30, [sp, #-32]!
  406080:	mov	x29, sp
  406084:	stp	x19, x20, [sp, #16]
  406088:	mov	x19, x0
  40608c:	ldr	x0, [x0]
  406090:	cbnz	x0, 40611c <__fxstatat@plt+0x47ec>
  406094:	ldr	x0, [x19, #8]
  406098:	cbz	x0, 4060a0 <__fxstatat@plt+0x4770>
  40609c:	bl	404f20 <__fxstatat@plt+0x35f0>
  4060a0:	ldr	x0, [x19, #16]
  4060a4:	bl	401810 <free@plt>
  4060a8:	ldr	x0, [x19, #32]
  4060ac:	bl	401810 <free@plt>
  4060b0:	ldr	w0, [x19, #72]
  4060b4:	tbz	w0, #9, 406140 <__fxstatat@plt+0x4810>
  4060b8:	ldr	w0, [x19, #44]
  4060bc:	tbz	w0, #31, 40612c <__fxstatat@plt+0x47fc>
  4060c0:	mov	w20, #0x0                   	// #0
  4060c4:	add	x0, x19, #0x60
  4060c8:	bl	404f5c <__fxstatat@plt+0x362c>
  4060cc:	ldr	x0, [x19, #80]
  4060d0:	cbz	x0, 4060d8 <__fxstatat@plt+0x47a8>
  4060d4:	bl	407370 <__fxstatat@plt+0x5a40>
  4060d8:	mov	x0, x19
  4060dc:	bl	405468 <__fxstatat@plt+0x3b38>
  4060e0:	mov	x0, x19
  4060e4:	bl	401810 <free@plt>
  4060e8:	cbz	w20, 4060f8 <__fxstatat@plt+0x47c8>
  4060ec:	bl	4018f0 <__errno_location@plt>
  4060f0:	str	w20, [x0]
  4060f4:	mov	w20, #0xffffffff            	// #-1
  4060f8:	mov	w0, w20
  4060fc:	ldp	x19, x20, [sp, #16]
  406100:	ldp	x29, x30, [sp], #32
  406104:	ret
  406108:	ldr	x20, [x0, #16]
  40610c:	cbnz	x20, 406114 <__fxstatat@plt+0x47e4>
  406110:	ldr	x20, [x0, #8]
  406114:	bl	401810 <free@plt>
  406118:	mov	x0, x20
  40611c:	ldr	x1, [x0, #88]
  406120:	tbz	x1, #63, 406108 <__fxstatat@plt+0x47d8>
  406124:	bl	401810 <free@plt>
  406128:	b	406094 <__fxstatat@plt+0x4764>
  40612c:	bl	401740 <close@plt>
  406130:	cbz	w0, 4060c0 <__fxstatat@plt+0x4790>
  406134:	bl	4018f0 <__errno_location@plt>
  406138:	ldr	w20, [x0]
  40613c:	b	4060c4 <__fxstatat@plt+0x4794>
  406140:	tbnz	w0, #2, 4060c0 <__fxstatat@plt+0x4790>
  406144:	ldr	w0, [x19, #40]
  406148:	bl	4015f0 <fchdir@plt>
  40614c:	mov	w20, w0
  406150:	cbz	w0, 40615c <__fxstatat@plt+0x482c>
  406154:	bl	4018f0 <__errno_location@plt>
  406158:	ldr	w20, [x0]
  40615c:	ldr	w0, [x19, #40]
  406160:	bl	401740 <close@plt>
  406164:	cbz	w0, 4060c4 <__fxstatat@plt+0x4794>
  406168:	cbnz	w20, 4060c4 <__fxstatat@plt+0x4794>
  40616c:	b	406134 <__fxstatat@plt+0x4804>
  406170:	stp	x29, x30, [sp, #-64]!
  406174:	mov	x29, sp
  406178:	stp	x19, x20, [sp, #16]
  40617c:	ldr	x19, [x0]
  406180:	stp	x21, x22, [sp, #32]
  406184:	str	x23, [sp, #48]
  406188:	cbnz	x19, 406194 <__fxstatat@plt+0x4864>
  40618c:	mov	x19, #0x0                   	// #0
  406190:	b	4061c4 <__fxstatat@plt+0x4894>
  406194:	ldr	w1, [x0, #72]
  406198:	mov	x20, x0
  40619c:	tbnz	w1, #13, 40618c <__fxstatat@plt+0x485c>
  4061a0:	ldrh	w3, [x19, #112]
  4061a4:	mov	w2, #0x3                   	// #3
  4061a8:	strh	w2, [x19, #112]
  4061ac:	cmp	w3, #0x1
  4061b0:	b.ne	4061dc <__fxstatat@plt+0x48ac>  // b.any
  4061b4:	mov	x1, x19
  4061b8:	mov	w2, #0x0                   	// #0
  4061bc:	bl	404c20 <__fxstatat@plt+0x32f0>
  4061c0:	strh	w0, [x19, #108]
  4061c4:	mov	x0, x19
  4061c8:	ldp	x19, x20, [sp, #16]
  4061cc:	ldp	x21, x22, [sp, #32]
  4061d0:	ldr	x23, [sp, #48]
  4061d4:	ldp	x29, x30, [sp], #64
  4061d8:	ret
  4061dc:	ldrh	w2, [x19, #108]
  4061e0:	cmp	w3, #0x2
  4061e4:	b.ne	4062c4 <__fxstatat@plt+0x4994>  // b.any
  4061e8:	sub	w3, w2, #0xc
  4061ec:	and	w3, w3, #0xffff
  4061f0:	cmp	w3, #0x1
  4061f4:	b.hi	4066b0 <__fxstatat@plt+0x4d80>  // b.pmore
  4061f8:	mov	x1, x19
  4061fc:	mov	w2, #0x1                   	// #1
  406200:	bl	404c20 <__fxstatat@plt+0x32f0>
  406204:	strh	w0, [x19, #108]
  406208:	and	w1, w0, #0xffff
  40620c:	cmp	w1, #0x1
  406210:	b.ne	406248 <__fxstatat@plt+0x4918>  // b.any
  406214:	ldr	w0, [x20, #72]
  406218:	tbnz	w0, #2, 406248 <__fxstatat@plt+0x4918>
  40621c:	mov	x0, x20
  406220:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  406224:	add	x1, x1, #0xf4a
  406228:	bl	404eec <__fxstatat@plt+0x35bc>
  40622c:	str	w0, [x19, #68]
  406230:	tbz	w0, #31, 4062b4 <__fxstatat@plt+0x4984>
  406234:	bl	4018f0 <__errno_location@plt>
  406238:	ldr	w0, [x0]
  40623c:	str	w0, [x19, #64]
  406240:	mov	w0, #0x7                   	// #7
  406244:	strh	w0, [x19, #108]
  406248:	ldrh	w0, [x19, #108]
  40624c:	str	x19, [x20]
  406250:	cmp	w0, #0xb
  406254:	b.ne	4064e8 <__fxstatat@plt+0x4bb8>  // b.any
  406258:	ldr	x0, [x19, #168]
  40625c:	cmp	x0, #0x2
  406260:	b.ne	406528 <__fxstatat@plt+0x4bf8>  // b.any
  406264:	ldr	x21, [x19, #8]
  406268:	ldr	w0, [x21, #104]
  40626c:	cbz	w0, 4064c4 <__fxstatat@plt+0x4b94>
  406270:	mov	x1, x19
  406274:	mov	x0, x20
  406278:	mov	w2, #0x0                   	// #0
  40627c:	bl	404c20 <__fxstatat@plt+0x32f0>
  406280:	strh	w0, [x19, #108]
  406284:	ldr	w0, [x19, #136]
  406288:	and	w0, w0, #0xf000
  40628c:	cmp	w0, #0x4, lsl #12
  406290:	b.ne	4064e8 <__fxstatat@plt+0x4bb8>  // b.any
  406294:	ldr	x0, [x19, #88]
  406298:	cbz	x0, 4064e8 <__fxstatat@plt+0x4bb8>
  40629c:	ldr	w0, [x21, #104]
  4062a0:	sub	w0, w0, #0x1
  4062a4:	cmn	w0, #0x3
  4062a8:	b.hi	4064e8 <__fxstatat@plt+0x4bb8>  // b.pmore
  4062ac:	str	w0, [x21, #104]
  4062b0:	b	4064e8 <__fxstatat@plt+0x4bb8>
  4062b4:	ldrh	w0, [x19, #110]
  4062b8:	orr	w0, w0, #0x2
  4062bc:	strh	w0, [x19, #110]
  4062c0:	b	406248 <__fxstatat@plt+0x4918>
  4062c4:	cmp	w2, #0x1
  4062c8:	b.ne	4066b8 <__fxstatat@plt+0x4d88>  // b.any
  4062cc:	cmp	w3, #0x4
  4062d0:	b.eq	4062e8 <__fxstatat@plt+0x49b8>  // b.none
  4062d4:	tbz	w1, #6, 406320 <__fxstatat@plt+0x49f0>
  4062d8:	ldr	x0, [x20, #24]
  4062dc:	ldr	x2, [x19, #120]
  4062e0:	cmp	x2, x0
  4062e4:	b.eq	406320 <__fxstatat@plt+0x49f0>  // b.none
  4062e8:	ldrh	w0, [x19, #110]
  4062ec:	tbz	w0, #1, 4062f8 <__fxstatat@plt+0x49c8>
  4062f0:	ldr	w0, [x19, #68]
  4062f4:	bl	401740 <close@plt>
  4062f8:	ldr	x0, [x20, #8]
  4062fc:	cbz	x0, 406308 <__fxstatat@plt+0x49d8>
  406300:	bl	404f20 <__fxstatat@plt+0x35f0>
  406304:	str	xzr, [x20, #8]
  406308:	mov	w0, #0x6                   	// #6
  40630c:	strh	w0, [x19, #108]
  406310:	mov	x1, x19
  406314:	mov	x0, x20
  406318:	bl	405550 <__fxstatat@plt+0x3c20>
  40631c:	b	4061c4 <__fxstatat@plt+0x4894>
  406320:	ldr	x0, [x20, #8]
  406324:	cbz	x0, 40633c <__fxstatat@plt+0x4a0c>
  406328:	tbz	w1, #12, 40662c <__fxstatat@plt+0x4cfc>
  40632c:	and	w1, w1, #0xffffefff
  406330:	str	w1, [x20, #72]
  406334:	bl	404f20 <__fxstatat@plt+0x35f0>
  406338:	str	xzr, [x20, #8]
  40633c:	mov	x0, x20
  406340:	mov	w1, #0x3                   	// #3
  406344:	bl	4055e0 <__fxstatat@plt+0x3cb0>
  406348:	str	x0, [x20, #8]
  40634c:	cbnz	x0, 406664 <__fxstatat@plt+0x4d34>
  406350:	ldr	w0, [x20, #72]
  406354:	tbnz	w0, #13, 40618c <__fxstatat@plt+0x485c>
  406358:	ldr	w0, [x19, #64]
  40635c:	cbz	w0, 406310 <__fxstatat@plt+0x49e0>
  406360:	ldrh	w0, [x19, #108]
  406364:	cmp	w0, #0x4
  406368:	b.eq	406310 <__fxstatat@plt+0x49e0>  // b.none
  40636c:	mov	w0, #0x7                   	// #7
  406370:	b	40630c <__fxstatat@plt+0x49dc>
  406374:	ldr	x1, [x0, #8]
  406378:	ldr	x1, [x1, #48]
  40637c:	str	x1, [x0, #48]
  406380:	ldr	x0, [x0, #16]
  406384:	b	406660 <__fxstatat@plt+0x4d30>
  406388:	mov	x0, x21
  40638c:	bl	401810 <free@plt>
  406390:	b	40666c <__fxstatat@plt+0x4d3c>
  406394:	str	x19, [x20]
  406398:	mov	x0, x21
  40639c:	bl	401810 <free@plt>
  4063a0:	ldr	x0, [x19, #88]
  4063a4:	cbnz	x0, 406440 <__fxstatat@plt+0x4b10>
  4063a8:	mov	x0, x20
  4063ac:	bl	405178 <__fxstatat@plt+0x3848>
  4063b0:	cbz	w0, 4063c4 <__fxstatat@plt+0x4a94>
  4063b4:	ldr	w0, [x20, #72]
  4063b8:	orr	w0, w0, #0x2000
  4063bc:	str	w0, [x20, #72]
  4063c0:	b	40618c <__fxstatat@plt+0x485c>
  4063c4:	mov	x0, x20
  4063c8:	bl	405468 <__fxstatat@plt+0x3b38>
  4063cc:	ldr	x2, [x19, #96]
  4063d0:	add	x22, x19, #0xf8
  4063d4:	ldr	x0, [x20, #32]
  4063d8:	str	x2, [x19, #72]
  4063dc:	add	x2, x2, #0x1
  4063e0:	mov	x1, x22
  4063e4:	bl	401590 <memmove@plt>
  4063e8:	mov	x0, x22
  4063ec:	mov	w1, #0x2f                  	// #47
  4063f0:	bl	401750 <strrchr@plt>
  4063f4:	cbz	x0, 40642c <__fxstatat@plt+0x4afc>
  4063f8:	cmp	x22, x0
  4063fc:	b.ne	406408 <__fxstatat@plt+0x4ad8>  // b.any
  406400:	ldrb	w1, [x22, #1]
  406404:	cbz	w1, 40642c <__fxstatat@plt+0x4afc>
  406408:	add	x21, x0, #0x1
  40640c:	mov	x0, x21
  406410:	bl	4015b0 <strlen@plt>
  406414:	mov	x1, x21
  406418:	mov	x23, x0
  40641c:	add	x2, x0, #0x1
  406420:	mov	x0, x22
  406424:	bl	401590 <memmove@plt>
  406428:	str	x23, [x19, #96]
  40642c:	ldr	x0, [x20, #32]
  406430:	stp	x0, x0, [x19, #48]
  406434:	mov	x0, x20
  406438:	bl	4053e8 <__fxstatat@plt+0x3ab8>
  40643c:	b	406248 <__fxstatat@plt+0x4918>
  406440:	ldrh	w0, [x19, #112]
  406444:	cmp	w0, #0x4
  406448:	b.eq	4066b8 <__fxstatat@plt+0x4d88>  // b.none
  40644c:	cmp	w0, #0x2
  406450:	b.ne	40666c <__fxstatat@plt+0x4d3c>  // b.any
  406454:	mov	x1, x19
  406458:	mov	x0, x20
  40645c:	mov	w2, #0x1                   	// #1
  406460:	bl	404c20 <__fxstatat@plt+0x32f0>
  406464:	strh	w0, [x19, #108]
  406468:	and	w1, w0, #0xffff
  40646c:	cmp	w1, #0x1
  406470:	b.ne	4064a8 <__fxstatat@plt+0x4b78>  // b.any
  406474:	ldr	w0, [x20, #72]
  406478:	tbnz	w0, #2, 4064a8 <__fxstatat@plt+0x4b78>
  40647c:	mov	x0, x20
  406480:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  406484:	add	x1, x1, #0xf4a
  406488:	bl	404eec <__fxstatat@plt+0x35bc>
  40648c:	str	w0, [x19, #68]
  406490:	tbz	w0, #31, 4064b4 <__fxstatat@plt+0x4b84>
  406494:	bl	4018f0 <__errno_location@plt>
  406498:	ldr	w0, [x0]
  40649c:	str	w0, [x19, #64]
  4064a0:	mov	w0, #0x7                   	// #7
  4064a4:	strh	w0, [x19, #108]
  4064a8:	mov	w0, #0x3                   	// #3
  4064ac:	strh	w0, [x19, #112]
  4064b0:	b	40666c <__fxstatat@plt+0x4d3c>
  4064b4:	ldrh	w0, [x19, #110]
  4064b8:	orr	w0, w0, #0x2
  4064bc:	strh	w0, [x19, #110]
  4064c0:	b	4064a8 <__fxstatat@plt+0x4b78>
  4064c4:	ldr	w0, [x20, #72]
  4064c8:	and	w0, w0, #0x18
  4064cc:	cmp	w0, #0x18
  4064d0:	b.ne	406270 <__fxstatat@plt+0x4940>  // b.any
  4064d4:	ldr	w1, [x20, #44]
  4064d8:	mov	x0, x21
  4064dc:	bl	40508c <__fxstatat@plt+0x375c>
  4064e0:	cmp	w0, #0x2
  4064e4:	b.ne	406270 <__fxstatat@plt+0x4940>  // b.any
  4064e8:	ldrh	w0, [x19, #108]
  4064ec:	cmp	w0, #0x1
  4064f0:	b.ne	4061c4 <__fxstatat@plt+0x4894>  // b.any
  4064f4:	ldr	x0, [x19, #88]
  4064f8:	cbnz	x0, 406504 <__fxstatat@plt+0x4bd4>
  4064fc:	ldr	x0, [x19, #120]
  406500:	str	x0, [x20, #24]
  406504:	mov	x1, x19
  406508:	mov	x0, x20
  40650c:	bl	40548c <__fxstatat@plt+0x3b5c>
  406510:	tst	w0, #0xff
  406514:	b.ne	4061c4 <__fxstatat@plt+0x4894>  // b.any
  406518:	bl	4018f0 <__errno_location@plt>
  40651c:	mov	w1, #0xc                   	// #12
  406520:	str	w1, [x0]
  406524:	b	40618c <__fxstatat@plt+0x485c>
  406528:	cmp	x0, #0x1
  40652c:	b.eq	4061c4 <__fxstatat@plt+0x4894>  // b.none
  406530:	bl	401780 <abort@plt>
  406534:	ldrh	w0, [x19, #108]
  406538:	cmp	w0, #0xb
  40653c:	b.eq	406530 <__fxstatat@plt+0x4c00>  // b.none
  406540:	ldr	x1, [x20, #32]
  406544:	ldr	x0, [x19, #72]
  406548:	strb	wzr, [x1, x0]
  40654c:	ldr	x0, [x19, #88]
  406550:	cbnz	x0, 40657c <__fxstatat@plt+0x4c4c>
  406554:	mov	x0, x20
  406558:	bl	405178 <__fxstatat@plt+0x3848>
  40655c:	cbz	w0, 4065ac <__fxstatat@plt+0x4c7c>
  406560:	bl	4018f0 <__errno_location@plt>
  406564:	ldr	w0, [x0]
  406568:	str	w0, [x19, #64]
  40656c:	ldr	w0, [x20, #72]
  406570:	orr	w0, w0, #0x2000
  406574:	str	w0, [x20, #72]
  406578:	b	4065ac <__fxstatat@plt+0x4c7c>
  40657c:	ldrh	w0, [x19, #110]
  406580:	tbz	w0, #1, 40660c <__fxstatat@plt+0x4cdc>
  406584:	ldr	w1, [x20, #72]
  406588:	tbnz	w1, #2, 4065a4 <__fxstatat@plt+0x4c74>
  40658c:	ldr	w0, [x19, #68]
  406590:	tbz	w1, #9, 4065e8 <__fxstatat@plt+0x4cb8>
  406594:	mov	w1, w0
  406598:	mov	w2, #0x1                   	// #1
  40659c:	mov	x0, x20
  4065a0:	bl	405114 <__fxstatat@plt+0x37e4>
  4065a4:	ldr	w0, [x19, #68]
  4065a8:	bl	401740 <close@plt>
  4065ac:	ldrh	w0, [x19, #108]
  4065b0:	cmp	w0, #0x2
  4065b4:	b.eq	4065dc <__fxstatat@plt+0x4cac>  // b.none
  4065b8:	ldr	w1, [x19, #64]
  4065bc:	cmp	w1, #0x0
  4065c0:	cset	w0, ne  // ne = any
  4065c4:	add	w0, w0, #0x6
  4065c8:	strh	w0, [x19, #108]
  4065cc:	cbnz	w1, 4065dc <__fxstatat@plt+0x4cac>
  4065d0:	mov	x1, x19
  4065d4:	mov	x0, x20
  4065d8:	bl	405550 <__fxstatat@plt+0x3c20>
  4065dc:	ldr	w0, [x20, #72]
  4065e0:	tbz	w0, #13, 4061c4 <__fxstatat@plt+0x4894>
  4065e4:	b	40618c <__fxstatat@plt+0x485c>
  4065e8:	bl	4015f0 <fchdir@plt>
  4065ec:	cbz	w0, 4065a4 <__fxstatat@plt+0x4c74>
  4065f0:	bl	4018f0 <__errno_location@plt>
  4065f4:	ldr	w0, [x0]
  4065f8:	str	w0, [x19, #64]
  4065fc:	ldr	w0, [x20, #72]
  406600:	orr	w0, w0, #0x2000
  406604:	str	w0, [x20, #72]
  406608:	b	4065a4 <__fxstatat@plt+0x4c74>
  40660c:	tbnz	w0, #0, 4065ac <__fxstatat@plt+0x4c7c>
  406610:	ldr	x1, [x19, #8]
  406614:	mov	x0, x20
  406618:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  40661c:	mov	w2, #0xffffffff            	// #-1
  406620:	add	x3, x3, #0xf49
  406624:	bl	4051d8 <__fxstatat@plt+0x38a8>
  406628:	b	40655c <__fxstatat@plt+0x4c2c>
  40662c:	ldr	x3, [x19, #48]
  406630:	mov	x1, x19
  406634:	mov	x0, x20
  406638:	mov	w2, #0xffffffff            	// #-1
  40663c:	bl	4051d8 <__fxstatat@plt+0x38a8>
  406640:	cbz	w0, 406664 <__fxstatat@plt+0x4d34>
  406644:	bl	4018f0 <__errno_location@plt>
  406648:	ldr	w0, [x0]
  40664c:	str	w0, [x19, #64]
  406650:	ldrh	w0, [x19, #110]
  406654:	orr	w0, w0, #0x1
  406658:	strh	w0, [x19, #110]
  40665c:	ldr	x0, [x20, #8]
  406660:	cbnz	x0, 406374 <__fxstatat@plt+0x4a44>
  406664:	ldr	x19, [x20, #8]
  406668:	str	xzr, [x20, #8]
  40666c:	ldr	x3, [x19, #8]
  406670:	ldr	x2, [x20, #32]
  406674:	ldr	x0, [x3, #72]
  406678:	ldr	x3, [x3, #56]
  40667c:	sub	x1, x0, #0x1
  406680:	ldrb	w3, [x3, x1]
  406684:	cmp	w3, #0x2f
  406688:	mov	w3, #0x2f                  	// #47
  40668c:	csel	x1, x1, x0, eq  // eq = none
  406690:	add	x0, x2, x1
  406694:	add	x0, x0, #0x1
  406698:	strb	w3, [x2, x1]
  40669c:	add	x1, x19, #0xf8
  4066a0:	ldr	x2, [x19, #96]
  4066a4:	add	x2, x2, #0x1
  4066a8:	bl	401590 <memmove@plt>
  4066ac:	b	406248 <__fxstatat@plt+0x4918>
  4066b0:	cmp	w2, #0x1
  4066b4:	b.eq	4062d4 <__fxstatat@plt+0x49a4>  // b.none
  4066b8:	mov	x21, x19
  4066bc:	ldr	x19, [x19, #16]
  4066c0:	cbnz	x19, 406394 <__fxstatat@plt+0x4a64>
  4066c4:	ldr	x0, [x21, #8]
  4066c8:	ldr	x1, [x0, #24]
  4066cc:	cbz	x1, 4066fc <__fxstatat@plt+0x4dcc>
  4066d0:	str	x0, [x20]
  4066d4:	ldr	x1, [x20, #32]
  4066d8:	ldr	x0, [x0, #72]
  4066dc:	strb	wzr, [x1, x0]
  4066e0:	mov	x0, x20
  4066e4:	mov	w1, #0x3                   	// #3
  4066e8:	bl	4055e0 <__fxstatat@plt+0x3cb0>
  4066ec:	mov	x19, x0
  4066f0:	cbnz	x0, 406388 <__fxstatat@plt+0x4a58>
  4066f4:	ldr	w0, [x20, #72]
  4066f8:	tbnz	w0, #13, 40618c <__fxstatat@plt+0x485c>
  4066fc:	ldr	x19, [x21, #8]
  406700:	str	x19, [x20]
  406704:	mov	x0, x21
  406708:	bl	401810 <free@plt>
  40670c:	ldr	x0, [x19, #88]
  406710:	cmn	x0, #0x1
  406714:	b.ne	406534 <__fxstatat@plt+0x4c04>  // b.any
  406718:	mov	x0, x19
  40671c:	bl	401810 <free@plt>
  406720:	bl	4018f0 <__errno_location@plt>
  406724:	str	wzr, [x0]
  406728:	str	xzr, [x20]
  40672c:	b	40618c <__fxstatat@plt+0x485c>
  406730:	cmp	w2, #0x4
  406734:	b.ls	406758 <__fxstatat@plt+0x4e28>  // b.plast
  406738:	stp	x29, x30, [sp, #-16]!
  40673c:	mov	x29, sp
  406740:	bl	4018f0 <__errno_location@plt>
  406744:	mov	w1, #0x16                  	// #22
  406748:	str	w1, [x0]
  40674c:	mov	w0, #0x1                   	// #1
  406750:	ldp	x29, x30, [sp], #16
  406754:	ret
  406758:	mov	w0, #0x0                   	// #0
  40675c:	strh	w2, [x1, #112]
  406760:	ret
  406764:	stp	x29, x30, [sp, #-48]!
  406768:	mov	x29, sp
  40676c:	stp	x19, x20, [sp, #16]
  406770:	mov	x19, x0
  406774:	stp	x21, x22, [sp, #32]
  406778:	mov	w22, w1
  40677c:	bl	4018f0 <__errno_location@plt>
  406780:	tst	w22, #0xffffefff
  406784:	mov	x21, x0
  406788:	b.eq	40679c <__fxstatat@plt+0x4e6c>  // b.none
  40678c:	mov	w0, #0x16                  	// #22
  406790:	str	w0, [x21]
  406794:	mov	x0, #0x0                   	// #0
  406798:	b	4067bc <__fxstatat@plt+0x4e8c>
  40679c:	ldr	x20, [x19]
  4067a0:	str	wzr, [x0]
  4067a4:	ldr	w0, [x19, #72]
  4067a8:	tbnz	w0, #13, 406794 <__fxstatat@plt+0x4e64>
  4067ac:	ldrh	w0, [x20, #108]
  4067b0:	cmp	w0, #0x9
  4067b4:	b.ne	4067cc <__fxstatat@plt+0x4e9c>  // b.any
  4067b8:	ldr	x0, [x20, #16]
  4067bc:	ldp	x19, x20, [sp, #16]
  4067c0:	ldp	x21, x22, [sp, #32]
  4067c4:	ldp	x29, x30, [sp], #48
  4067c8:	ret
  4067cc:	cmp	w0, #0x1
  4067d0:	b.ne	406794 <__fxstatat@plt+0x4e64>  // b.any
  4067d4:	ldr	x0, [x19, #8]
  4067d8:	cbz	x0, 4067e0 <__fxstatat@plt+0x4eb0>
  4067dc:	bl	404f20 <__fxstatat@plt+0x35f0>
  4067e0:	cmp	w22, #0x1, lsl #12
  4067e4:	b.ne	40682c <__fxstatat@plt+0x4efc>  // b.any
  4067e8:	ldr	w0, [x19, #72]
  4067ec:	mov	w22, #0x2                   	// #2
  4067f0:	orr	w0, w0, #0x1000
  4067f4:	str	w0, [x19, #72]
  4067f8:	ldr	x0, [x20, #88]
  4067fc:	cbnz	x0, 406818 <__fxstatat@plt+0x4ee8>
  406800:	ldr	x0, [x20, #48]
  406804:	ldrb	w0, [x0]
  406808:	cmp	w0, #0x2f
  40680c:	b.eq	406818 <__fxstatat@plt+0x4ee8>  // b.none
  406810:	ldr	w0, [x19, #72]
  406814:	tbz	w0, #2, 406834 <__fxstatat@plt+0x4f04>
  406818:	mov	w1, w22
  40681c:	mov	x0, x19
  406820:	bl	4055e0 <__fxstatat@plt+0x3cb0>
  406824:	str	x0, [x19, #8]
  406828:	b	4067bc <__fxstatat@plt+0x4e8c>
  40682c:	mov	w22, #0x1                   	// #1
  406830:	b	4067f8 <__fxstatat@plt+0x4ec8>
  406834:	mov	x0, x19
  406838:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40683c:	add	x1, x1, #0xf4a
  406840:	bl	404eec <__fxstatat@plt+0x35bc>
  406844:	mov	w20, w0
  406848:	tbz	w0, #31, 406854 <__fxstatat@plt+0x4f24>
  40684c:	str	xzr, [x19, #8]
  406850:	b	406794 <__fxstatat@plt+0x4e64>
  406854:	mov	w1, w22
  406858:	mov	x0, x19
  40685c:	bl	4055e0 <__fxstatat@plt+0x3cb0>
  406860:	str	x0, [x19, #8]
  406864:	ldr	w0, [x19, #72]
  406868:	tbz	w0, #9, 406884 <__fxstatat@plt+0x4f54>
  40686c:	mov	w1, w20
  406870:	mov	x0, x19
  406874:	mov	w2, #0x1                   	// #1
  406878:	bl	405114 <__fxstatat@plt+0x37e4>
  40687c:	ldr	x0, [x19, #8]
  406880:	b	4067bc <__fxstatat@plt+0x4e8c>
  406884:	mov	w0, w20
  406888:	bl	4015f0 <fchdir@plt>
  40688c:	cbz	w0, 4068a4 <__fxstatat@plt+0x4f74>
  406890:	ldr	w19, [x21]
  406894:	mov	w0, w20
  406898:	bl	401740 <close@plt>
  40689c:	str	w19, [x21]
  4068a0:	b	406794 <__fxstatat@plt+0x4e64>
  4068a4:	mov	w0, w20
  4068a8:	bl	401740 <close@plt>
  4068ac:	b	40687c <__fxstatat@plt+0x4f4c>
  4068b0:	stp	x29, x30, [sp, #-64]!
  4068b4:	mov	x29, sp
  4068b8:	stp	x19, x20, [sp, #16]
  4068bc:	stp	x21, x22, [sp, #32]
  4068c0:	mov	x21, x1
  4068c4:	mov	x22, x2
  4068c8:	cbnz	x0, 406920 <__fxstatat@plt+0x4ff0>
  4068cc:	add	x19, sp, #0x3c
  4068d0:	mov	x2, x22
  4068d4:	mov	x1, x21
  4068d8:	mov	x0, x19
  4068dc:	bl	401570 <mbrtowc@plt>
  4068e0:	cmp	x22, #0x0
  4068e4:	mov	x20, x0
  4068e8:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4068ec:	b.ls	40690c <__fxstatat@plt+0x4fdc>  // b.plast
  4068f0:	mov	w0, #0x0                   	// #0
  4068f4:	bl	406a84 <__fxstatat@plt+0x5154>
  4068f8:	tst	w0, #0xff
  4068fc:	b.ne	40690c <__fxstatat@plt+0x4fdc>  // b.any
  406900:	ldrb	w0, [x21]
  406904:	mov	x20, #0x1                   	// #1
  406908:	str	w0, [x19]
  40690c:	mov	x0, x20
  406910:	ldp	x19, x20, [sp, #16]
  406914:	ldp	x21, x22, [sp, #32]
  406918:	ldp	x29, x30, [sp], #64
  40691c:	ret
  406920:	mov	x19, x0
  406924:	b	4068d0 <__fxstatat@plt+0x4fa0>
  406928:	stp	x29, x30, [sp, #-48]!
  40692c:	mov	x29, sp
  406930:	stp	x19, x20, [sp, #16]
  406934:	mov	x19, x0
  406938:	str	x21, [sp, #32]
  40693c:	bl	401640 <__fpending@plt>
  406940:	mov	x20, x0
  406944:	mov	x0, x19
  406948:	bl	401600 <ferror_unlocked@plt>
  40694c:	mov	w21, w0
  406950:	mov	x0, x19
  406954:	bl	4079f4 <__fxstatat@plt+0x60c4>
  406958:	cbnz	w21, 406984 <__fxstatat@plt+0x5054>
  40695c:	cbz	w0, 406974 <__fxstatat@plt+0x5044>
  406960:	cbnz	x20, 406990 <__fxstatat@plt+0x5060>
  406964:	bl	4018f0 <__errno_location@plt>
  406968:	ldr	w0, [x0]
  40696c:	cmp	w0, #0x9
  406970:	csetm	w0, ne  // ne = any
  406974:	ldp	x19, x20, [sp, #16]
  406978:	ldr	x21, [sp, #32]
  40697c:	ldp	x29, x30, [sp], #48
  406980:	ret
  406984:	cbnz	w0, 406990 <__fxstatat@plt+0x5060>
  406988:	bl	4018f0 <__errno_location@plt>
  40698c:	str	wzr, [x0]
  406990:	mov	w0, #0xffffffff            	// #-1
  406994:	b	406974 <__fxstatat@plt+0x5044>
  406998:	mov	w1, #0xf616                	// #62998
  40699c:	str	xzr, [x0, #16]
  4069a0:	movk	w1, #0x95, lsl #16
  4069a4:	str	w1, [x0, #24]
  4069a8:	ret
  4069ac:	ldr	w3, [x0, #24]
  4069b0:	mov	w2, #0xf616                	// #62998
  4069b4:	movk	w2, #0x95, lsl #16
  4069b8:	cmp	w3, w2
  4069bc:	b.eq	4069e8 <__fxstatat@plt+0x50b8>  // b.none
  4069c0:	stp	x29, x30, [sp, #-16]!
  4069c4:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  4069c8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4069cc:	mov	x29, sp
  4069d0:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  4069d4:	add	x3, x3, #0xf8e
  4069d8:	add	x1, x1, #0xf64
  4069dc:	add	x0, x0, #0xf76
  4069e0:	mov	w2, #0x3c                  	// #60
  4069e4:	bl	4018e0 <__assert_fail@plt>
  4069e8:	ldr	x3, [x0, #16]
  4069ec:	cbz	x3, 406a18 <__fxstatat@plt+0x50e8>
  4069f0:	ldr	x2, [x0]
  4069f4:	ldr	x4, [x1, #8]
  4069f8:	cmp	x4, x2
  4069fc:	b.ne	406a18 <__fxstatat@plt+0x50e8>  // b.any
  406a00:	ldr	x4, [x1]
  406a04:	ldr	x2, [x0, #8]
  406a08:	cmp	x4, x2
  406a0c:	b.ne	406a18 <__fxstatat@plt+0x50e8>  // b.any
  406a10:	mov	w0, #0x1                   	// #1
  406a14:	ret
  406a18:	add	x2, x3, #0x1
  406a1c:	str	x2, [x0, #16]
  406a20:	tst	x3, x2
  406a24:	b.ne	406a34 <__fxstatat@plt+0x5104>  // b.any
  406a28:	cbz	x2, 406a10 <__fxstatat@plt+0x50e0>
  406a2c:	ldp	x2, x1, [x1]
  406a30:	stp	x1, x2, [x0]
  406a34:	mov	w0, #0x0                   	// #0
  406a38:	ret
  406a3c:	stp	x29, x30, [sp, #-64]!
  406a40:	mov	x29, sp
  406a44:	str	x2, [sp, #56]
  406a48:	tbz	w1, #6, 406a7c <__fxstatat@plt+0x514c>
  406a4c:	add	x2, sp, #0x40
  406a50:	stp	x2, x2, [sp, #16]
  406a54:	add	x2, sp, #0x30
  406a58:	str	x2, [sp, #32]
  406a5c:	mov	w2, #0xfffffff8            	// #-8
  406a60:	str	w2, [sp, #40]
  406a64:	ldr	w2, [sp, #56]
  406a68:	str	wzr, [sp, #44]
  406a6c:	bl	401690 <open@plt>
  406a70:	bl	4079a0 <__fxstatat@plt+0x6070>
  406a74:	ldp	x29, x30, [sp], #64
  406a78:	ret
  406a7c:	mov	w2, #0x0                   	// #0
  406a80:	b	406a6c <__fxstatat@plt+0x513c>
  406a84:	stp	x29, x30, [sp, #-32]!
  406a88:	mov	x1, #0x0                   	// #0
  406a8c:	mov	x29, sp
  406a90:	str	x19, [sp, #16]
  406a94:	bl	401920 <setlocale@plt>
  406a98:	cbz	x0, 406ad4 <__fxstatat@plt+0x51a4>
  406a9c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  406aa0:	mov	x19, x0
  406aa4:	add	x1, x1, #0xf9a
  406aa8:	bl	4017e0 <strcmp@plt>
  406aac:	cbz	w0, 406adc <__fxstatat@plt+0x51ac>
  406ab0:	mov	x0, x19
  406ab4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  406ab8:	add	x1, x1, #0xf9c
  406abc:	bl	4017e0 <strcmp@plt>
  406ac0:	cmp	w0, #0x0
  406ac4:	cset	w0, ne  // ne = any
  406ac8:	ldr	x19, [sp, #16]
  406acc:	ldp	x29, x30, [sp], #32
  406ad0:	ret
  406ad4:	mov	w0, #0x1                   	// #1
  406ad8:	b	406ac8 <__fxstatat@plt+0x5198>
  406adc:	mov	w0, #0x0                   	// #0
  406ae0:	b	406ac8 <__fxstatat@plt+0x5198>
  406ae4:	ror	x2, x0, #3
  406ae8:	udiv	x0, x2, x1
  406aec:	msub	x0, x0, x1, x2
  406af0:	ret
  406af4:	cmp	x1, x0
  406af8:	cset	w0, eq  // eq = none
  406afc:	ret
  406b00:	ldrb	w2, [x1, #16]
  406b04:	cbnz	w2, 406b28 <__fxstatat@plt+0x51f8>
  406b08:	ucvtf	s0, x0
  406b0c:	ldr	s1, [x1, #8]
  406b10:	mov	w0, #0x5f800000            	// #1602224128
  406b14:	fdiv	s0, s0, s1
  406b18:	fmov	s1, w0
  406b1c:	fcmpe	s0, s1
  406b20:	b.ge	406b40 <__fxstatat@plt+0x5210>  // b.tcont
  406b24:	fcvtzu	x0, s0
  406b28:	cmp	x0, #0xa
  406b2c:	mov	x1, #0xa                   	// #10
  406b30:	csel	x0, x0, x1, cs  // cs = hs, nlast
  406b34:	orr	x0, x0, #0x1
  406b38:	cmn	x0, #0x1
  406b3c:	b.ne	406b70 <__fxstatat@plt+0x5240>  // b.any
  406b40:	mov	x0, #0x0                   	// #0
  406b44:	b	406b90 <__fxstatat@plt+0x5260>
  406b48:	add	x2, x1, #0x1
  406b4c:	add	x1, x1, #0x2
  406b50:	add	x3, x3, x2, lsl #2
  406b54:	udiv	x2, x0, x1
  406b58:	cmp	x0, x3
  406b5c:	msub	x2, x2, x1, x0
  406b60:	b.ls	406b7c <__fxstatat@plt+0x524c>  // b.plast
  406b64:	cbnz	x2, 406b48 <__fxstatat@plt+0x5218>
  406b68:	add	x0, x0, #0x2
  406b6c:	b	406b38 <__fxstatat@plt+0x5208>
  406b70:	mov	x3, #0x9                   	// #9
  406b74:	mov	x1, #0x3                   	// #3
  406b78:	b	406b54 <__fxstatat@plt+0x5224>
  406b7c:	cbz	x2, 406b68 <__fxstatat@plt+0x5238>
  406b80:	cmp	xzr, x0, lsr #61
  406b84:	cset	x1, ne  // ne = any
  406b88:	tbnz	x0, #60, 406b40 <__fxstatat@plt+0x5210>
  406b8c:	cbnz	x1, 406b40 <__fxstatat@plt+0x5210>
  406b90:	ret
  406b94:	stp	x29, x30, [sp, #-32]!
  406b98:	mov	x29, sp
  406b9c:	str	x19, [sp, #16]
  406ba0:	mov	x19, x0
  406ba4:	mov	x0, x1
  406ba8:	ldr	x1, [x19, #16]
  406bac:	ldr	x2, [x19, #48]
  406bb0:	blr	x2
  406bb4:	ldr	x1, [x19, #16]
  406bb8:	cmp	x1, x0
  406bbc:	b.hi	406bc4 <__fxstatat@plt+0x5294>  // b.pmore
  406bc0:	bl	401780 <abort@plt>
  406bc4:	ldr	x1, [x19]
  406bc8:	ldr	x19, [sp, #16]
  406bcc:	add	x0, x1, x0, lsl #4
  406bd0:	ldp	x29, x30, [sp], #32
  406bd4:	ret
  406bd8:	stp	x29, x30, [sp, #-64]!
  406bdc:	mov	x29, sp
  406be0:	stp	x21, x22, [sp, #32]
  406be4:	mov	x22, x2
  406be8:	mov	x21, x1
  406bec:	stp	x19, x20, [sp, #16]
  406bf0:	mov	x20, x0
  406bf4:	str	x23, [sp, #48]
  406bf8:	and	w23, w3, #0xff
  406bfc:	bl	406b94 <__fxstatat@plt+0x5264>
  406c00:	str	x0, [x22]
  406c04:	ldr	x1, [x0]
  406c08:	cbnz	x1, 406c24 <__fxstatat@plt+0x52f4>
  406c0c:	mov	x0, #0x0                   	// #0
  406c10:	ldp	x19, x20, [sp, #16]
  406c14:	ldp	x21, x22, [sp, #32]
  406c18:	ldr	x23, [sp, #48]
  406c1c:	ldp	x29, x30, [sp], #64
  406c20:	ret
  406c24:	mov	x19, x0
  406c28:	cmp	x1, x21
  406c2c:	b.eq	406c44 <__fxstatat@plt+0x5314>  // b.none
  406c30:	ldr	x2, [x20, #56]
  406c34:	mov	x0, x21
  406c38:	blr	x2
  406c3c:	tst	w0, #0xff
  406c40:	b.eq	406c90 <__fxstatat@plt+0x5360>  // b.none
  406c44:	ldr	x0, [x19]
  406c48:	cbz	w23, 406c10 <__fxstatat@plt+0x52e0>
  406c4c:	ldr	x1, [x19, #8]
  406c50:	cbz	x1, 406c70 <__fxstatat@plt+0x5340>
  406c54:	ldp	x2, x3, [x1]
  406c58:	stp	x2, x3, [x19]
  406c5c:	str	xzr, [x1]
  406c60:	ldr	x2, [x20, #72]
  406c64:	str	x2, [x1, #8]
  406c68:	str	x1, [x20, #72]
  406c6c:	b	406c10 <__fxstatat@plt+0x52e0>
  406c70:	str	xzr, [x19]
  406c74:	b	406c10 <__fxstatat@plt+0x52e0>
  406c78:	ldr	x2, [x20, #56]
  406c7c:	mov	x0, x21
  406c80:	blr	x2
  406c84:	tst	w0, #0xff
  406c88:	b.ne	406ca4 <__fxstatat@plt+0x5374>  // b.any
  406c8c:	ldr	x19, [x19, #8]
  406c90:	ldr	x0, [x19, #8]
  406c94:	cbz	x0, 406c0c <__fxstatat@plt+0x52dc>
  406c98:	ldr	x1, [x0]
  406c9c:	cmp	x1, x21
  406ca0:	b.ne	406c78 <__fxstatat@plt+0x5348>  // b.any
  406ca4:	ldr	x1, [x19, #8]
  406ca8:	ldr	x0, [x1]
  406cac:	cbz	w23, 406c10 <__fxstatat@plt+0x52e0>
  406cb0:	ldr	x2, [x1, #8]
  406cb4:	str	x2, [x19, #8]
  406cb8:	b	406c5c <__fxstatat@plt+0x532c>
  406cbc:	ldr	x1, [x0]
  406cc0:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  406cc4:	add	x2, x2, #0x10
  406cc8:	cmp	x1, x2
  406ccc:	b.eq	406d4c <__fxstatat@plt+0x541c>  // b.none
  406cd0:	adrp	x3, 409000 <__fxstatat@plt+0x76d0>
  406cd4:	ldr	s1, [x1, #8]
  406cd8:	ldr	s2, [x3, #12]
  406cdc:	fcmpe	s1, s2
  406ce0:	b.le	406d40 <__fxstatat@plt+0x5410>
  406ce4:	mov	w3, #0x6666                	// #26214
  406ce8:	movk	w3, #0x3f66, lsl #16
  406cec:	fmov	s0, w3
  406cf0:	fcmpe	s1, s0
  406cf4:	b.pl	406d40 <__fxstatat@plt+0x5410>  // b.nfrst
  406cf8:	mov	w3, #0xcccd                	// #52429
  406cfc:	ldr	s3, [x1, #12]
  406d00:	movk	w3, #0x3f8c, lsl #16
  406d04:	fmov	s0, w3
  406d08:	fcmpe	s3, s0
  406d0c:	b.le	406d40 <__fxstatat@plt+0x5410>
  406d10:	ldr	s0, [x1]
  406d14:	fcmpe	s0, #0.0
  406d18:	b.lt	406d40 <__fxstatat@plt+0x5410>  // b.tstop
  406d1c:	fadd	s0, s0, s2
  406d20:	ldr	s2, [x1, #4]
  406d24:	fcmpe	s0, s2
  406d28:	b.pl	406d40 <__fxstatat@plt+0x5410>  // b.nfrst
  406d2c:	fmov	s3, #1.000000000000000000e+00
  406d30:	fcmpe	s2, s3
  406d34:	b.hi	406d40 <__fxstatat@plt+0x5410>  // b.pmore
  406d38:	fcmpe	s1, s0
  406d3c:	b.gt	406d4c <__fxstatat@plt+0x541c>
  406d40:	str	x2, [x0]
  406d44:	mov	w0, #0x0                   	// #0
  406d48:	ret
  406d4c:	mov	w0, #0x1                   	// #1
  406d50:	b	406d48 <__fxstatat@plt+0x5418>
  406d54:	stp	x29, x30, [sp, #-64]!
  406d58:	mov	x29, sp
  406d5c:	stp	x21, x22, [sp, #32]
  406d60:	mov	x22, x1
  406d64:	ldr	x21, [x1]
  406d68:	stp	x19, x20, [sp, #16]
  406d6c:	mov	x19, x0
  406d70:	stp	x23, x24, [sp, #48]
  406d74:	and	w23, w2, #0xff
  406d78:	ldr	x0, [x22, #8]
  406d7c:	cmp	x0, x21
  406d80:	b.hi	406d8c <__fxstatat@plt+0x545c>  // b.pmore
  406d84:	mov	w23, #0x1                   	// #1
  406d88:	b	406e54 <__fxstatat@plt+0x5524>
  406d8c:	ldr	x0, [x21]
  406d90:	cbz	x0, 406dec <__fxstatat@plt+0x54bc>
  406d94:	ldr	x20, [x21, #8]
  406d98:	cbnz	x20, 406df4 <__fxstatat@plt+0x54c4>
  406d9c:	str	xzr, [x21, #8]
  406da0:	ldr	x24, [x21]
  406da4:	cbnz	w23, 406dec <__fxstatat@plt+0x54bc>
  406da8:	mov	x1, x24
  406dac:	mov	x0, x19
  406db0:	bl	406b94 <__fxstatat@plt+0x5264>
  406db4:	mov	x20, x0
  406db8:	ldr	x0, [x0]
  406dbc:	cbz	x0, 406e6c <__fxstatat@plt+0x553c>
  406dc0:	ldr	x0, [x19, #72]
  406dc4:	cbz	x0, 406e48 <__fxstatat@plt+0x5518>
  406dc8:	ldr	x1, [x0, #8]
  406dcc:	str	x1, [x19, #72]
  406dd0:	ldr	x1, [x20, #8]
  406dd4:	stp	x24, x1, [x0]
  406dd8:	str	x0, [x20, #8]
  406ddc:	ldr	x0, [x22, #24]
  406de0:	str	xzr, [x21]
  406de4:	sub	x0, x0, #0x1
  406de8:	str	x0, [x22, #24]
  406dec:	add	x21, x21, #0x10
  406df0:	b	406d78 <__fxstatat@plt+0x5448>
  406df4:	ldr	x24, [x20]
  406df8:	mov	x0, x19
  406dfc:	mov	x1, x24
  406e00:	bl	406b94 <__fxstatat@plt+0x5264>
  406e04:	ldr	x2, [x0]
  406e08:	ldr	x1, [x20, #8]
  406e0c:	cbz	x2, 406e24 <__fxstatat@plt+0x54f4>
  406e10:	ldr	x2, [x0, #8]
  406e14:	str	x2, [x20, #8]
  406e18:	str	x20, [x0, #8]
  406e1c:	mov	x20, x1
  406e20:	b	406d98 <__fxstatat@plt+0x5468>
  406e24:	str	x24, [x0]
  406e28:	ldr	x0, [x19, #24]
  406e2c:	add	x0, x0, #0x1
  406e30:	str	x0, [x19, #24]
  406e34:	str	xzr, [x20]
  406e38:	ldr	x0, [x19, #72]
  406e3c:	str	x0, [x20, #8]
  406e40:	str	x20, [x19, #72]
  406e44:	b	406e1c <__fxstatat@plt+0x54ec>
  406e48:	mov	x0, #0x10                  	// #16
  406e4c:	bl	401680 <malloc@plt>
  406e50:	cbnz	x0, 406dd0 <__fxstatat@plt+0x54a0>
  406e54:	mov	w0, w23
  406e58:	ldp	x19, x20, [sp, #16]
  406e5c:	ldp	x21, x22, [sp, #32]
  406e60:	ldp	x23, x24, [sp, #48]
  406e64:	ldp	x29, x30, [sp], #64
  406e68:	ret
  406e6c:	ldr	x0, [x19, #24]
  406e70:	str	x24, [x20]
  406e74:	add	x0, x0, #0x1
  406e78:	str	x0, [x19, #24]
  406e7c:	b	406ddc <__fxstatat@plt+0x54ac>
  406e80:	ldr	x0, [x0, #16]
  406e84:	ret
  406e88:	ldr	x0, [x0, #24]
  406e8c:	ret
  406e90:	ldr	x0, [x0, #32]
  406e94:	ret
  406e98:	ldp	x1, x4, [x0]
  406e9c:	mov	x0, #0x0                   	// #0
  406ea0:	cmp	x4, x1
  406ea4:	b.hi	406eac <__fxstatat@plt+0x557c>  // b.pmore
  406ea8:	ret
  406eac:	ldr	x2, [x1]
  406eb0:	cbz	x2, 406ed4 <__fxstatat@plt+0x55a4>
  406eb4:	mov	x3, x1
  406eb8:	mov	x2, #0x1                   	// #1
  406ebc:	b	406ec4 <__fxstatat@plt+0x5594>
  406ec0:	add	x2, x2, #0x1
  406ec4:	ldr	x3, [x3, #8]
  406ec8:	cbnz	x3, 406ec0 <__fxstatat@plt+0x5590>
  406ecc:	cmp	x0, x2
  406ed0:	csel	x0, x0, x2, cs  // cs = hs, nlast
  406ed4:	add	x1, x1, #0x10
  406ed8:	b	406ea0 <__fxstatat@plt+0x5570>
  406edc:	ldp	x2, x5, [x0]
  406ee0:	mov	x1, #0x0                   	// #0
  406ee4:	mov	x3, #0x0                   	// #0
  406ee8:	cmp	x5, x2
  406eec:	b.hi	406f0c <__fxstatat@plt+0x55dc>  // b.pmore
  406ef0:	ldr	x2, [x0, #24]
  406ef4:	cmp	x2, x3
  406ef8:	b.ne	406f38 <__fxstatat@plt+0x5608>  // b.any
  406efc:	ldr	x0, [x0, #32]
  406f00:	cmp	x0, x1
  406f04:	cset	w0, eq  // eq = none
  406f08:	ret
  406f0c:	ldr	x4, [x2]
  406f10:	cbz	x4, 406f28 <__fxstatat@plt+0x55f8>
  406f14:	add	x3, x3, #0x1
  406f18:	add	x1, x1, #0x1
  406f1c:	mov	x4, x2
  406f20:	ldr	x4, [x4, #8]
  406f24:	cbnz	x4, 406f30 <__fxstatat@plt+0x5600>
  406f28:	add	x2, x2, #0x10
  406f2c:	b	406ee8 <__fxstatat@plt+0x55b8>
  406f30:	add	x1, x1, #0x1
  406f34:	b	406f20 <__fxstatat@plt+0x55f0>
  406f38:	mov	w0, #0x0                   	// #0
  406f3c:	b	406f08 <__fxstatat@plt+0x55d8>
  406f40:	stp	x29, x30, [sp, #-48]!
  406f44:	mov	x5, x0
  406f48:	mov	x29, sp
  406f4c:	stp	x19, x20, [sp, #16]
  406f50:	mov	x19, x1
  406f54:	stp	x21, x22, [sp, #32]
  406f58:	ldp	x20, x22, [x0, #16]
  406f5c:	bl	406e98 <__fxstatat@plt+0x5568>
  406f60:	ldr	x3, [x5, #32]
  406f64:	mov	x21, x0
  406f68:	mov	w1, #0x1                   	// #1
  406f6c:	mov	x0, x19
  406f70:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  406f74:	add	x2, x2, #0xfa2
  406f78:	bl	4017d0 <__fprintf_chk@plt>
  406f7c:	mov	x3, x20
  406f80:	mov	x0, x19
  406f84:	mov	w1, #0x1                   	// #1
  406f88:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  406f8c:	add	x2, x2, #0xfba
  406f90:	bl	4017d0 <__fprintf_chk@plt>
  406f94:	ucvtf	d1, x22
  406f98:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  406f9c:	fmov	d0, x0
  406fa0:	mov	x3, x22
  406fa4:	mov	x0, x19
  406fa8:	mov	w1, #0x1                   	// #1
  406fac:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  406fb0:	add	x2, x2, #0xfd2
  406fb4:	fmul	d1, d1, d0
  406fb8:	ucvtf	d0, x20
  406fbc:	fdiv	d0, d1, d0
  406fc0:	bl	4017d0 <__fprintf_chk@plt>
  406fc4:	mov	x3, x21
  406fc8:	mov	x0, x19
  406fcc:	ldp	x19, x20, [sp, #16]
  406fd0:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  406fd4:	ldp	x21, x22, [sp, #32]
  406fd8:	add	x2, x2, #0xff3
  406fdc:	ldp	x29, x30, [sp], #48
  406fe0:	mov	w1, #0x1                   	// #1
  406fe4:	b	4017d0 <__fprintf_chk@plt>
  406fe8:	stp	x29, x30, [sp, #-48]!
  406fec:	mov	x29, sp
  406ff0:	stp	x19, x20, [sp, #16]
  406ff4:	mov	x20, x1
  406ff8:	str	x21, [sp, #32]
  406ffc:	mov	x21, x0
  407000:	bl	406b94 <__fxstatat@plt+0x5264>
  407004:	mov	x19, x0
  407008:	ldr	x0, [x0]
  40700c:	cbz	x0, 40704c <__fxstatat@plt+0x571c>
  407010:	ldr	x1, [x19]
  407014:	cmp	x1, x20
  407018:	b.ne	407030 <__fxstatat@plt+0x5700>  // b.any
  40701c:	ldr	x0, [x19]
  407020:	ldp	x19, x20, [sp, #16]
  407024:	ldr	x21, [sp, #32]
  407028:	ldp	x29, x30, [sp], #48
  40702c:	ret
  407030:	ldr	x2, [x21, #56]
  407034:	mov	x0, x20
  407038:	blr	x2
  40703c:	tst	w0, #0xff
  407040:	b.ne	40701c <__fxstatat@plt+0x56ec>  // b.any
  407044:	ldr	x19, [x19, #8]
  407048:	cbnz	x19, 407010 <__fxstatat@plt+0x56e0>
  40704c:	mov	x0, #0x0                   	// #0
  407050:	b	407020 <__fxstatat@plt+0x56f0>
  407054:	ldr	x1, [x0, #32]
  407058:	cbz	x1, 407084 <__fxstatat@plt+0x5754>
  40705c:	ldp	x1, x2, [x0]
  407060:	cmp	x2, x1
  407064:	b.hi	407074 <__fxstatat@plt+0x5744>  // b.pmore
  407068:	stp	x29, x30, [sp, #-16]!
  40706c:	mov	x29, sp
  407070:	bl	401780 <abort@plt>
  407074:	ldr	x0, [x1]
  407078:	cbnz	x0, 407088 <__fxstatat@plt+0x5758>
  40707c:	add	x1, x1, #0x10
  407080:	b	407060 <__fxstatat@plt+0x5730>
  407084:	mov	x0, #0x0                   	// #0
  407088:	ret
  40708c:	stp	x29, x30, [sp, #-32]!
  407090:	mov	x29, sp
  407094:	stp	x19, x20, [sp, #16]
  407098:	mov	x19, x0
  40709c:	mov	x20, x1
  4070a0:	bl	406b94 <__fxstatat@plt+0x5264>
  4070a4:	mov	x2, x0
  4070a8:	mov	x3, x0
  4070ac:	ldp	x0, x3, [x3]
  4070b0:	cmp	x0, x20
  4070b4:	b.ne	4070cc <__fxstatat@plt+0x579c>  // b.any
  4070b8:	cbz	x3, 4070d0 <__fxstatat@plt+0x57a0>
  4070bc:	ldr	x0, [x3]
  4070c0:	ldp	x19, x20, [sp, #16]
  4070c4:	ldp	x29, x30, [sp], #32
  4070c8:	ret
  4070cc:	cbnz	x3, 4070ac <__fxstatat@plt+0x577c>
  4070d0:	ldr	x1, [x19, #8]
  4070d4:	add	x2, x2, #0x10
  4070d8:	cmp	x1, x2
  4070dc:	b.hi	4070e8 <__fxstatat@plt+0x57b8>  // b.pmore
  4070e0:	mov	x0, #0x0                   	// #0
  4070e4:	b	4070c0 <__fxstatat@plt+0x5790>
  4070e8:	ldr	x0, [x2]
  4070ec:	cbz	x0, 4070d4 <__fxstatat@plt+0x57a4>
  4070f0:	b	4070c0 <__fxstatat@plt+0x5790>
  4070f4:	mov	x4, x0
  4070f8:	sub	x1, x1, #0x8
  4070fc:	mov	x0, #0x0                   	// #0
  407100:	ldr	x3, [x4]
  407104:	ldr	x5, [x4, #8]
  407108:	cmp	x5, x3
  40710c:	b.hi	407114 <__fxstatat@plt+0x57e4>  // b.pmore
  407110:	ret
  407114:	ldr	x5, [x3]
  407118:	cbz	x5, 40713c <__fxstatat@plt+0x580c>
  40711c:	mov	x5, x3
  407120:	cmp	x2, x0
  407124:	b.ls	407110 <__fxstatat@plt+0x57e0>  // b.plast
  407128:	add	x0, x0, #0x1
  40712c:	ldr	x6, [x5]
  407130:	str	x6, [x1, x0, lsl #3]
  407134:	ldr	x5, [x5, #8]
  407138:	cbnz	x5, 407120 <__fxstatat@plt+0x57f0>
  40713c:	add	x3, x3, #0x10
  407140:	b	407104 <__fxstatat@plt+0x57d4>
  407144:	stp	x29, x30, [sp, #-64]!
  407148:	mov	x29, sp
  40714c:	stp	x19, x20, [sp, #16]
  407150:	mov	x20, x0
  407154:	ldr	x19, [x0]
  407158:	stp	x23, x24, [sp, #48]
  40715c:	mov	x23, x1
  407160:	mov	x24, x2
  407164:	stp	x21, x22, [sp, #32]
  407168:	mov	x22, #0x0                   	// #0
  40716c:	ldr	x0, [x20, #8]
  407170:	cmp	x0, x19
  407174:	b.hi	407190 <__fxstatat@plt+0x5860>  // b.pmore
  407178:	mov	x0, x22
  40717c:	ldp	x19, x20, [sp, #16]
  407180:	ldp	x21, x22, [sp, #32]
  407184:	ldp	x23, x24, [sp, #48]
  407188:	ldp	x29, x30, [sp], #64
  40718c:	ret
  407190:	ldr	x0, [x19]
  407194:	cbz	x0, 4071bc <__fxstatat@plt+0x588c>
  407198:	mov	x21, x19
  40719c:	ldr	x0, [x21]
  4071a0:	mov	x1, x24
  4071a4:	blr	x23
  4071a8:	tst	w0, #0xff
  4071ac:	b.eq	407178 <__fxstatat@plt+0x5848>  // b.none
  4071b0:	ldr	x21, [x21, #8]
  4071b4:	add	x22, x22, #0x1
  4071b8:	cbnz	x21, 40719c <__fxstatat@plt+0x586c>
  4071bc:	add	x19, x19, #0x10
  4071c0:	b	40716c <__fxstatat@plt+0x583c>
  4071c4:	mov	x3, x0
  4071c8:	mov	x4, #0x1f                  	// #31
  4071cc:	mov	x0, #0x0                   	// #0
  4071d0:	ldrb	w2, [x3]
  4071d4:	cbnz	w2, 4071dc <__fxstatat@plt+0x58ac>
  4071d8:	ret
  4071dc:	and	x2, x2, #0xff
  4071e0:	add	x3, x3, #0x1
  4071e4:	madd	x2, x0, x4, x2
  4071e8:	udiv	x0, x2, x1
  4071ec:	msub	x0, x0, x1, x2
  4071f0:	b	4071d0 <__fxstatat@plt+0x58a0>
  4071f4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4071f8:	add	x1, x1, #0x10
  4071fc:	ldp	x2, x3, [x1]
  407200:	stp	x2, x3, [x0]
  407204:	ldr	w1, [x1, #16]
  407208:	str	w1, [x0, #16]
  40720c:	ret
  407210:	stp	x29, x30, [sp, #-64]!
  407214:	mov	x29, sp
  407218:	stp	x19, x20, [sp, #16]
  40721c:	mov	x20, x1
  407220:	stp	x21, x22, [sp, #32]
  407224:	mov	x21, x3
  407228:	stp	x23, x24, [sp, #48]
  40722c:	mov	x24, x0
  407230:	mov	x23, x4
  407234:	cbnz	x2, 4072d0 <__fxstatat@plt+0x59a0>
  407238:	adrp	x22, 406000 <__fxstatat@plt+0x46d0>
  40723c:	add	x22, x22, #0xae4
  407240:	cbnz	x21, 40724c <__fxstatat@plt+0x591c>
  407244:	adrp	x21, 406000 <__fxstatat@plt+0x46d0>
  407248:	add	x21, x21, #0xaf4
  40724c:	mov	x0, #0x50                  	// #80
  407250:	bl	401680 <malloc@plt>
  407254:	mov	x19, x0
  407258:	cbz	x0, 4072b8 <__fxstatat@plt+0x5988>
  40725c:	cbnz	x20, 407268 <__fxstatat@plt+0x5938>
  407260:	adrp	x20, 409000 <__fxstatat@plt+0x76d0>
  407264:	add	x20, x20, #0x10
  407268:	mov	x0, x19
  40726c:	str	x20, [x0, #40]!
  407270:	bl	406cbc <__fxstatat@plt+0x538c>
  407274:	tst	w0, #0xff
  407278:	b.eq	4072d8 <__fxstatat@plt+0x59a8>  // b.none
  40727c:	mov	x1, x20
  407280:	mov	x0, x24
  407284:	bl	406b00 <__fxstatat@plt+0x51d0>
  407288:	str	x0, [x19, #16]
  40728c:	mov	x20, x0
  407290:	cbz	x0, 4072d8 <__fxstatat@plt+0x59a8>
  407294:	mov	x1, #0x10                  	// #16
  407298:	bl	401700 <calloc@plt>
  40729c:	str	x0, [x19]
  4072a0:	cbz	x0, 4072d8 <__fxstatat@plt+0x59a8>
  4072a4:	add	x20, x0, x20, lsl #4
  4072a8:	str	x20, [x19, #8]
  4072ac:	stp	xzr, xzr, [x19, #24]
  4072b0:	stp	x22, x21, [x19, #48]
  4072b4:	stp	x23, xzr, [x19, #64]
  4072b8:	mov	x0, x19
  4072bc:	ldp	x19, x20, [sp, #16]
  4072c0:	ldp	x21, x22, [sp, #32]
  4072c4:	ldp	x23, x24, [sp, #48]
  4072c8:	ldp	x29, x30, [sp], #64
  4072cc:	ret
  4072d0:	mov	x22, x2
  4072d4:	b	407240 <__fxstatat@plt+0x5910>
  4072d8:	mov	x0, x19
  4072dc:	mov	x19, #0x0                   	// #0
  4072e0:	bl	401810 <free@plt>
  4072e4:	b	4072b8 <__fxstatat@plt+0x5988>
  4072e8:	stp	x29, x30, [sp, #-48]!
  4072ec:	mov	x29, sp
  4072f0:	stp	x19, x20, [sp, #16]
  4072f4:	mov	x19, x0
  4072f8:	ldr	x20, [x0]
  4072fc:	str	x21, [sp, #32]
  407300:	ldr	x0, [x19, #8]
  407304:	cmp	x0, x20
  407308:	b.hi	407320 <__fxstatat@plt+0x59f0>  // b.pmore
  40730c:	ldr	x21, [sp, #32]
  407310:	stp	xzr, xzr, [x19, #24]
  407314:	ldp	x19, x20, [sp, #16]
  407318:	ldp	x29, x30, [sp], #48
  40731c:	ret
  407320:	ldr	x0, [x20]
  407324:	cbz	x0, 407344 <__fxstatat@plt+0x5a14>
  407328:	ldr	x21, [x20, #8]
  40732c:	ldr	x1, [x19, #64]
  407330:	cbnz	x21, 40734c <__fxstatat@plt+0x5a1c>
  407334:	cbz	x1, 407340 <__fxstatat@plt+0x5a10>
  407338:	ldr	x0, [x20]
  40733c:	blr	x1
  407340:	stp	xzr, xzr, [x20]
  407344:	add	x20, x20, #0x10
  407348:	b	407300 <__fxstatat@plt+0x59d0>
  40734c:	cbz	x1, 407358 <__fxstatat@plt+0x5a28>
  407350:	ldr	x0, [x21]
  407354:	blr	x1
  407358:	ldr	x0, [x21, #8]
  40735c:	ldr	x1, [x19, #72]
  407360:	stp	xzr, x1, [x21]
  407364:	str	x21, [x19, #72]
  407368:	mov	x21, x0
  40736c:	b	40732c <__fxstatat@plt+0x59fc>
  407370:	stp	x29, x30, [sp, #-48]!
  407374:	mov	x29, sp
  407378:	stp	x19, x20, [sp, #16]
  40737c:	mov	x19, x0
  407380:	ldr	x0, [x0, #64]
  407384:	str	x21, [sp, #32]
  407388:	cbnz	x0, 4073c0 <__fxstatat@plt+0x5a90>
  40738c:	ldr	x20, [x19]
  407390:	ldr	x0, [x19, #8]
  407394:	cmp	x0, x20
  407398:	b.hi	407404 <__fxstatat@plt+0x5ad4>  // b.pmore
  40739c:	ldr	x0, [x19, #72]
  4073a0:	cbnz	x0, 407424 <__fxstatat@plt+0x5af4>
  4073a4:	ldr	x0, [x19]
  4073a8:	bl	401810 <free@plt>
  4073ac:	mov	x0, x19
  4073b0:	ldp	x19, x20, [sp, #16]
  4073b4:	ldr	x21, [sp, #32]
  4073b8:	ldp	x29, x30, [sp], #48
  4073bc:	b	401810 <free@plt>
  4073c0:	ldr	x0, [x19, #32]
  4073c4:	cbz	x0, 40738c <__fxstatat@plt+0x5a5c>
  4073c8:	ldr	x20, [x19]
  4073cc:	ldr	x0, [x19, #8]
  4073d0:	cmp	x0, x20
  4073d4:	b.ls	40738c <__fxstatat@plt+0x5a5c>  // b.plast
  4073d8:	ldr	x0, [x20]
  4073dc:	cbnz	x0, 4073e8 <__fxstatat@plt+0x5ab8>
  4073e0:	add	x20, x20, #0x10
  4073e4:	b	4073cc <__fxstatat@plt+0x5a9c>
  4073e8:	mov	x21, x20
  4073ec:	ldr	x0, [x21]
  4073f0:	ldr	x1, [x19, #64]
  4073f4:	blr	x1
  4073f8:	ldr	x21, [x21, #8]
  4073fc:	cbnz	x21, 4073ec <__fxstatat@plt+0x5abc>
  407400:	b	4073e0 <__fxstatat@plt+0x5ab0>
  407404:	ldr	x0, [x20, #8]
  407408:	cbnz	x0, 407414 <__fxstatat@plt+0x5ae4>
  40740c:	add	x20, x20, #0x10
  407410:	b	407390 <__fxstatat@plt+0x5a60>
  407414:	ldr	x21, [x0, #8]
  407418:	bl	401810 <free@plt>
  40741c:	mov	x0, x21
  407420:	b	407408 <__fxstatat@plt+0x5ad8>
  407424:	ldr	x20, [x0, #8]
  407428:	bl	401810 <free@plt>
  40742c:	mov	x0, x20
  407430:	b	4073a0 <__fxstatat@plt+0x5a70>
  407434:	stp	x29, x30, [sp, #-128]!
  407438:	mov	x29, sp
  40743c:	stp	x19, x20, [sp, #16]
  407440:	mov	x19, x0
  407444:	mov	x0, x1
  407448:	str	x21, [sp, #32]
  40744c:	ldr	x21, [x19, #40]
  407450:	mov	x1, x21
  407454:	bl	406b00 <__fxstatat@plt+0x51d0>
  407458:	cbnz	x0, 407474 <__fxstatat@plt+0x5b44>
  40745c:	mov	w20, #0x0                   	// #0
  407460:	mov	w0, w20
  407464:	ldp	x19, x20, [sp, #16]
  407468:	ldr	x21, [sp, #32]
  40746c:	ldp	x29, x30, [sp], #128
  407470:	ret
  407474:	ldr	x1, [x19, #16]
  407478:	mov	x20, x0
  40747c:	cmp	x1, x0
  407480:	b.eq	407558 <__fxstatat@plt+0x5c28>  // b.none
  407484:	mov	x1, #0x10                  	// #16
  407488:	bl	401700 <calloc@plt>
  40748c:	str	x0, [sp, #48]
  407490:	cbz	x0, 40745c <__fxstatat@plt+0x5b2c>
  407494:	stp	x20, xzr, [sp, #64]
  407498:	add	x20, x0, x20, lsl #4
  40749c:	mov	x1, x19
  4074a0:	ldr	x0, [x19, #48]
  4074a4:	str	x0, [sp, #96]
  4074a8:	ldr	x0, [x19, #56]
  4074ac:	str	x0, [sp, #104]
  4074b0:	ldr	x0, [x19, #64]
  4074b4:	str	x0, [sp, #112]
  4074b8:	ldr	x0, [x19, #72]
  4074bc:	mov	w2, #0x0                   	// #0
  4074c0:	str	x20, [sp, #56]
  4074c4:	stp	xzr, x21, [sp, #80]
  4074c8:	str	x0, [sp, #120]
  4074cc:	add	x0, sp, #0x30
  4074d0:	bl	406d54 <__fxstatat@plt+0x5424>
  4074d4:	ands	w20, w0, #0xff
  4074d8:	b.eq	407510 <__fxstatat@plt+0x5be0>  // b.none
  4074dc:	ldr	x0, [x19]
  4074e0:	bl	401810 <free@plt>
  4074e4:	ldr	x0, [sp, #48]
  4074e8:	str	x0, [x19]
  4074ec:	ldr	x0, [sp, #56]
  4074f0:	str	x0, [x19, #8]
  4074f4:	ldr	x0, [sp, #64]
  4074f8:	str	x0, [x19, #16]
  4074fc:	ldr	x0, [sp, #72]
  407500:	str	x0, [x19, #24]
  407504:	ldr	x0, [sp, #120]
  407508:	str	x0, [x19, #72]
  40750c:	b	407460 <__fxstatat@plt+0x5b30>
  407510:	ldr	x0, [sp, #120]
  407514:	str	x0, [x19, #72]
  407518:	add	x1, sp, #0x30
  40751c:	mov	x0, x19
  407520:	mov	w2, #0x1                   	// #1
  407524:	bl	406d54 <__fxstatat@plt+0x5424>
  407528:	tst	w0, #0xff
  40752c:	b.ne	407534 <__fxstatat@plt+0x5c04>  // b.any
  407530:	bl	401780 <abort@plt>
  407534:	add	x1, sp, #0x30
  407538:	mov	x0, x19
  40753c:	mov	w2, #0x0                   	// #0
  407540:	bl	406d54 <__fxstatat@plt+0x5424>
  407544:	tst	w0, #0xff
  407548:	b.eq	407530 <__fxstatat@plt+0x5c00>  // b.none
  40754c:	ldr	x0, [sp, #48]
  407550:	bl	401810 <free@plt>
  407554:	b	407460 <__fxstatat@plt+0x5b30>
  407558:	mov	w20, #0x1                   	// #1
  40755c:	b	407460 <__fxstatat@plt+0x5b30>
  407560:	stp	x29, x30, [sp, #-64]!
  407564:	mov	x29, sp
  407568:	stp	x19, x20, [sp, #16]
  40756c:	str	x21, [sp, #32]
  407570:	cbnz	x1, 407578 <__fxstatat@plt+0x5c48>
  407574:	bl	401780 <abort@plt>
  407578:	mov	x21, x2
  40757c:	mov	x19, x0
  407580:	mov	x20, x1
  407584:	add	x2, sp, #0x38
  407588:	mov	w3, #0x0                   	// #0
  40758c:	bl	406bd8 <__fxstatat@plt+0x52a8>
  407590:	cbz	x0, 4075a4 <__fxstatat@plt+0x5c74>
  407594:	cbz	x21, 40759c <__fxstatat@plt+0x5c6c>
  407598:	str	x0, [x21]
  40759c:	mov	w0, #0x0                   	// #0
  4075a0:	b	40761c <__fxstatat@plt+0x5cec>
  4075a4:	ldr	x0, [x19, #24]
  4075a8:	ldr	x1, [x19, #40]
  4075ac:	ucvtf	s1, x0
  4075b0:	ldr	x0, [x19, #16]
  4075b4:	ldr	s2, [x1, #8]
  4075b8:	ucvtf	s0, x0
  4075bc:	fmul	s0, s0, s2
  4075c0:	fcmpe	s1, s0
  4075c4:	b.le	407658 <__fxstatat@plt+0x5d28>
  4075c8:	add	x0, x19, #0x28
  4075cc:	bl	406cbc <__fxstatat@plt+0x538c>
  4075d0:	ldr	x0, [x19, #16]
  4075d4:	ldr	x1, [x19, #40]
  4075d8:	ucvtf	s0, x0
  4075dc:	ldr	x0, [x19, #24]
  4075e0:	ldr	s2, [x1, #8]
  4075e4:	ucvtf	s1, x0
  4075e8:	fmul	s3, s2, s0
  4075ec:	fcmpe	s1, s3
  4075f0:	b.le	407658 <__fxstatat@plt+0x5d28>
  4075f4:	ldrb	w0, [x1, #16]
  4075f8:	ldr	s1, [x1, #12]
  4075fc:	fmul	s0, s0, s1
  407600:	cbnz	w0, 407608 <__fxstatat@plt+0x5cd8>
  407604:	fmul	s0, s0, s2
  407608:	mov	w0, #0x5f800000            	// #1602224128
  40760c:	fmov	s1, w0
  407610:	fcmpe	s0, s1
  407614:	b.lt	40762c <__fxstatat@plt+0x5cfc>  // b.tstop
  407618:	mov	w0, #0xffffffff            	// #-1
  40761c:	ldp	x19, x20, [sp, #16]
  407620:	ldr	x21, [sp, #32]
  407624:	ldp	x29, x30, [sp], #64
  407628:	ret
  40762c:	fcvtzu	x1, s0
  407630:	mov	x0, x19
  407634:	bl	407434 <__fxstatat@plt+0x5b04>
  407638:	tst	w0, #0xff
  40763c:	b.eq	407618 <__fxstatat@plt+0x5ce8>  // b.none
  407640:	add	x2, sp, #0x38
  407644:	mov	x1, x20
  407648:	mov	x0, x19
  40764c:	mov	w3, #0x0                   	// #0
  407650:	bl	406bd8 <__fxstatat@plt+0x52a8>
  407654:	cbnz	x0, 407574 <__fxstatat@plt+0x5c44>
  407658:	ldr	x21, [sp, #56]
  40765c:	ldr	x0, [x21]
  407660:	cbz	x0, 4076a4 <__fxstatat@plt+0x5d74>
  407664:	ldr	x0, [x19, #72]
  407668:	cbz	x0, 407694 <__fxstatat@plt+0x5d64>
  40766c:	ldr	x1, [x0, #8]
  407670:	str	x1, [x19, #72]
  407674:	ldr	x1, [x21, #8]
  407678:	stp	x20, x1, [x0]
  40767c:	str	x0, [x21, #8]
  407680:	ldr	x0, [x19, #32]
  407684:	add	x0, x0, #0x1
  407688:	str	x0, [x19, #32]
  40768c:	mov	w0, #0x1                   	// #1
  407690:	b	40761c <__fxstatat@plt+0x5cec>
  407694:	mov	x0, #0x10                  	// #16
  407698:	bl	401680 <malloc@plt>
  40769c:	cbz	x0, 407618 <__fxstatat@plt+0x5ce8>
  4076a0:	b	407674 <__fxstatat@plt+0x5d44>
  4076a4:	ldr	x0, [x19, #32]
  4076a8:	str	x20, [x21]
  4076ac:	add	x0, x0, #0x1
  4076b0:	str	x0, [x19, #32]
  4076b4:	ldr	x0, [x19, #24]
  4076b8:	add	x0, x0, #0x1
  4076bc:	str	x0, [x19, #24]
  4076c0:	b	40768c <__fxstatat@plt+0x5d5c>
  4076c4:	stp	x29, x30, [sp, #-48]!
  4076c8:	mov	x29, sp
  4076cc:	add	x2, sp, #0x28
  4076d0:	str	x19, [sp, #16]
  4076d4:	mov	x19, x1
  4076d8:	bl	407560 <__fxstatat@plt+0x5c30>
  4076dc:	cmn	w0, #0x1
  4076e0:	b.eq	4076fc <__fxstatat@plt+0x5dcc>  // b.none
  4076e4:	cbnz	w0, 4076ec <__fxstatat@plt+0x5dbc>
  4076e8:	ldr	x19, [sp, #40]
  4076ec:	mov	x0, x19
  4076f0:	ldr	x19, [sp, #16]
  4076f4:	ldp	x29, x30, [sp], #48
  4076f8:	ret
  4076fc:	mov	x19, #0x0                   	// #0
  407700:	b	4076ec <__fxstatat@plt+0x5dbc>
  407704:	stp	x29, x30, [sp, #-64]!
  407708:	mov	w3, #0x1                   	// #1
  40770c:	mov	x29, sp
  407710:	add	x2, sp, #0x38
  407714:	stp	x19, x20, [sp, #16]
  407718:	mov	x19, x0
  40771c:	str	x21, [sp, #32]
  407720:	bl	406bd8 <__fxstatat@plt+0x52a8>
  407724:	mov	x20, x0
  407728:	cbz	x0, 4077cc <__fxstatat@plt+0x5e9c>
  40772c:	ldr	x0, [x19, #32]
  407730:	sub	x0, x0, #0x1
  407734:	str	x0, [x19, #32]
  407738:	ldr	x0, [sp, #56]
  40773c:	ldr	x0, [x0]
  407740:	cbnz	x0, 4077cc <__fxstatat@plt+0x5e9c>
  407744:	ldr	x1, [x19, #24]
  407748:	ldr	x0, [x19, #40]
  40774c:	sub	x1, x1, #0x1
  407750:	ucvtf	s0, x1
  407754:	ldr	s2, [x0]
  407758:	str	x1, [x19, #24]
  40775c:	ldr	x1, [x19, #16]
  407760:	ucvtf	s1, x1
  407764:	fmul	s1, s1, s2
  407768:	fcmpe	s0, s1
  40776c:	b.pl	4077cc <__fxstatat@plt+0x5e9c>  // b.nfrst
  407770:	add	x0, x19, #0x28
  407774:	bl	406cbc <__fxstatat@plt+0x538c>
  407778:	ldr	x1, [x19, #16]
  40777c:	ldr	x0, [x19, #40]
  407780:	ucvtf	s0, x1
  407784:	ldr	x1, [x19, #24]
  407788:	ldr	s1, [x0]
  40778c:	ucvtf	s2, x1
  407790:	fmul	s1, s0, s1
  407794:	fcmpe	s2, s1
  407798:	b.pl	4077cc <__fxstatat@plt+0x5e9c>  // b.nfrst
  40779c:	ldrb	w1, [x0, #16]
  4077a0:	ldr	s1, [x0, #4]
  4077a4:	fmul	s0, s0, s1
  4077a8:	cbz	w1, 4077e0 <__fxstatat@plt+0x5eb0>
  4077ac:	fcvtzu	x1, s0
  4077b0:	mov	x0, x19
  4077b4:	bl	407434 <__fxstatat@plt+0x5b04>
  4077b8:	tst	w0, #0xff
  4077bc:	b.ne	4077cc <__fxstatat@plt+0x5e9c>  // b.any
  4077c0:	ldr	x0, [x19, #72]
  4077c4:	cbnz	x0, 4077ec <__fxstatat@plt+0x5ebc>
  4077c8:	str	xzr, [x19, #72]
  4077cc:	mov	x0, x20
  4077d0:	ldp	x19, x20, [sp, #16]
  4077d4:	ldr	x21, [sp, #32]
  4077d8:	ldp	x29, x30, [sp], #64
  4077dc:	ret
  4077e0:	ldr	s1, [x0, #8]
  4077e4:	fmul	s0, s0, s1
  4077e8:	b	4077ac <__fxstatat@plt+0x5e7c>
  4077ec:	ldr	x21, [x0, #8]
  4077f0:	bl	401810 <free@plt>
  4077f4:	mov	x0, x21
  4077f8:	b	4077c4 <__fxstatat@plt+0x5e94>
  4077fc:	mov	w2, #0x1                   	// #1
  407800:	stp	w1, w1, [x0]
  407804:	stp	w1, w1, [x0, #8]
  407808:	str	w1, [x0, #16]
  40780c:	stur	xzr, [x0, #20]
  407810:	strb	w2, [x0, #28]
  407814:	ret
  407818:	ldrb	w0, [x0, #28]
  40781c:	ret
  407820:	ldrb	w3, [x0, #28]
  407824:	mov	x2, x0
  407828:	ldr	w4, [x0, #20]
  40782c:	eor	w3, w3, #0x1
  407830:	add	w4, w3, w4
  407834:	and	w5, w4, #0x3
  407838:	ubfiz	x4, x4, #2, #2
  40783c:	ldr	w0, [x0, x4]
  407840:	str	w1, [x2, x4]
  407844:	str	w5, [x2, #20]
  407848:	ldr	w1, [x2, #24]
  40784c:	cmp	w1, w5
  407850:	b.ne	407860 <__fxstatat@plt+0x5f30>  // b.any
  407854:	add	w3, w3, w1
  407858:	and	w3, w3, #0x3
  40785c:	str	w3, [x2, #24]
  407860:	strb	wzr, [x2, #28]
  407864:	ret
  407868:	mov	x1, x0
  40786c:	ldrb	w0, [x0, #28]
  407870:	cbz	w0, 407880 <__fxstatat@plt+0x5f50>
  407874:	stp	x29, x30, [sp, #-16]!
  407878:	mov	x29, sp
  40787c:	bl	401780 <abort@plt>
  407880:	ldp	w4, w2, [x1, #16]
  407884:	ubfiz	x3, x2, #2, #32
  407888:	ldr	w0, [x1, x3]
  40788c:	str	w4, [x1, x3]
  407890:	ldr	w3, [x1, #24]
  407894:	cmp	w2, w3
  407898:	b.ne	4078a8 <__fxstatat@plt+0x5f78>  // b.any
  40789c:	mov	w2, #0x1                   	// #1
  4078a0:	strb	w2, [x1, #28]
  4078a4:	ret
  4078a8:	add	w2, w2, #0x3
  4078ac:	and	w2, w2, #0x3
  4078b0:	str	w2, [x1, #20]
  4078b4:	ret
  4078b8:	stp	x29, x30, [sp, #-16]!
  4078bc:	mov	w0, #0xe                   	// #14
  4078c0:	mov	x29, sp
  4078c4:	bl	401670 <nl_langinfo@plt>
  4078c8:	cbz	x0, 4078d4 <__fxstatat@plt+0x5fa4>
  4078cc:	ldrb	w1, [x0]
  4078d0:	cbnz	w1, 4078dc <__fxstatat@plt+0x5fac>
  4078d4:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  4078d8:	add	x0, x0, #0x24
  4078dc:	ldp	x29, x30, [sp], #16
  4078e0:	ret
  4078e4:	stp	x29, x30, [sp, #-64]!
  4078e8:	mov	x29, sp
  4078ec:	str	x3, [sp, #56]
  4078f0:	tbz	w2, #6, 407924 <__fxstatat@plt+0x5ff4>
  4078f4:	add	x3, sp, #0x40
  4078f8:	stp	x3, x3, [sp, #16]
  4078fc:	add	x3, sp, #0x30
  407900:	str	x3, [sp, #32]
  407904:	mov	w3, #0xfffffff8            	// #-8
  407908:	str	w3, [sp, #40]
  40790c:	ldr	w3, [sp, #56]
  407910:	str	wzr, [sp, #44]
  407914:	bl	4018d0 <openat@plt>
  407918:	bl	4079a0 <__fxstatat@plt+0x6070>
  40791c:	ldp	x29, x30, [sp], #64
  407920:	ret
  407924:	mov	w3, #0x0                   	// #0
  407928:	b	407914 <__fxstatat@plt+0x5fe4>
  40792c:	stp	x29, x30, [sp, #-48]!
  407930:	mov	x29, sp
  407934:	stp	x21, x22, [sp, #32]
  407938:	mov	x21, x3
  40793c:	mov	w3, #0x4900                	// #18688
  407940:	movk	w3, #0x8, lsl #16
  407944:	orr	w2, w2, w3
  407948:	stp	x19, x20, [sp, #16]
  40794c:	bl	4078e4 <__fxstatat@plt+0x5fb4>
  407950:	tbnz	w0, #31, 407998 <__fxstatat@plt+0x6068>
  407954:	mov	w20, w0
  407958:	bl	401770 <fdopendir@plt>
  40795c:	mov	x19, x0
  407960:	cbz	x0, 40797c <__fxstatat@plt+0x604c>
  407964:	str	w20, [x21]
  407968:	mov	x0, x19
  40796c:	ldp	x19, x20, [sp, #16]
  407970:	ldp	x21, x22, [sp, #32]
  407974:	ldp	x29, x30, [sp], #48
  407978:	ret
  40797c:	bl	4018f0 <__errno_location@plt>
  407980:	mov	x21, x0
  407984:	mov	w0, w20
  407988:	ldr	w22, [x21]
  40798c:	bl	401740 <close@plt>
  407990:	str	w22, [x21]
  407994:	b	407968 <__fxstatat@plt+0x6038>
  407998:	mov	x19, #0x0                   	// #0
  40799c:	b	407968 <__fxstatat@plt+0x6038>
  4079a0:	stp	x29, x30, [sp, #-48]!
  4079a4:	cmp	w0, #0x2
  4079a8:	mov	x29, sp
  4079ac:	stp	x19, x20, [sp, #16]
  4079b0:	mov	w19, w0
  4079b4:	stp	x21, x22, [sp, #32]
  4079b8:	b.hi	4079e0 <__fxstatat@plt+0x60b0>  // b.pmore
  4079bc:	bl	407d74 <__fxstatat@plt+0x6444>
  4079c0:	mov	w21, w0
  4079c4:	bl	4018f0 <__errno_location@plt>
  4079c8:	mov	x20, x0
  4079cc:	mov	w0, w19
  4079d0:	mov	w19, w21
  4079d4:	ldr	w22, [x20]
  4079d8:	bl	401740 <close@plt>
  4079dc:	str	w22, [x20]
  4079e0:	mov	w0, w19
  4079e4:	ldp	x19, x20, [sp, #16]
  4079e8:	ldp	x21, x22, [sp, #32]
  4079ec:	ldp	x29, x30, [sp], #48
  4079f0:	ret
  4079f4:	stp	x29, x30, [sp, #-32]!
  4079f8:	mov	x29, sp
  4079fc:	stp	x19, x20, [sp, #16]
  407a00:	mov	x19, x0
  407a04:	bl	401650 <fileno@plt>
  407a08:	tbz	w0, #31, 407a1c <__fxstatat@plt+0x60ec>
  407a0c:	mov	x0, x19
  407a10:	ldp	x19, x20, [sp, #16]
  407a14:	ldp	x29, x30, [sp], #32
  407a18:	b	401660 <fclose@plt>
  407a1c:	mov	x0, x19
  407a20:	bl	4018a0 <__freading@plt>
  407a24:	cbnz	w0, 407a5c <__fxstatat@plt+0x612c>
  407a28:	mov	x0, x19
  407a2c:	bl	407c94 <__fxstatat@plt+0x6364>
  407a30:	cbnz	w0, 407a7c <__fxstatat@plt+0x614c>
  407a34:	mov	w20, #0x0                   	// #0
  407a38:	mov	x0, x19
  407a3c:	bl	401660 <fclose@plt>
  407a40:	cbz	w20, 407a50 <__fxstatat@plt+0x6120>
  407a44:	bl	4018f0 <__errno_location@plt>
  407a48:	str	w20, [x0]
  407a4c:	mov	w0, #0xffffffff            	// #-1
  407a50:	ldp	x19, x20, [sp, #16]
  407a54:	ldp	x29, x30, [sp], #32
  407a58:	ret
  407a5c:	mov	x0, x19
  407a60:	bl	401650 <fileno@plt>
  407a64:	mov	w2, #0x1                   	// #1
  407a68:	mov	x1, #0x0                   	// #0
  407a6c:	bl	401630 <lseek@plt>
  407a70:	cmn	x0, #0x1
  407a74:	b.ne	407a28 <__fxstatat@plt+0x60f8>  // b.any
  407a78:	b	407a34 <__fxstatat@plt+0x6104>
  407a7c:	bl	4018f0 <__errno_location@plt>
  407a80:	ldr	w20, [x0]
  407a84:	b	407a38 <__fxstatat@plt+0x6108>
  407a88:	stp	x29, x30, [sp, #-128]!
  407a8c:	mov	x29, sp
  407a90:	stp	x2, x3, [sp, #96]
  407a94:	add	x2, sp, #0x80
  407a98:	stp	x2, x2, [sp, #64]
  407a9c:	add	x2, sp, #0x60
  407aa0:	stp	x19, x20, [sp, #16]
  407aa4:	stp	x21, x22, [sp, #32]
  407aa8:	str	x23, [sp, #48]
  407aac:	str	x2, [sp, #80]
  407ab0:	mov	w2, #0xffffffe0            	// #-32
  407ab4:	str	w2, [sp, #88]
  407ab8:	str	wzr, [sp, #92]
  407abc:	stp	x4, x5, [sp, #112]
  407ac0:	cbz	w1, 407b08 <__fxstatat@plt+0x61d8>
  407ac4:	mov	w20, w0
  407ac8:	mov	w6, w1
  407acc:	cmp	w1, #0x406
  407ad0:	b.eq	407b14 <__fxstatat@plt+0x61e4>  // b.none
  407ad4:	cmp	w1, #0xb
  407ad8:	b.gt	407c18 <__fxstatat@plt+0x62e8>
  407adc:	cmp	w1, #0x0
  407ae0:	b.le	407c24 <__fxstatat@plt+0x62f4>
  407ae4:	sub	w1, w1, #0x1
  407ae8:	cmp	w1, #0xa
  407aec:	b.hi	407c24 <__fxstatat@plt+0x62f4>  // b.pmore
  407af0:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  407af4:	add	x0, x0, #0x2c
  407af8:	ldrb	w0, [x0, w1, uxtw]
  407afc:	adr	x1, 407b08 <__fxstatat@plt+0x61d8>
  407b00:	add	x0, x1, w0, sxtb #2
  407b04:	br	x0
  407b08:	ldr	w2, [sp, #96]
  407b0c:	bl	401830 <fcntl@plt>
  407b10:	b	407c60 <__fxstatat@plt+0x6330>
  407b14:	adrp	x21, 41b000 <__fxstatat@plt+0x196d0>
  407b18:	mov	w2, #0xffffffe8            	// #-24
  407b1c:	str	w2, [sp, #88]
  407b20:	mov	x23, x21
  407b24:	ldr	w2, [x21, #1056]
  407b28:	ldr	w22, [sp, #96]
  407b2c:	tbnz	w2, #31, 407bc0 <__fxstatat@plt+0x6290>
  407b30:	mov	w2, w22
  407b34:	bl	401830 <fcntl@plt>
  407b38:	mov	w19, w0
  407b3c:	tbz	w0, #31, 407b50 <__fxstatat@plt+0x6220>
  407b40:	bl	4018f0 <__errno_location@plt>
  407b44:	ldr	w0, [x0]
  407b48:	cmp	w0, #0x16
  407b4c:	b.eq	407b70 <__fxstatat@plt+0x6240>  // b.none
  407b50:	mov	w0, #0x1                   	// #1
  407b54:	str	w0, [x23, #1056]
  407b58:	mov	w0, w19
  407b5c:	ldp	x19, x20, [sp, #16]
  407b60:	ldp	x21, x22, [sp, #32]
  407b64:	ldr	x23, [sp, #48]
  407b68:	ldp	x29, x30, [sp], #128
  407b6c:	ret
  407b70:	mov	w2, w22
  407b74:	mov	w0, w20
  407b78:	mov	w1, #0x0                   	// #0
  407b7c:	bl	401830 <fcntl@plt>
  407b80:	mov	w19, w0
  407b84:	tbnz	w0, #31, 407b58 <__fxstatat@plt+0x6228>
  407b88:	mov	w0, #0xffffffff            	// #-1
  407b8c:	str	w0, [x21, #1056]
  407b90:	mov	w0, w19
  407b94:	mov	w1, #0x1                   	// #1
  407b98:	bl	401830 <fcntl@plt>
  407b9c:	tbz	w0, #31, 407be4 <__fxstatat@plt+0x62b4>
  407ba0:	bl	4018f0 <__errno_location@plt>
  407ba4:	mov	x20, x0
  407ba8:	mov	w0, w19
  407bac:	mov	w19, #0xffffffff            	// #-1
  407bb0:	ldr	w21, [x20]
  407bb4:	bl	401740 <close@plt>
  407bb8:	str	w21, [x20]
  407bbc:	b	407b58 <__fxstatat@plt+0x6228>
  407bc0:	mov	w2, w22
  407bc4:	mov	w1, #0x0                   	// #0
  407bc8:	bl	401830 <fcntl@plt>
  407bcc:	mov	w19, w0
  407bd0:	tbnz	w0, #31, 407b58 <__fxstatat@plt+0x6228>
  407bd4:	ldr	w0, [x21, #1056]
  407bd8:	cmn	w0, #0x1
  407bdc:	b.ne	407b58 <__fxstatat@plt+0x6228>  // b.any
  407be0:	b	407b90 <__fxstatat@plt+0x6260>
  407be4:	orr	w2, w0, #0x1
  407be8:	mov	w1, #0x2                   	// #2
  407bec:	mov	w0, w19
  407bf0:	bl	401830 <fcntl@plt>
  407bf4:	cmn	w0, #0x1
  407bf8:	b.ne	407b58 <__fxstatat@plt+0x6228>  // b.any
  407bfc:	b	407ba0 <__fxstatat@plt+0x6270>
  407c00:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  407c04:	add	x0, x0, #0x38
  407c08:	ldrb	w0, [x0, w1, uxtw]
  407c0c:	adr	x1, 407c18 <__fxstatat@plt+0x62e8>
  407c10:	add	x0, x1, w0, sxtb #2
  407c14:	br	x0
  407c18:	sub	w1, w1, #0x400
  407c1c:	cmp	w1, #0xa
  407c20:	b.ls	407c00 <__fxstatat@plt+0x62d0>  // b.plast
  407c24:	ldr	w1, [sp, #88]
  407c28:	ldr	x0, [sp, #64]
  407c2c:	tbz	w1, #31, 407c40 <__fxstatat@plt+0x6310>
  407c30:	cmn	w1, #0x7
  407c34:	b.ge	407c40 <__fxstatat@plt+0x6310>  // b.tcont
  407c38:	ldr	x0, [sp, #72]
  407c3c:	add	x0, x0, w1, sxtw
  407c40:	ldr	x2, [x0]
  407c44:	mov	w1, w6
  407c48:	mov	w0, w20
  407c4c:	bl	401830 <fcntl@plt>
  407c50:	b	407c60 <__fxstatat@plt+0x6330>
  407c54:	mov	w1, w6
  407c58:	mov	w0, w20
  407c5c:	bl	401830 <fcntl@plt>
  407c60:	mov	w19, w0
  407c64:	b	407b58 <__fxstatat@plt+0x6228>
  407c68:	ldr	w1, [sp, #88]
  407c6c:	ldr	x0, [sp, #64]
  407c70:	tbz	w1, #31, 407c84 <__fxstatat@plt+0x6354>
  407c74:	cmn	w1, #0x7
  407c78:	b.ge	407c84 <__fxstatat@plt+0x6354>  // b.tcont
  407c7c:	ldr	x0, [sp, #72]
  407c80:	add	x0, x0, w1, sxtw
  407c84:	ldr	w2, [x0]
  407c88:	mov	w1, w6
  407c8c:	mov	w0, w20
  407c90:	b	407b0c <__fxstatat@plt+0x61dc>
  407c94:	stp	x29, x30, [sp, #-32]!
  407c98:	mov	x29, sp
  407c9c:	str	x19, [sp, #16]
  407ca0:	mov	x19, x0
  407ca4:	cbnz	x0, 407cb8 <__fxstatat@plt+0x6388>
  407ca8:	mov	x0, x19
  407cac:	ldr	x19, [sp, #16]
  407cb0:	ldp	x29, x30, [sp], #32
  407cb4:	b	401840 <fflush@plt>
  407cb8:	bl	4018a0 <__freading@plt>
  407cbc:	cbz	w0, 407ca8 <__fxstatat@plt+0x6378>
  407cc0:	ldr	w0, [x19]
  407cc4:	tbz	w0, #8, 407ca8 <__fxstatat@plt+0x6378>
  407cc8:	mov	x0, x19
  407ccc:	mov	w2, #0x1                   	// #1
  407cd0:	mov	x1, #0x0                   	// #0
  407cd4:	bl	407cdc <__fxstatat@plt+0x63ac>
  407cd8:	b	407ca8 <__fxstatat@plt+0x6378>
  407cdc:	stp	x29, x30, [sp, #-48]!
  407ce0:	mov	x29, sp
  407ce4:	stp	x19, x20, [sp, #16]
  407ce8:	mov	x20, x1
  407cec:	mov	x19, x0
  407cf0:	ldr	x1, [x0, #8]
  407cf4:	str	x21, [sp, #32]
  407cf8:	mov	w21, w2
  407cfc:	ldr	x2, [x0, #16]
  407d00:	cmp	x2, x1
  407d04:	b.ne	407d58 <__fxstatat@plt+0x6428>  // b.any
  407d08:	ldp	x1, x2, [x0, #32]
  407d0c:	cmp	x2, x1
  407d10:	b.ne	407d58 <__fxstatat@plt+0x6428>  // b.any
  407d14:	ldr	x1, [x0, #72]
  407d18:	cbnz	x1, 407d58 <__fxstatat@plt+0x6428>
  407d1c:	bl	401650 <fileno@plt>
  407d20:	mov	w2, w21
  407d24:	mov	x1, x20
  407d28:	bl	401630 <lseek@plt>
  407d2c:	cmn	x0, #0x1
  407d30:	b.eq	407d48 <__fxstatat@plt+0x6418>  // b.none
  407d34:	ldr	w1, [x19]
  407d38:	str	x0, [x19, #144]
  407d3c:	mov	w0, #0x0                   	// #0
  407d40:	and	w1, w1, #0xffffffef
  407d44:	str	w1, [x19]
  407d48:	ldp	x19, x20, [sp, #16]
  407d4c:	ldr	x21, [sp, #32]
  407d50:	ldp	x29, x30, [sp], #48
  407d54:	ret
  407d58:	mov	w2, w21
  407d5c:	mov	x1, x20
  407d60:	mov	x0, x19
  407d64:	ldp	x19, x20, [sp, #16]
  407d68:	ldr	x21, [sp, #32]
  407d6c:	ldp	x29, x30, [sp], #48
  407d70:	b	401800 <fseeko@plt>
  407d74:	mov	w2, #0x3                   	// #3
  407d78:	mov	w1, #0x0                   	// #0
  407d7c:	b	407a88 <__fxstatat@plt+0x6158>
  407d80:	stp	x29, x30, [sp, #-64]!
  407d84:	mov	x29, sp
  407d88:	stp	x19, x20, [sp, #16]
  407d8c:	adrp	x20, 41a000 <__fxstatat@plt+0x186d0>
  407d90:	add	x20, x20, #0xdf0
  407d94:	stp	x21, x22, [sp, #32]
  407d98:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  407d9c:	add	x21, x21, #0xde8
  407da0:	sub	x20, x20, x21
  407da4:	mov	w22, w0
  407da8:	stp	x23, x24, [sp, #48]
  407dac:	mov	x23, x1
  407db0:	mov	x24, x2
  407db4:	bl	401538 <mbrtowc@plt-0x38>
  407db8:	cmp	xzr, x20, asr #3
  407dbc:	b.eq	407de8 <__fxstatat@plt+0x64b8>  // b.none
  407dc0:	asr	x20, x20, #3
  407dc4:	mov	x19, #0x0                   	// #0
  407dc8:	ldr	x3, [x21, x19, lsl #3]
  407dcc:	mov	x2, x24
  407dd0:	add	x19, x19, #0x1
  407dd4:	mov	x1, x23
  407dd8:	mov	w0, w22
  407ddc:	blr	x3
  407de0:	cmp	x20, x19
  407de4:	b.ne	407dc8 <__fxstatat@plt+0x6498>  // b.any
  407de8:	ldp	x19, x20, [sp, #16]
  407dec:	ldp	x21, x22, [sp, #32]
  407df0:	ldp	x23, x24, [sp, #48]
  407df4:	ldp	x29, x30, [sp], #64
  407df8:	ret
  407dfc:	nop
  407e00:	ret
  407e04:	nop
  407e08:	adrp	x2, 41b000 <__fxstatat@plt+0x196d0>
  407e0c:	mov	x1, #0x0                   	// #0
  407e10:	ldr	x2, [x2, #496]
  407e14:	b	401610 <__cxa_atexit@plt>
  407e18:	mov	x2, x1
  407e1c:	mov	x1, x0
  407e20:	mov	w0, #0x0                   	// #0
  407e24:	b	401900 <__xstat@plt>
  407e28:	mov	x2, x1
  407e2c:	mov	w1, w0
  407e30:	mov	w0, #0x0                   	// #0
  407e34:	b	401870 <__fxstat@plt>
  407e38:	mov	x2, x1
  407e3c:	mov	x1, x0
  407e40:	mov	w0, #0x0                   	// #0
  407e44:	b	401860 <__lxstat@plt>
  407e48:	mov	x4, x1
  407e4c:	mov	x5, x2
  407e50:	mov	w1, w0
  407e54:	mov	x2, x4
  407e58:	mov	w0, #0x0                   	// #0
  407e5c:	mov	w4, w3
  407e60:	mov	x3, x5
  407e64:	b	401930 <__fxstatat@plt>

Disassembly of section .fini:

0000000000407e68 <.fini>:
  407e68:	stp	x29, x30, [sp, #-16]!
  407e6c:	mov	x29, sp
  407e70:	ldp	x29, x30, [sp], #16
  407e74:	ret
