Power Analyzer report for MAX1000_Replica1
Mon Feb 23 16:11:07 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   3.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Mon Feb 23 16:11:07 2026            ;
; Quartus Prime Version                  ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition  ;
; Revision Name                          ; MAX1000_Replica1                                 ;
; Top-level Entity Name                  ; MAX1000_Replica1                                 ;
; Family                                 ; MAX 10                                           ;
; Device                                 ; 10M16SAU169C8G                                   ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 268.29 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 0.00 mW                                          ;
; Core Static Thermal Power Dissipation  ; 226.58 mW                                        ;
; I/O Thermal Power Dissipation          ; 41.71 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Maximum processors allowed for parallel compilation              ; 24                                    ;               ;
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                    ;
+-------------------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                            ; Reason                      ;
+-------------------------------------------------------------------------------------------------+-----------------------------+
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0]         ; No valid clock domain found ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[1]         ; No valid clock domain found ;
; USER_BTN                                                                                        ; No valid clock domain found ;
; SEN_INT1                                                                                        ; No valid clock domain found ;
; SEN_INT2                                                                                        ; No valid clock domain found ;
; SEN_SDO                                                                                         ; No valid clock domain found ;
; F_DO                                                                                            ; No valid clock domain found ;
; AIN[0]                                                                                          ; No valid clock domain found ;
; AIN[1]                                                                                          ; No valid clock domain found ;
; AIN[2]                                                                                          ; No valid clock domain found ;
; AIN[3]                                                                                          ; No valid clock domain found ;
; AIN[4]                                                                                          ; No valid clock domain found ;
; AIN[5]                                                                                          ; No valid clock domain found ;
; AIN[6]                                                                                          ; No valid clock domain found ;
; PIO[6]                                                                                          ; No valid clock domain found ;
; PIO[7]                                                                                          ; No valid clock domain found ;
; BDBUS[2]                                                                                        ; No valid clock domain found ;
; BDBUS[3]                                                                                        ; No valid clock domain found ;
; BDBUS[4]                                                                                        ; No valid clock domain found ;
; BDBUS[5]                                                                                        ; No valid clock domain found ;
; D[0]                                                                                            ; No valid clock domain found ;
; D[1]                                                                                            ; No valid clock domain found ;
; D[2]                                                                                            ; No valid clock domain found ;
; D[3]                                                                                            ; No valid clock domain found ;
; D[4]                                                                                            ; No valid clock domain found ;
; D[5]                                                                                            ; No valid clock domain found ;
; D[6]                                                                                            ; No valid clock domain found ;
; D[7]                                                                                            ; No valid clock domain found ;
; D[8]                                                                                            ; No valid clock domain found ;
; D[9]                                                                                            ; No valid clock domain found ;
; D[10]                                                                                           ; No valid clock domain found ;
; D[11]                                                                                           ; No valid clock domain found ;
; D[12]                                                                                           ; No valid clock domain found ;
; D[13]                                                                                           ; No valid clock domain found ;
; D[14]                                                                                           ; No valid clock domain found ;
; PIO[0]                                                                                          ; No valid clock domain found ;
; PIO[1]                                                                                          ; No valid clock domain found ;
; PIO[2]                                                                                          ; No valid clock domain found ;
; PIO[3]                                                                                          ; No valid clock domain found ;
; PIO[4]                                                                                          ; No valid clock domain found ;
; PIO[5]                                                                                          ; No valid clock domain found ;
; BDBUS[0]                                                                                        ; No valid clock domain found ;
; BDBUS[1]                                                                                        ; No valid clock domain found ;
; DQ[0]                                                                                           ; No valid clock domain found ;
; DQ[1]                                                                                           ; No valid clock domain found ;
; DQ[2]                                                                                           ; No valid clock domain found ;
; DQ[3]                                                                                           ; No valid clock domain found ;
; DQ[4]                                                                                           ; No valid clock domain found ;
; DQ[5]                                                                                           ; No valid clock domain found ;
; DQ[6]                                                                                           ; No valid clock domain found ;
; DQ[7]                                                                                           ; No valid clock domain found ;
; DQ[8]                                                                                           ; No valid clock domain found ;
; DQ[9]                                                                                           ; No valid clock domain found ;
; DQ[10]                                                                                          ; No valid clock domain found ;
; DQ[11]                                                                                          ; No valid clock domain found ;
; DQ[12]                                                                                          ; No valid clock domain found ;
; DQ[13]                                                                                          ; No valid clock domain found ;
; DQ[14]                                                                                          ; No valid clock domain found ;
; DQ[15]                                                                                          ; No valid clock domain found ;
; RESET                                                                                           ; No valid clock domain found ;
; CLK12M                                                                                          ; No valid clock domain found ;
; frac_clk_div:cclk|clk_out~clkctrl                                                               ; No valid clock domain found ;
; frac_clk_div:sclk|clk_out~clkctrl                                                               ; No valid clock domain found ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]~clkctrl                  ; No valid clock domain found ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]~clkctrl                  ; No valid clock domain found ;
; sdram_controller:sdram|Mux2~3clkctrl                                                            ; No valid clock domain found ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ; No valid clock domain found ;
; pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated|wire_pll1_clk[1]~clkctrl ; No valid clock domain found ;
; cpu_reset_n~0clkctrl                                                                            ; No valid clock domain found ;
+-------------------------------------------------------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCCA                                    ; 3.00 V                    ;
;     VCC_ONE                                 ; 3.00 V                    ;
;     3.3-V LVTTL I/O Standard                ; 3.3 V                     ;
;     2.5 V I/O Standard                      ; 2.5 V                     ;
;     3.3 V Schmitt Trigger I/O Standard      ; 3.3 V                     ;
;     2.5 V Schmitt Trigger I/O Standard      ; 2.5 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 29.5 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 8.60 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 8.20 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Combinational cell  ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Clock control block ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Register cell       ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                 ; 6.14 mW                           ; 0.00 mW                     ; 6.14 mW                        ; 0.00 mW                       ;    0.000                                                  ;
; Voltage Regulator   ; 0.96 mW                           ; 0.00 mW                     ; 0.96 mW                        ; --                            ; --                                                        ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                   ;
+----------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                   ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                      ;
+----------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------+
; |MAX1000_Replica1                            ; 7.10 mW (7.10 mW)                    ; 0.00 mW (0.00 mW)               ; 7.10 mW (7.10 mW)                 ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1                                                                        ;
;     |Replica1_CORE:ap1                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1                                                      ;
;         |CPU_MX65:\gen_cpu0:c2:cpu           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu                            ;
;             |cpu_clock_gen:clk               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk          ;
;             |mx65:mx65_inst                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst             ;
;         |WOZMON65:\woz65:rom                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1|WOZMON65:\woz65:rom                                  ;
;         |pia_uart:pia                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1|pia_uart:pia                                         ;
;             |uart_receive:recv               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv                       ;
;             |uart_send:send                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send                          ;
;     |hard_block:auto_generated_inst          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|hard_block:auto_generated_inst                                         ;
;     |sram_sdram_bridge:bridge                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|sram_sdram_bridge:bridge                                               ;
;     |frac_clk_div:cclk                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|frac_clk_div:cclk                                                      ;
;     |pll_clock:mclk                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|pll_clock:mclk                                                         ;
;         |altpll:altpll_component             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|pll_clock:mclk|altpll:altpll_component                                 ;
;             |pll_clock_altpll:auto_generated ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|pll_clock:mclk|altpll:altpll_component|pll_clock_altpll:auto_generated ;
;     |frac_clk_div:sclk                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|frac_clk_div:sclk                                                      ;
;     |sdram_controller:sdram                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAX1000_Replica1|sdram_controller:sdram                                                 ;
+----------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+--------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain             ;
+-----------------+-----------------------+--------------------------+
; Clock Domain    ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+-----------------+-----------------------+--------------------------+
; No clock domain ; 0.00                  ; 0.00                     ;
+-----------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO          ; 13.10 mA                ; 0.00 mA                   ; 13.10 mA                 ; 13.10 mA                         ;
; VCCA           ; 3.04 mA                 ; 0.00 mA                   ; 3.04 mA                  ; 3.04 mA                          ;
; VCC_ONE        ; 72.49 mA                ; 0.00 mA                   ; 72.49 mA                 ; 72.49 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 3.3V          ; 1.88 mA             ; 0.00 mA               ; 1.88 mA              ;
; 1B       ; 2.5V          ; 0.28 mA             ; 0.00 mA               ; 0.28 mA              ;
; 2        ; 3.3V          ; 2.17 mA             ; 0.00 mA               ; 2.17 mA              ;
; 3        ; 3.3V          ; 2.24 mA             ; 0.00 mA               ; 2.24 mA              ;
; 4        ; --            ; --                  ; --                    ; --                   ;
; 5        ; 3.3V          ; 2.13 mA             ; 0.00 mA               ; 2.13 mA              ;
; 6        ; 3.3V          ; 2.19 mA             ; 0.00 mA               ; 2.19 mA              ;
; 7        ; --            ; --                  ; --                    ; --                   ;
; 8        ; 3.3V          ; 2.21 mA             ; 0.00 mA               ; 2.21 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 0.28 mA                 ; 0.00 mA                   ; 0.28 mA                  ; 0.28 mA                          ;
; 3.3V          ; 12.82 mA                ; 0.00 mA                   ; 12.82 mA                 ; 12.82 mA                         ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                         ;
+----------------------------------------------------------------------------------------+--------------+------------+--------------+---------------+
; Data Source                                                                            ; Total        ; Pin        ; Registered   ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+------------+--------------+---------------+
; Simulation (from file)                                                                 ;              ;            ;              ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)     ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)     ; 0 (0.0%)      ;
;                                                                                        ;              ;            ;              ;               ;
; Node, entity or clock assignment                                                       ;              ;            ;              ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)     ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 8 (0.4%)     ; 0 (0.0%)   ; 0 (0.0%)     ; 8 (0.6%)      ;
;                                                                                        ;              ;            ;              ;               ;
; Vectorless estimation                                                                  ;              ;            ;              ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 1875 (96.6%) ; 84 (57.1%) ; 390 (100.0%) ; 1401 (99.9%)  ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 131 (6.8%)   ; 50 (34.0%) ; 2 (0.5%)     ; 79 (5.6%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 1867 (96.2%) ; 84 (57.1%) ; 390 (100.0%) ; 1393 (99.3%)  ;
;                                                                                        ;              ;            ;              ;               ;
; Default assignment                                                                     ;              ;            ;              ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 0 (0.0%)     ; 0 (0.0%)   ; 0 (0.0%)     ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 65 (3.4%)    ; 63 (42.9%) ; 0 (0.0%)     ; 2 (0.1%)      ;
;                                                                                        ;              ;            ;              ;               ;
; Assumed 0                                                                              ;              ;            ;              ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 65 (3.4%)    ; 63 (42.9%) ; 0 (0.0%)     ; 2 (0.1%)      ;
+----------------------------------------------------------------------------------------+--------------+------------+--------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Mon Feb 23 16:11:04 2026
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: '//wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc'
Warning (332174): Ignored filter at MAX1000_Replica1.sdc(4): MAX10_CLK1_50 could not be matched with a port File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 4
Warning (332049): Ignored create_clock at MAX1000_Replica1.sdc(4): Argument <targets> is an empty collection File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 4
    Info (332050): create_clock -name "clk_50" -period 20.000ns [get_ports {MAX10_CLK1_50}] File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 4
Warning (332174): Ignored filter at MAX1000_Replica1.sdc(10): KEY[*] could not be matched with a port File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 10
Warning (332049): Ignored set_false_path at MAX1000_Replica1.sdc(10): Argument <from> is an empty collection File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 10
    Info (332050): set_false_path -from [get_ports {KEY[*]}] File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 10
Warning (332174): Ignored filter at MAX1000_Replica1.sdc(11): LEDR[*] could not be matched with a port File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 11
Warning (332049): Ignored set_false_path at MAX1000_Replica1.sdc(11): Argument <to> is an empty collection File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 11
    Info (332050): set_false_path -to [get_ports {LEDR[*]}] File: //wsl$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.sdc Line: 11
Warning (332060): Node: CLK12M was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdram_controller:sdram|sdram_dqm[0] is being clocked by CLK12M
Warning (332060): Node: sdram_controller:sdram|need_refresh was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_controller:sdram|byte_en_latched[1] is being clocked by sdram_controller:sdram|need_refresh
Warning (332060): Node: frac_clk_div:cclk|clk_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] is being clocked by frac_clk_div:cclk|clk_i
Warning (332060): Node: Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state.IZX4 is being clocked by Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]
Warning (332060): Node: Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Replica1_CORE:ap1|WOZMON65:\woz65:rom|data_out[6] is being clocked by Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]
Warning (332060): Node: frac_clk_div:sclk|clk_i was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|strobe_n is being clocked by frac_clk_div:sclk|clk_i
Warning (332060): Node: sdram_controller:sdram|seq_count[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_controller:sdram|refresh_active is being clocked by sdram_controller:sdram|seq_count[0]
Warning (332068): No clocks defined in design.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: mclk|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333
    Warning (332056): Node: mclk|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 0.000 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 268.29 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5057 megabytes
    Info: Processing ended: Mon Feb 23 16:11:07 2026
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


