// Seed: 694992922
module module_0 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2
    , id_6,
    output supply0 id_3,
    output supply1 id_4
);
  assign id_3 = 1;
  genvar id_7;
  wand id_8;
  wire id_9;
  assign module_1.type_4 = 0;
  wire id_10;
  tri1 id_11 = id_6;
  assign id_8 = 1'h0;
  assign id_6 = id_8 == 1;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    output logic id_6
);
  always @(id_3)
    if (1) id_6 <= 1'd0;
    else id_1 <= 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
endmodule
