/home/sriram/Documents/Verilog/conditionalStatement/conditionalStatement.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/conditionalStatement/conditionalStatement.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_using_assign

Top level modules:
	mux_using_assign

} {} {}}
