
---------- Begin Simulation Statistics ----------
final_tick                               19790311126086                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103406                       # Simulator instruction rate (inst/s)
host_mem_usage                               17063516                       # Number of bytes of host memory used
host_op_rate                                   202386                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9670.54                       # Real time elapsed on the host
host_tick_rate                                4908318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999995617                       # Number of instructions simulated
sim_ops                                    1957182976                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047466                       # Number of seconds simulated
sim_ticks                                 47466071082                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests         6273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests        13357                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         4                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     30.00%     80.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      4     20.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13359                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu1.num_int_insts                          20                       # number of integer instructions
system.cpu1.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         4                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     30.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      4     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests         6271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        13353                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu2.num_int_insts                          20                       # number of integer instructions
system.cpu2.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     30.00%     80.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      4     20.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests         6271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        13353                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu3.num_int_insts                          20                       # number of integer instructions
system.cpu3.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     30.00%     80.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      4     20.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           6770                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        236350767                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       244401469                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249997894                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            489293797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.570168                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.570168                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 211826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3090165                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46284913                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.129011                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           174193030                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          47231031                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       18221887                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    138992915                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        13299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     55588536                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    644096830                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    126961999                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      8552873                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    588552152                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents            24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents         3030                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2516727                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles         3063                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        41497                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1521949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1568216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        658614685                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            584479951                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        440413784                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.100442                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             587261524                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       852600148                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      494132967                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.753870                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.753870                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1212345      0.20%      0.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    413966980     69.33%     69.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3578775      0.60%     70.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    130054735     21.78%     91.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     48255343      8.08%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     597105031                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           18178609                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11325073     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       5673297     31.21%     93.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1174679      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     614052993                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1356433979                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    584467305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    798926932                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         644096830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        597105031                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    154802998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1747466                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    202701252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    142328897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.195248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.863916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32375513     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      4836950      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5978442      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9476060      6.66%     37.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     13781109      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15216867     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     22250471     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     20136460     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     18277025     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142328897                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.189014                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     28351945                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     17078864                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    138992915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     55588536                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      282415486                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               142540723                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        236350237                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       244401453                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249997823                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            489293661                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.570168                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.570168                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 212576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3090212                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46284817                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.129012                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           174192769                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          47230983                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       18220360                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    138993167                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        13294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     55588102                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    644096616                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    126961786                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      8552961                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    588552304                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         3237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2516762                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         3270                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        41513                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1521983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1568229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        658613978                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            584479969                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        440413472                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.100442                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             587261691                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       852599353                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      494133143                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.753869                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.753869                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1212466      0.20%      0.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    413967233     69.33%     69.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3578756      0.60%     70.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    130054696     21.78%     91.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     48255268      8.08%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     597105272                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           18178917                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11324851     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       5673324     31.21%     93.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1175182      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     614053421                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1356433985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    584467323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    798926585                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         644096616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        597105272                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    154802847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1747433                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    202699219                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    142328147                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.195272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.863911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     32374719     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4837121      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5978665      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9475659      6.66%     37.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     13781113      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15216519     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     22250439     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     20137133     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     18276779     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142328147                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.189015                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     28352280                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     17073185                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    138993167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     55588102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      282415347                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               142540723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        236352092                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       244403296                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999837                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            489297541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.570163                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.570163                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 211370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3090232                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46285202                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.129046                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           174194452                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          47231493                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       18220639                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    138994382                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        13296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     55588646                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    644101784                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    126962959                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      8552991                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    588557175                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents            25                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents         3239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2516781                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles         3273                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        41526                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1521997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1568235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        658619532                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            584484910                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.668697                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        440416958                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.100477                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             587266606                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       852607036                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      494137175                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.753884                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.753884                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1212483      0.20%      0.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    413970396     69.33%     69.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3578790      0.60%     70.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    130055902     21.78%     91.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     48255742      8.08%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     597110166                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           18179203                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11324994     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       5673287     31.21%     93.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1175362      6.47%     99.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     614058584                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1356445410                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    584472264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    798933147                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         644101784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        597110166                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    154804239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1747571                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    202699925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    142329353                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.195271                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.863909                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32374934     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      4837159      3.40%     26.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5978824      4.20%     30.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9475627      6.66%     37.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     13781223      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15216938     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     22250590     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     20137108     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     18276950     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142329353                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.189050                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     28352527                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     17073484                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    138994382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     55588646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      282417816                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               142540723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        236352031                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       244402891                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            489297897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.570163                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.570163                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads             6330                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            6395                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 212653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3090227                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46285125                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.129029                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           174194337                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          47231264                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       18220259                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    138993706                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     55588984                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    644099588                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    126963073                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      8553212                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    588554737                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            25                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         3155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2516777                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         3189                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        41507                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1521995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1568232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        658618626                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            584482574                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.668696                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        440415748                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.100460                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             587264100                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       852605556                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      494135154                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.753885                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.753885                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1212271      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    413968456     69.33%     69.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3578791      0.60%     70.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        24111      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    130055855     21.78%     91.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     48255730      8.08%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead         6402      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite         6340      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     597107956                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses          18302                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads        31049                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        12646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes        13390                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           18178852                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.030445                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11325061     62.30%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     62.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       5672988     31.21%     93.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1175243      6.46%     99.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead         2368      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3192      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     614056235                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1356439135                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    584469928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    798928331                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         644099588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        597107956                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    154801621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1747357                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    202701163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    142328070                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.195293                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.863892                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32373939     22.75%     22.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4837022      3.40%     26.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5978095      4.20%     30.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9477085      6.66%     37.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13781256      9.68%     46.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15215762     10.69%     57.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     22251597     15.63%     73.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     20136439     14.15%     87.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     18276875     12.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142328070                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.189034                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     28351124                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     17074595                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    138993706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     55588984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      282416923                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               142540723                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    136551896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       136551899                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    156245415                       # number of overall hits
system.cpu0.dcache.overall_hits::total      156245418                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data          528                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           535                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          595                       # number of overall misses
system.cpu0.dcache.overall_misses::total          602                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     56904705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     56904705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     56904705                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     56904705                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    136552424                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    136552434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    156246010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    156246020                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.700000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.700000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 107774.062500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106363.934579                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 95638.159664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94526.088040                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          230                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data          293                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data          293                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          292                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     24033276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     24033276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     30734901                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30734901                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 102269.259574                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102269.259574                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 105256.510274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105256.510274                       # average overall mshr miss latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     92927727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       92927729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          438                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     49966317                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     49966317                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     92928165                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     92928171                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 114078.349315                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113045.966063                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data          291                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     17296686                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     17296686                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 117664.530612                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117664.530612                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     43624169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      43624170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      6938388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6938388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     43624259                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     43624263                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.750000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 77093.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74606.322581                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           88                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      6736590                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6736590                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 76552.159091                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76552.159091                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data     19693519                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total     19693519                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data           67                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data     19693586                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total     19693586                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.000003                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000003                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data      6701625                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      6701625                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 117572.368421                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 117572.368421                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          238.205521                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          156245717                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         522560.926421                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     19742845055670                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     6.999999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   231.205522                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.013672                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.451573                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.465245                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1249968459                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1249968459                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     53652104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53652127                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     53652104                       # number of overall hits
system.cpu0.icache.overall_hits::total       53652127                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         7753                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7755                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         7753                       # number of overall misses
system.cpu0.icache.overall_misses::total         7755                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    173812014                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    173812014                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    173812014                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    173812014                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     53659857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53659882                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     53659857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53659882                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 22418.678447                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22412.896712                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 22418.678447                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22412.896712                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6273                       # number of writebacks
system.cpu0.icache.writebacks::total             6273                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          970                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          970                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         6783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6783                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         6783                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6783                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    135216315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    135216315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    135216315                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    135216315                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 19934.588678                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19934.588678                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 19934.588678                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19934.588678                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6273                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     53652104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53652127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         7753                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7755                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    173812014                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    173812014                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     53659857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53659882                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 22418.678447                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22412.896712                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         6783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6783                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    135216315                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    135216315                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 19934.588678                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19934.588678                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          321.576017                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53658912                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6785                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7908.461606                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.144392                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   320.431625                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002235                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.625843                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.628078                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        429285841                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       429285841                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp           6993                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean         6273                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq         6993                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        19843                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total              20441                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total              854848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            0                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples          7084                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016801                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0                7082     99.97%     99.97% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total            7084                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy         8622702                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        6776217                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy         291708                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         5389                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data            2                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           5391                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         5389                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data            2                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          5391                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          290                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1394                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          290                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    110321235                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     30527109                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    140848344                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    110321235                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     30527109                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    140848344                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         6783                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          292                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         7084                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         6783                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          292                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         7084                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.993151                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.238989                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.993151                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.238989                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 79140.053802                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 105265.893103                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 83194.532782                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 79140.053802                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 105265.893103                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 83194.532782                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          290                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1684                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1394                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          290                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1684                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    109857033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     30430539                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    140287572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    109857033                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     30430539                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    140287572                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.993151                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.237719                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.993151                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.237719                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 78807.053802                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 104932.893103                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 83306.159145                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 78807.053802                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 104932.893103                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 83306.159145                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackClean_hits::.writebacks         6271                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         6271                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         6271                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           88                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      6677982                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      6677982                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           88                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 75886.159091                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 73384.417582                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           88                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           88                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      6648678                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      6648678                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 75553.159091                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 75553.159091                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         5389                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         5391                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          202                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    110321235                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     23849127                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    134170362                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         6783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         6993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.205514                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.990196                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.229086                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 79140.053802                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 118064.985149                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 83751.786517                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          202                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1596                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    109857033                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     23781861                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    133638894                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.205514                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.990196                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228228                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 78807.053802                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 117731.985149                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83733.642857                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse         931.336725                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             13355                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            7.888364                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     6.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   692.556808                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   229.779918                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001709                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.169081                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.056099                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.227377                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          215373                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         215373                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 19742845065004                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  47466061082                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-5867.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread-5867.numOps                      0                       # Number of Ops committed
system.cpu0.thread-5867.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    136551276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       136551279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    156244759                       # number of overall hits
system.cpu1.dcache.overall_hits::total      156244762                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          527                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          594                       # number of overall misses
system.cpu1.dcache.overall_misses::total          601                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     51718896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     51718896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     51718896                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     51718896                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    136551803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    136551813                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    156245353                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    156245363                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.700000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.700000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 98138.322581                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96851.865169                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 87068.848485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86054.735441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          235                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          292                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     23295348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     23295348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     29713923                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     29713923                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 99129.140426                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99129.140426                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 101760.010274                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101760.010274                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     92927114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       92927116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     44610012                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     44610012                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     92927551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     92927557                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 102082.407323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101156.489796                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          290                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          147                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     16401582                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     16401582                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 111575.387755                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111575.387755                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     43624162                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43624163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            3                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      7108884                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7108884                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     43624252                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     43624256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.750000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 78987.600000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76439.612903                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           88                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      6893766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6893766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 78338.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78338.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     19693483                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     19693483                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           67                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     19693550                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     19693550                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000003                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      6418575                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      6418575                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 112606.578947                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 112606.578947                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          238.205690                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          156245061                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         522558.732441                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     19742845055670                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     6.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   231.205691                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.013672                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.451574                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.465245                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1249963203                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1249963203                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     53651693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53651716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           23                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     53651693                       # number of overall hits
system.cpu1.icache.overall_hits::total       53651716                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7755                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7755                       # number of overall misses
system.cpu1.icache.overall_misses::total         7757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    177057432                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    177057432                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    177057432                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    177057432                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           25                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     53659448                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53659473                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           25                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     53659448                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53659473                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.080000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000145                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.080000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000145                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 22831.390329                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22825.503674                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 22831.390329                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22825.503674                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6274                       # number of writebacks
system.cpu1.icache.writebacks::total             6274                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          971                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          971                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          971                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          971                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6784                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6784                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    135198333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    135198333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    135198333                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    135198333                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 19928.999558                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19928.999558                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 19928.999558                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19928.999558                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6274                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           23                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     53651693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53651716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    177057432                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    177057432                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     53659448                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53659473                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 22831.390329                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22825.503674                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          971                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          971                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6784                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6784                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    135198333                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    135198333                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 19928.999558                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19928.999558                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          321.576204                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53658502                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6786                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7907.235780                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.144391                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   320.431814                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002235                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.625843                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.628079                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        429282570                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       429282570                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6994                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6274                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6994                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19846                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20444                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       835840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              854976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7085                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.016800                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7083     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7085                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8624034                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6777216                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         291708                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5390                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5392                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5390                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5392                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          290                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1394                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          290                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1693                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    110298591                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     29506131                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    139804722                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    110298591                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     29506131                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    139804722                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6784                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          292                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7085                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6784                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          292                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7085                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.205483                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993151                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238956                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.205483                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993151                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238956                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 79123.809900                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 101745.279310                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 82578.099232                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 79123.809900                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 101745.279310                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 82578.099232                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          290                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1684                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1394                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          290                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1684                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    109834389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     29409561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    139243950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    109834389                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     29409561                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    139243950                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.205483                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993151                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.237685                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.205483                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993151                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.237685                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78790.809900                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 101412.279310                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 82686.431116                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78790.809900                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 101412.279310                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 82686.431116                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6272                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6272                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6272                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6272                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           88                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      6835158                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      6835158                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           88                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 77672.250000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 75111.626374                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           88                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           88                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      6805854                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      6805854                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 77339.250000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 77339.250000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5390                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5392                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          202                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1602                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    110298591                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     22670973                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    132969564                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6784                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6994                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.205483                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.990196                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.229053                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 79123.809900                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 112232.539604                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 83002.224719                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          202                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1596                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    109834389                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     22603707                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    132438096                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.205483                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.990196                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228196                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 78790.809900                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 111899.539604                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82981.263158                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse         931.337766                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13357                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1693                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.889545                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     6.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   692.557680                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   229.780087                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001709                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.169081                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.056099                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.227377                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1693                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1690                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.413330                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          215405                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         215405                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 19742845065004                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  47466061082                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28944.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28944.numOps                      0                       # Number of Ops committed
system.cpu1.thread28944.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    136553158                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       136553161                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    156246914                       # number of overall hits
system.cpu2.dcache.overall_hits::total      156246917                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data          531                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           538                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data          599                       # number of overall misses
system.cpu2.dcache.overall_misses::total          606                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data     49198752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     49198752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data     49198752                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     49198752                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    136553689                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    136553699                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    156247513                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    156247523                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.700000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.700000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 92653.016949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91447.494424                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 82134.811352                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81186.059406                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          244                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          244                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data          296                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data          296                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data          235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data          292                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data     22582062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     22582062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data     28398573                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     28398573                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96093.880851                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96093.880851                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97255.386986                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97255.386986                       # average overall mshr miss latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     92928569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       92928571                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data          441                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          445                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data     41892399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     41892399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     92929010                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92929016                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.666667                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000005                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 94994.102041                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94140.222472                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data          294                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          294                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data          147                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data     15501816                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     15501816                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 105454.530612                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105454.530612                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     43624589                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      43624590                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data      7306353                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7306353                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     43624679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     43624683                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.750000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 81181.700000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78562.935484                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           88                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data      7080246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7080246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 80457.340909                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80457.340909                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data     19693756                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total     19693756                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data           68                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data     19693824                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total     19693824                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.000003                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.000003                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data           57                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data      5816511                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5816511                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 102044.052632                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 102044.052632                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          238.205999                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          156247216                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         522565.939799                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     19742845055670                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     6.999999                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   231.206000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.013672                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.451574                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.465246                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1249980483                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1249980483                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     53652028                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        53652051                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     53652028                       # number of overall hits
system.cpu2.icache.overall_hits::total       53652051                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         7765                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7767                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         7765                       # number of overall misses
system.cpu2.icache.overall_misses::total         7767                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    178514973                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    178514973                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    178514973                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    178514973                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     53659793                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     53659818                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     53659793                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     53659818                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000145                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000145                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 22989.693883                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22983.774044                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 22989.693883                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22983.774044                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6271                       # number of writebacks
system.cpu2.icache.writebacks::total             6271                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          984                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          984                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          984                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          984                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         6781                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6781                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         6781                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6781                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    133740792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    133740792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    133740792                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    133740792                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 19722.871553                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19722.871553                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 19722.871553                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19722.871553                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6271                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     53652028                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       53652051                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         7765                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7767                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    178514973                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    178514973                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     53659793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     53659818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 22989.693883                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22983.774044                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          984                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          984                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         6781                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6781                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    133740792                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    133740792                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 19722.871553                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19722.871553                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          321.576604                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           53658834                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6783                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7910.781955                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.144390                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   320.432214                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.002235                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.625844                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.628079                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        429285327                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       429285327                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           6991                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean         6271                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         6991                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        19837                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total              20435                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       835456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total              854592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                            0                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples          7082                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016804                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0                7080     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total            7082                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy         8620038                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        6774219                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy         291708                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst         5388                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data            2                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           5390                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst         5388                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data            2                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          5390                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1393                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          290                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1692                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1393                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          290                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1692                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    108850707                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     28190781                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    137041488                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    108850707                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     28190781                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    137041488                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         6781                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data          292                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         7082                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         6781                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data          292                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         7082                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.205427                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.993151                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.238916                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.205427                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.993151                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.238916                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 78141.211055                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 97209.589655                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 80993.787234                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 78141.211055                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 97209.589655                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 80993.787234                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1393                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          290                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1683                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1393                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          290                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1683                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    108386838                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     28094211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    136481049                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    108386838                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     28094211                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    136481049                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.205427                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.993151                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.237645                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.205427                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.993151                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.237645                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77808.211055                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96876.589655                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 81093.909091                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77808.211055                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96876.589655                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 81093.909091                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    0                       # number of replacements
system.cpu2.l2cache.WritebackClean_hits::.writebacks         6269                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         6269                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         6269                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         6269                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data           88                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data      7021638                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total      7021638                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           88                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 79791.340909                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 77160.857143                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data           88                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total           88                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      6992334                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total      6992334                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 79458.340909                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 79458.340909                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst         5388                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data            2                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         5390                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1393                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          202                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         1601                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    108850707                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     21169143                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    130019850                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         6781                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         6991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.205427                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.990196                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.229009                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 78141.211055                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 104797.737624                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 81211.648969                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1393                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          202                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         1595                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    108386838                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     21101877                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    129488715                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.205427                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.990196                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228150                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 77808.211055                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 104464.737624                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81184.147335                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse         930.916769                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             13351                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1692                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            7.890662                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     6.999999                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   692.136379                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   229.780390                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.001709                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.168979                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.056099                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.227275                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1692                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1689                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.413086                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          215308                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         215308                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 19742845065004                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  47466061082                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28944.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28944.numOps                      0                       # Number of Ops committed
system.cpu2.thread28944.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    136552388                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       136552391                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    156246067                       # number of overall hits
system.cpu3.dcache.overall_hits::total      156246070                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          538                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           545                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            7                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          605                       # number of overall misses
system.cpu3.dcache.overall_misses::total          612                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     47307645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     47307645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     47307645                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     47307645                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    136552926                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    136552936                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    156246672                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    156246682                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.700000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.700000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 87932.425651                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86803.018349                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 78194.454545                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 77300.073529                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          215                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          215                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          303                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          292                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     22458852                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     22458852                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     27858447                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     27858447                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 95569.582979                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95569.582979                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 95405.640411                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95405.640411                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     92927772                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       92927774                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          448                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          452                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     40089870                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     40089870                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     92928220                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     92928226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 89486.316964                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88694.402655                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     15403248                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     15403248                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data       104784                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total       104784                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     43624616                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      43624617                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            3                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data           90                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data      7217775                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7217775                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     43624706                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     43624710                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.750000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 80197.500000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77610.483871                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data           88                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data      7055604                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      7055604                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 80177.318182                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80177.318182                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     19693679                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     19693679                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           67                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     19693746                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     19693746                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000003                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           57                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      5399595                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      5399595                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 94729.736842                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 94729.736842                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          238.205955                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          156246369                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              299                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         522563.107023                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     19742845055670                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     6.999999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   231.205956                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.013672                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.451574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.465246                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1249973755                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1249973755                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     53652738                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        53652761                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     53652738                       # number of overall hits
system.cpu3.icache.overall_hits::total       53652761                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         7757                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7759                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         7757                       # number of overall misses
system.cpu3.icache.overall_misses::total         7759                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    180699120                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    180699120                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    180699120                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    180699120                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     53660495                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     53660520                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     53660495                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     53660520                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000145                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000145                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 23294.974861                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23288.970228                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 23294.974861                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23288.970228                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         6271                       # number of writebacks
system.cpu3.icache.writebacks::total             6271                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          976                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          976                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          976                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          976                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         6781                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6781                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         6781                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6781                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    134417115                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    134417115                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    134417115                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    134417115                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 19822.609497                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19822.609497                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 19822.609497                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19822.609497                       # average overall mshr miss latency
system.cpu3.icache.replacements                  6271                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     53652738                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       53652761                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         7757                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7759                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    180699120                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    180699120                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     53660495                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     53660520                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 23294.974861                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23288.970228                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          976                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          976                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         6781                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6781                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    134417115                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    134417115                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 19822.609497                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19822.609497                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          321.576575                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           53659544                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6783                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7910.886628                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     1.144390                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   320.432184                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.002235                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.625844                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.628079                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        429290943                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       429290943                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           6991                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean         6271                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         6991                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19837                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          598                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total              20435                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       835456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total              854592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples          7082                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000282                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.016804                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0                7080     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   2      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total            7082                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy         8620038                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        6774219                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         291708                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst         5388                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           5390                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst         5388                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          5390                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1393                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          290                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1692                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            7                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1393                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          290                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1692                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    109527030                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     27650655                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    137177685                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    109527030                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     27650655                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    137177685                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         6781                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          292                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         7082                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         6781                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          292                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         7082                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.205427                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993151                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.238916                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.205427                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993151                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.238916                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 78626.726490                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 95347.086207                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 81074.281915                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 78626.726490                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 95347.086207                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 81074.281915                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1393                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          290                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1683                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1393                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          290                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1683                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    109063161                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     27554085                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    136617246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    109063161                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     27554085                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    136617246                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.205427                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993151                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.237645                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.205427                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993151                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.237645                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 78293.726490                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 95014.086207                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 81174.834225                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 78293.726490                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 95014.086207                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 81174.834225                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6269                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6269                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6269                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6269                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data           88                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total           91                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data      6996996                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total      6996996                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           88                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 79511.318182                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 76890.065934                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data           88                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total           88                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      6967692                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total      6967692                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79178.318182                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 79178.318182                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst         5388                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         5390                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1393                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          202                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1601                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    109527030                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     20653659                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    130180689                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         6781                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         6991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.205427                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990196                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.229009                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 78626.726490                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 102245.836634                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 81312.110556                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1393                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          202                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1595                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    109063161                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     20586393                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    129649554                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.205427                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990196                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.228150                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 78293.726490                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 101912.836634                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81284.986834                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse         930.915833                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             13351                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1692                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            7.890662                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    19742845055337                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     6.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   692.135487                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   229.780346                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001709                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.168978                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.056099                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.227274                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1692                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1689                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.413086                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          215308                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         215308                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 19742845065004                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  47466061082                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                6406                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                364                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               364                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           6406                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3386                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         3384                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3384                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   13540                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       108288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       108288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   433280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               6770                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     6770    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 6770                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              2242422                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1121544                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1121544                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy             1120878                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1120878                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          290                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          290                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1393                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          290                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1393                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          290                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              6770                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            7                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          290                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1394                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          290                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1393                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          290                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1393                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          290                       # number of overall misses
system.l3cache.overall_misses::total             6770                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    104284944                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     29271366                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    104260635                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     28250388                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    102818745                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     26935038                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    103494735                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     26394579                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    525710430                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    104284944                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     29271366                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    104260635                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     28250388                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    102818745                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     26935038                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    103494735                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     26394579                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    525710430                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          290                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1394                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          290                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1393                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          290                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1393                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          290                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            6770                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          290                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1394                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          290                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1393                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          290                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1393                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          290                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           6770                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 74809.859397                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 100935.744828                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 74792.421090                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 97415.131034                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 73811.015793                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 92879.441379                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 74296.292175                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 91015.789655                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77652.943870                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 74809.859397                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 100935.744828                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 74792.421090                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 97415.131034                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 73811.015793                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 92879.441379                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 74296.292175                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 91015.789655                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77652.943870                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          290                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1394                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          290                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1393                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          290                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1393                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          290                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         6734                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          290                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1394                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          290                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1393                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          290                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1393                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          290                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         6734                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     95000904                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     27339966                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     94976595                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     26318988                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     93541365                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     25003638                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     94217355                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     24463179                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    480861990                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     95000904                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     27339966                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     94976595                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     26318988                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     93541365                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     25003638                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     94217355                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     24463179                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    480861990                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.994682                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.994682                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 68149.859397                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94275.744828                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 68132.421090                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 90755.131034                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 67151.015793                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 86219.441379                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 67636.292175                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 84355.789655                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71408.076923                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 68149.859397                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94275.744828                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 68132.421090                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 90755.131034                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 67151.015793                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 86219.441379                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 67636.292175                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 84355.789655                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71408.076923                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           88                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           88                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           88                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           88                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            364                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      6297030                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      6454206                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      6640686                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      6616044                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     26007966                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data           88                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data           88                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data           88                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data           88                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          364                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 71557.159091                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 73343.250000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 75462.340909                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 75182.318182                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71450.456044                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           88                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           88                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           88                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           88                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          352                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5710950                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      5868126                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      6054606                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      6029964                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     23663646                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 64897.159091                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 66683.250000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68802.340909                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68522.318182                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67226.267045                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          202                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          202                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1393                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          202                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1393                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          202                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         6406                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    104284944                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     22974336                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    104260635                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     21796182                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    102818745                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     20294352                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    103494735                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     19778535                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    499702464                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1394                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1393                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1393                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         6406                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 74809.859397                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 113734.336634                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 74792.421090                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 107901.891089                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 73811.015793                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 100467.089109                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 74296.292175                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 97913.539604                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 78005.379956                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          202                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          202                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1393                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          202                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1393                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          202                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         6382                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     95000904                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     21629016                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     94976595                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     20450862                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     93541365                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     18949032                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     94217355                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     18433215                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    457198344                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.996254                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 68149.859397                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 107074.336634                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 68132.421090                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 101241.891089                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 67151.015793                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 93807.089109                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 67636.292175                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 91253.539604                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71638.725165                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses               108320                       # Number of tag accesses
system.l3cache.tags.data_accesses              108320                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000816646                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6734                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6734                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6734                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  430976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      9.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39254979060                       # Total gap between requests
system.mem_ctrls.avgGap                    5829370.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        18560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        89216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        89152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        18560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        89152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        18560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1879574.145622352371                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 391016.142202641466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1879574.145622352371                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 391016.142202641466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1878225.814097515540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 391016.142202641466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1878225.814097515540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 391016.142202641466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1393                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1393                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     42764144                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     16471600                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     42741511                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     15446746                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     41343076                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     14133371                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     42016552                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     13592650                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     30677.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     56798.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     30661.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     53264.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     29679.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     48735.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     30162.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46871.21                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        18560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        89216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        89152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        18560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        89152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        18560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        433280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        89152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        89152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       357248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6770                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         9438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         9438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         9438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1879574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data       391016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1879574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       391016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1878226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data       391016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1878226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       391016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          9128204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1879574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1879574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1878226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1878226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7526387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         9438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         9438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         9438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1879574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data       391016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1879574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       391016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1878226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data       391016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1878226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       391016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         9128204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6734                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               110718522                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              22437688                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          228509650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16441.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33933.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5784                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          950                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   453.658947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   285.356167                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   376.236649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          201     21.16%     21.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          198     20.84%     42.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          109     11.47%     53.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           70      7.37%     60.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           49      5.16%     66.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           42      4.42%     70.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      4.63%     75.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      3.58%     78.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          203     21.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          950                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                430976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                9.079664                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2962814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3939023.760000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28325337.331200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16922387716.243534                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3682598707.066270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 28156228841.665661                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  48796442440.467567                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1028.027838                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42965704434                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4275250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    225106648                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6406                       # Transaction distribution
system.membus.trans_dist::ReadExReq               364                       # Transaction distribution
system.membus.trans_dist::ReadExResp              364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6406                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        13540                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        13540                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13540                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       433280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       433280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  433280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6770                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             2242422                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12278506                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       62407727                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     55379554                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2493495                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     35672284                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       35581831                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.746433                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         116751                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        19945                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        16734                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3211                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    154803000                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2481561                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    121595105                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.023960                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.228872                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24252471     19.95%     19.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     18584781     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      7136685      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     12688541     10.44%     51.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3828835      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      7037561      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      5889548      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      4883874      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37292809     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    121595105                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249997894                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     489293797                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          144800048                       # Number of memory references committed
system.switch_cpus0.commit.loads            101175809                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          42318484                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          486633414                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        81394                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1018816      0.21%      0.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    339906188     69.47%     69.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3544665      0.72%     70.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead    101169645     20.68%     91.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     43618045      8.91%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    489293797                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37292809                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10669889                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     28589206                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         90618100                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      9934972                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2516727                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     33873716                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        12218                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     686923137                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        53295                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          126962132                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           47231051                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2313961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             369060007                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           62407727                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     35715316                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            137486275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5057322                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         53659857                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         2853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    142328897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.073268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.137842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        22000655     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        10286202      7.23%     22.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4711721      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        12622066      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6487215      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8877759      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7505652      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         9575726      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        60261901     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    142328897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.437824                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.589155                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           53659857                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           14340342                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       37817097                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         4130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        41497                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      11964295                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  47466071082                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2516727                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15398943                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       18203531                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         95554485                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     10655203                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     671105592                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13925                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1420324                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       7509840                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         35647                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    847431837                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1630587930                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1001207766                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    613585425                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       233846344                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         33638310                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               728399093                       # The number of ROB reads
system.switch_cpus0.rob.writes             1308972592                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249997894                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          489293797                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       62408436                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     55378773                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      2493521                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     35672693                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       35582459                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.747050                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         116753                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        20835                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        16350                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         4485                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           77                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    154802849                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2481587                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    121594377                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.023983                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.228881                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24251813     19.94%     19.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     18585247     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      7136639      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     12688260     10.43%     51.53% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3828532      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      7037481      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      5889446      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4883525      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37293434     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    121594377                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249997823                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     489293661                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          144800005                       # Number of memory references committed
system.switch_cpus1.commit.loads            101175773                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          42318469                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          486633278                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        81394                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      1018816      0.21%      0.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    339906095     69.47%     69.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3544665      0.72%     70.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead    101169609     20.68%     91.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     43618038      8.91%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    489293661                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37293434                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10670258                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     28587706                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         90618608                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      9934810                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2516762                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     33874228                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        12218                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     686922521                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        53304                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          126961919                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           47231003                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2314383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             369056937                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           62408436                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     35715562                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            137485068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        5057392                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         53659448                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    142328147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.073284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.137837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        21999839     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        10286906      7.23%     22.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4711581      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        12621721      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6487264      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         8877767      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         7505375      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         9575832      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        60261862     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    142328147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.437829                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.589133                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           53659448                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           14340780                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       37817366                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         4125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        41513                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      11963864                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  47466071082                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2516762                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15399195                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       18202273                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         95554923                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10654986                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     671105544                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13924                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1420148                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7509950                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         35498                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    847430884                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1630582187                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1001204014                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    613585235                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       233845485                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         33637241                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               728397453                       # The number of ROB reads
system.switch_cpus1.rob.writes             1308972062                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249997823                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          489293661                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       62408834                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     55379064                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2493551                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     35672933                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       35582700                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.747055                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         116754                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        20883                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        16344                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         4539                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    154804123                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2481613                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    121595369                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.023982                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.228875                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24251862     19.94%     19.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     18585408     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      7136614      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     12688592     10.44%     51.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3828720      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      7037515      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      5889614      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      4883362      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37293682     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    121595369                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999837                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     489297541                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          144801398                       # Number of memory references committed
system.switch_cpus2.commit.loads            101176739                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          42318754                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          486637151                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        81395                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      1018821      0.21%      0.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    339908540     69.47%     69.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3544702      0.72%     70.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead    101170575     20.68%     91.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     43618465      8.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    489297541                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37293682                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10670341                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     28588080                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         90619220                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9934928                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2516781                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     33874439                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        12222                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     686927583                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        53299                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          126963092                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           47231513                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2314400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             369059488                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           62408834                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     35715798                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            137486234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        5057438                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         53659793                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         2864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    142329353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.073278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.137841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        22000158     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        10287017      7.23%     22.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4711634      3.31%     26.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        12621802      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6487326      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         8877768      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         7505426      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         9575860      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        60262362     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    142329353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.437832                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.589151                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           53659793                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           14340220                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       37817643                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         4124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        41526                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      11963987                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  47466071082                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2516781                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        15399288                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       18202588                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         95555661                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10655027                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     671110586                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13927                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1420180                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       7510222                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         35277                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    847436851                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1630594349                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1001211643                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    613589991                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       233846855                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         33637638                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               728403351                       # The number of ROB reads
system.switch_cpus2.rob.writes             1308982612                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999837                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          489297541                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       62407404                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     55380425                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2493523                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35672202                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35581589                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.745984                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         116751                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        19200                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        16981                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2219                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    154801623                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2481587                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    121594473                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.024014                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.228874                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24250922     19.94%     19.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     18585377     15.28%     35.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      7137052      5.87%     41.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     12688341     10.43%     51.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3828544      3.15%     54.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      7037510      5.79%     60.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      5889644      4.84%     65.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4882861      4.02%     69.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37294222     30.67%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    121594473                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     489297897                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          144801525                       # Number of memory references committed
system.switch_cpus3.commit.loads            101176831                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          42318782                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating             12358                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          486637507                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        81395                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1018821      0.21%      0.21% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    339908769     69.47%     69.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3544702      0.72%     70.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        24080      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead    101170667     20.68%     91.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     43618500      8.91%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead         6164      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite         6194      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    489297897                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37294222                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10670165                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     28587409                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         90618668                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9935048                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       2516777                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     33873404                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        12220                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     686926909                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        53301                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          126963206                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           47231284                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   29                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2314204                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             369064329                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           62407404                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35715321                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            137485153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        5057426                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         53660495                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         2857                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    142328070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.073339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.137803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        21998937     15.46%     15.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        10285813      7.23%     22.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4711956      3.31%     25.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        12622404      8.87%     34.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6487322      4.56%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8877833      6.24%     45.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         7505777      5.27%     50.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         9575664      6.73%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        60262364     42.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    142328070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.437822                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.589185                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           53660495                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   32                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 19790311126086                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           14341202                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       37816853                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         4131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        41507                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      11964287                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  47466071082                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       2516777                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15399238                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       18201886                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         95555097                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10655064                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     671108441                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        13924                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1420091                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       7510590                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         35127                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    847436143                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1630599057                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1001215221                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups             6530                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    613590443                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       233845572                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         33638406                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               728399771                       # The number of ROB reads
system.switch_cpus3.rob.writes             1308977911                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          489297897                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
