

================================================================
== Vivado HLS Report for 'cpp_float'
================================================================
* Date:           Sun Apr  3 15:11:26 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        floatingpoint.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     205|    390|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     210|    391|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |cpp_float_fadd_32ns_32ns_32_5_full_dsp_U1  |cpp_float_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                        |        0|      2|  205|  390|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   cpp_float  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   cpp_float  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   cpp_float  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   cpp_float  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   cpp_float  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   cpp_float  | return value |
|ap_return  | out |   32| ap_ctrl_hs |   cpp_float  | return value |
|a          |  in |   32|   ap_none  |       a      |    scalar    |
|b          |  in |   32|   ap_none  |       b      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

