[12/04 16:39:26      0s] 
[12/04 16:39:26      0s] Cadence Innovus(TM) Implementation System.
[12/04 16:39:26      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 16:39:26      0s] 
[12/04 16:39:26      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[12/04 16:39:26      0s] Options:	
[12/04 16:39:26      0s] Date:		Wed Dec  4 16:39:26 2024
[12/04 16:39:26      0s] Host:		lnissrv4 (x86_64 w/Linux 4.18.0-553.5.1.el8_10.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB)
[12/04 16:39:26      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[12/04 16:39:26      0s] 
[12/04 16:39:26      0s] License:
[12/04 16:39:26      0s] 		[16:39:26.041434] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

[12/04 16:39:27      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/04 16:39:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 16:39:41     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[12/04 16:39:45     15s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[12/04 16:39:45     15s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[12/04 16:39:45     15s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/04 16:39:45     15s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/04 16:39:45     15s] @(#)CDS: CPE v21.15-s076
[12/04 16:39:45     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/04 16:39:45     15s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/04 16:39:45     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 16:39:45     15s] @(#)CDS: RCDB 11.15.0
[12/04 16:39:45     15s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/04 16:39:45     15s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/04 16:39:45     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1950468_lnissrv4_u1500738_f2BR1r.

[12/04 16:39:45     15s] Change the soft stacksize limit to 0.2%RAM (1029 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 16:39:47     17s] 
[12/04 16:39:47     17s] **INFO:  MMMC transition support version v31-84 
[12/04 16:39:47     17s] 
[12/04 16:39:47     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 16:39:47     17s] <CMD> suppressMessage ENCEXT-2799
[12/04 16:39:47     17s] <CMD> win
[12/04 16:40:12     19s] <CMD> set init_design_uniquify 1
[12/04 16:40:17     20s] <CMD> freeDesign
[12/04 16:40:17     20s] **ERROR: (IMPSYC-6148):	Command freeDesign cannot proceed; design is not loaded yet.

[12/04 16:40:17     20s] 
[12/04 16:40:17     20s] Info (SM2C): Status of key globals:
[12/04 16:40:17     20s] 	 MMMC-by-default flow     : 1
[12/04 16:40:17     20s] 	 Default MMMC objs envvar : 0
[12/04 16:40:17     20s] 	 Data portability         : 0
[12/04 16:40:17     20s] 	 MMMC PV Emulation        : 0
[12/04 16:40:17     20s] 	 MMMC debug               : 0
[12/04 16:40:17     20s] 	 Init_Design flow         : 1
[12/04 16:40:17     20s] 
[12/04 16:40:17     20s] 
[12/04 16:40:17     20s] 	 CTE SM2C global          : false
[12/04 16:40:17     20s] 	 Reporting view filter    : false
[12/04 16:40:17     20s] 
[12/04 16:40:23     21s] <CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
[12/04 16:40:23     21s] <CMD> set init_mmmc_file { CONF/picosoc.view }
[12/04 16:40:23     21s] <CMD> set init_verilog { HDL/GATE/bridge_soc_top_m.v }
[12/04 16:40:23     21s] <CMD> set init_io_file { SCRIPTS/place_io_pad.io }
[12/04 16:40:23     21s] <CMD> set init_pwr_net { VDD }
[12/04 16:40:23     21s] <CMD> set init_gnd_net { VSS }
[12/04 16:40:23     21s] <CMD> init_design
[12/04 16:40:23     21s] #% Begin Load MMMC data ... (date=12/04 16:40:23, mem=990.9M)
[12/04 16:40:23     21s] #% End Load MMMC data ... (date=12/04 16:40:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.0M, current mem=992.0M)
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/04 16:40:23     21s] Set DBUPerIGU to M2 pitch 1120.
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-58' for more detail.
[12/04 16:40:23     21s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/04 16:40:23     21s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
[12/04 16:40:23     21s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[12/04 16:40:23     21s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/04 16:40:23     21s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[12/04 16:40:23     21s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
[12/04 16:40:23     21s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/04 16:40:23     21s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
[12/04 16:40:23     21s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
[12/04 16:40:23     21s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/04 16:40:23     21s] The LEF parser will ignore this statement.
[12/04 16:40:23     21s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
[12/04 16:40:23     21s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
[12/04 16:40:23     21s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
[12/04 16:40:23     21s] **WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 16:40:23     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:40:23     21s] Type 'man IMPLF-61' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-201' for more detail.
[12/04 16:40:23     21s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/04 16:40:23     21s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:40:23     21s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-200' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-200' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-200' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-200' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-200' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-200' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:40:23     21s] Type 'man IMPLF-200' for more detail.
[12/04 16:40:23     21s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/04 16:40:23     21s] Loading view definition file from CONF/picosoc.view
[12/04 16:40:23     21s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/04 16:40:23     21s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/04 16:40:23     21s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:40:23     21s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/04 16:40:23     21s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
[12/04 16:40:23     21s] Read 1 cells in library 'USERLIB' 
[12/04 16:40:23     21s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
[12/04 16:40:23     21s] **WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
[12/04 16:40:23     21s] Read 1 cells in library 'USERLIB' 
[12/04 16:40:23     21s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/04 16:40:23     21s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/04 16:40:23     21s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:40:23     21s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:40:23     21s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/04 16:40:23     21s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1038.2M, current mem=1007.3M)
[12/04 16:40:23     21s] *** End library_loading (cpu=0.00min, real=0.00min, mem=28.9M, fe_cpu=0.36min, fe_real=0.95min, fe_mem=1082.0M) ***
[12/04 16:40:23     21s] #% Begin Load netlist data ... (date=12/04 16:40:23, mem=1007.3M)
[12/04 16:40:23     21s] *** Begin netlist parsing (mem=1082.0M) ***
[12/04 16:40:23     21s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/04 16:40:23     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[12/04 16:40:23     21s] Type 'man IMPVL-159' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[12/04 16:40:23     21s] Type 'man IMPVL-159' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
[12/04 16:40:23     21s] Type 'man IMPVL-159' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
[12/04 16:40:23     21s] Type 'man IMPVL-159' for more detail.
[12/04 16:40:23     21s] Created 29 new cells from 5 timing libraries.
[12/04 16:40:23     21s] Reading netlist ...
[12/04 16:40:23     21s] Backslashed names will retain backslash and a trailing blank character.
[12/04 16:40:23     21s] Reading verilog netlist 'HDL/GATE/bridge_soc_top_m.v'
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] *** Memory Usage v#1 (Current mem = 1082.016M, initial mem = 483.887M) ***
[12/04 16:40:23     21s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1082.0M) ***
[12/04 16:40:23     21s] #% End Load netlist data ... (date=12/04 16:40:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.7M, current mem=1012.7M)
[12/04 16:40:23     21s] Top level cell is bridge_soc_top.
[12/04 16:40:23     21s] Hooked 56 DB cells to tlib cells.
[12/04 16:40:23     21s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.7M, current mem=1017.7M)
[12/04 16:40:23     21s] Starting recursive module instantiation check.
[12/04 16:40:23     21s] No recursion found.
[12/04 16:40:23     21s] Building hierarchical netlist for Cell bridge_soc_top ...
[12/04 16:40:23     21s] *** Netlist is unique.
[12/04 16:40:23     21s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/04 16:40:23     21s] ** info: there are 72 modules.
[12/04 16:40:23     21s] ** info: there are 1084 stdCell insts.
[12/04 16:40:23     21s] ** info: there are 8 Pad insts.
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] *** Memory Usage v#1 (Current mem = 1136.430M, initial mem = 483.887M) ***
[12/04 16:40:23     21s] Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
[12/04 16:40:23     21s] **WARN: (IMPFP-53):	Failed to find instance 'corner0'.
[12/04 16:40:23     21s] **WARN: (IMPFP-53):	Failed to find instance 'corner1'.
[12/04 16:40:23     21s] **WARN: (IMPFP-53):	Failed to find instance 'corner2'.
[12/04 16:40:23     21s] **WARN: (IMPFP-53):	Failed to find instance 'corner3'.
[12/04 16:40:23     21s] **WARN: (IMPFP-53):	Failed to find instance 'vdd0'.
[12/04 16:40:23     21s] **WARN: (IMPFP-53):	Failed to find instance 'vss0'.
[12/04 16:40:23     21s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/04 16:40:23     21s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:40:23     21s] Type 'man IMPFP-3961' for more detail.
[12/04 16:40:23     21s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:40:23     21s] Type 'man IMPFP-3961' for more detail.
[12/04 16:40:23     21s] Start create_tracks
[12/04 16:40:23     21s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 16:40:23     21s] Extraction setup Started 
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Trim Metal Layers:
[12/04 16:40:23     21s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/04 16:40:23     21s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 16:40:23     21s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 16:40:23     21s] Importing multi-corner RC tables ... 
[12/04 16:40:23     21s] Summary of Active RC-Corners : 
[12/04 16:40:23     21s]  
[12/04 16:40:23     21s]  Analysis View: wc
[12/04 16:40:23     21s]     RC-Corner Name        : wc
[12/04 16:40:23     21s]     RC-Corner Index       : 0
[12/04 16:40:23     21s]     RC-Corner Temperature : 25 Celsius
[12/04 16:40:23     21s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 16:40:23     21s]     RC-Corner PreRoute Res Factor         : 1
[12/04 16:40:23     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 16:40:23     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 16:40:23     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 16:40:23     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 16:40:23     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/04 16:40:23     21s]  
[12/04 16:40:23     21s]  Analysis View: bc
[12/04 16:40:23     21s]     RC-Corner Name        : bc
[12/04 16:40:23     21s]     RC-Corner Index       : 1
[12/04 16:40:23     21s]     RC-Corner Temperature : 25 Celsius
[12/04 16:40:23     21s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 16:40:23     21s]     RC-Corner PreRoute Res Factor         : 1
[12/04 16:40:23     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 16:40:23     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 16:40:23     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 16:40:23     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 16:40:23     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 16:40:23     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/04 16:40:23     21s] 
[12/04 16:40:23     21s] Trim Metal Layers:
[12/04 16:40:23     21s] LayerId::1 widthSet size::4
[12/04 16:40:23     21s] LayerId::2 widthSet size::4
[12/04 16:40:23     21s] LayerId::3 widthSet size::4
[12/04 16:40:23     21s] LayerId::4 widthSet size::4
[12/04 16:40:23     21s] LayerId::5 widthSet size::4
[12/04 16:40:23     21s] LayerId::6 widthSet size::3
[12/04 16:40:23     21s] Updating RC grid for preRoute extraction ...
[12/04 16:40:23     21s] eee: pegSigSF::1.070000
[12/04 16:40:23     21s] Initializing multi-corner capacitance tables ... 
[12/04 16:40:23     21s] Initializing multi-corner resistance tables ...
[12/04 16:40:23     21s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:40:23     21s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:40:23     21s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:40:23     21s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:40:23     21s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:40:23     21s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:40:23     21s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:40:23     21s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.555600 newSi=0.000000 wHLS=1.389000 siPrev=0 viaL=0.000000
[12/04 16:40:23     21s] *Info: initialize multi-corner CTS.
[12/04 16:40:23     21s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.4M, current mem=1054.9M)
[12/04 16:40:24     22s] Reading timing constraints file 'SDC/bridge_soc_top_m.sdc' ...
[12/04 16:40:24     22s] Current (total cpu=0:00:22.1, real=0:00:58.0, peak res=1301.1M, current mem=1301.1M)
[12/04 16:40:24     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/bridge_soc_top_m.sdc, Line 9).
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/bridge_soc_top_m.sdc, Line 10).
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] INFO (CTE): Reading of timing constraints file SDC/bridge_soc_top_m.sdc completed, with 2 WARNING
[12/04 16:40:24     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.8M, current mem=1308.8M)
[12/04 16:40:24     22s] Current (total cpu=0:00:22.1, real=0:00:58.0, peak res=1308.8M, current mem=1308.8M)
[12/04 16:40:24     22s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[12/04 16:40:24     22s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/04 16:40:24     22s] Summary for sequential cells identification: 
[12/04 16:40:24     22s]   Identified SBFF number: 4
[12/04 16:40:24     22s]   Identified MBFF number: 0
[12/04 16:40:24     22s]   Identified SB Latch number: 0
[12/04 16:40:24     22s]   Identified MB Latch number: 0
[12/04 16:40:24     22s]   Not identified SBFF number: 0
[12/04 16:40:24     22s]   Not identified MBFF number: 0
[12/04 16:40:24     22s]   Not identified SB Latch number: 0
[12/04 16:40:24     22s]   Not identified MB Latch number: 0
[12/04 16:40:24     22s]   Number of sequential cells which are not FFs: 0
[12/04 16:40:24     22s] Total number of combinational cells: 17
[12/04 16:40:24     22s] Total number of sequential cells: 4
[12/04 16:40:24     22s] Total number of tristate cells: 0
[12/04 16:40:24     22s] Total number of level shifter cells: 0
[12/04 16:40:24     22s] Total number of power gating cells: 0
[12/04 16:40:24     22s] Total number of isolation cells: 0
[12/04 16:40:24     22s] Total number of power switch cells: 0
[12/04 16:40:24     22s] Total number of pulse generator cells: 0
[12/04 16:40:24     22s] Total number of always on buffers: 0
[12/04 16:40:24     22s] Total number of retention cells: 0
[12/04 16:40:24     22s] List of usable buffers: BUFX1
[12/04 16:40:24     22s] Total number of usable buffers: 1
[12/04 16:40:24     22s] List of unusable buffers:
[12/04 16:40:24     22s] Total number of unusable buffers: 0
[12/04 16:40:24     22s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/04 16:40:24     22s] Total number of usable inverters: 6
[12/04 16:40:24     22s] List of unusable inverters:
[12/04 16:40:24     22s] Total number of unusable inverters: 0
[12/04 16:40:24     22s] List of identified usable delay cells:
[12/04 16:40:24     22s] Total number of identified usable delay cells: 0
[12/04 16:40:24     22s] List of identified unusable delay cells:
[12/04 16:40:24     22s] Total number of identified unusable delay cells: 0
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/04 16:40:24     22s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Deleting Cell Server End ...
[12/04 16:40:24     22s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.4M, current mem=1338.4M)
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:40:24     22s] Summary for sequential cells identification: 
[12/04 16:40:24     22s]   Identified SBFF number: 4
[12/04 16:40:24     22s]   Identified MBFF number: 0
[12/04 16:40:24     22s]   Identified SB Latch number: 0
[12/04 16:40:24     22s]   Identified MB Latch number: 0
[12/04 16:40:24     22s]   Not identified SBFF number: 0
[12/04 16:40:24     22s]   Not identified MBFF number: 0
[12/04 16:40:24     22s]   Not identified SB Latch number: 0
[12/04 16:40:24     22s]   Not identified MB Latch number: 0
[12/04 16:40:24     22s]   Number of sequential cells which are not FFs: 0
[12/04 16:40:24     22s]  Visiting view : wc
[12/04 16:40:24     22s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[12/04 16:40:24     22s]    : PowerDomain = none : Weighted F : unweighted  = 39.50 (1.000) with rcCorner = -1
[12/04 16:40:24     22s]  Visiting view : bc
[12/04 16:40:24     22s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:40:24     22s]    : PowerDomain = none : Weighted F : unweighted  = 21.00 (1.000) with rcCorner = -1
[12/04 16:40:24     22s] TLC MultiMap info (StdDelay):
[12/04 16:40:24     22s]   : bc + bc + 1 + no RcCorner := 21ps
[12/04 16:40:24     22s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:40:24     22s]   : wc + wc + 1 + no RcCorner := 39.5ps
[12/04 16:40:24     22s]   : wc + wc + 1 + wc := 41ps
[12/04 16:40:24     22s]  Setting StdDelay to: 41ps
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] TimeStamp Deleting Cell Server End ...
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:40:24     22s] Severity  ID               Count  Summary                                  
[12/04 16:40:24     22s] WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
[12/04 16:40:24     22s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 16:40:24     22s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 16:40:24     22s] WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 16:40:24     22s] WARNING   IMPFP-53             6  Failed to find instance '%s'.            
[12/04 16:40:24     22s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/04 16:40:24     22s] WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 16:40:24     22s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[12/04 16:40:24     22s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/04 16:40:24     22s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 16:40:24     22s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[12/04 16:40:24     22s] *** Message Summary: 130 warning(s), 0 error(s)
[12/04 16:40:24     22s] 
[12/04 16:40:24     22s] <CMD> saveDesign DBS/bridge_soc_top-import.enc
[12/04 16:40:24     22s] #% Begin save design ... (date=12/04 16:40:24, mem=1342.5M)
[12/04 16:40:24     22s] % Begin Save ccopt configuration ... (date=12/04 16:40:24, mem=1342.5M)
[12/04 16:40:24     22s] % End Save ccopt configuration ... (date=12/04 16:40:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1343.8M, current mem=1343.8M)
[12/04 16:40:24     22s] % Begin Save netlist data ... (date=12/04 16:40:24, mem=1343.9M)
[12/04 16:40:24     22s] Writing Binary DB to DBS/bridge_soc_top-import.enc.dat.tmp/bridge_soc_top.v.bin in single-threaded mode...
[12/04 16:40:24     22s] % End Save netlist data ... (date=12/04 16:40:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1350.0M, current mem=1344.1M)
[12/04 16:40:24     22s] Saving symbol-table file ...
[12/04 16:40:24     22s] Saving congestion map file DBS/bridge_soc_top-import.enc.dat.tmp/bridge_soc_top.route.congmap.gz ...
[12/04 16:40:24     22s] % Begin Save AAE data ... (date=12/04 16:40:24, mem=1344.9M)
[12/04 16:40:24     22s] Saving AAE Data ...
[12/04 16:40:24     22s] % End Save AAE data ... (date=12/04 16:40:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.9M, current mem=1344.9M)
[12/04 16:40:25     22s] Saving preference file DBS/bridge_soc_top-import.enc.dat.tmp/gui.pref.tcl ...
[12/04 16:40:25     22s] Saving mode setting ...
[12/04 16:40:25     22s] Saving global file ...
[12/04 16:40:25     22s] % Begin Save floorplan data ... (date=12/04 16:40:25, mem=1349.1M)
[12/04 16:40:25     22s] Saving floorplan file ...
[12/04 16:40:25     22s] % End Save floorplan data ... (date=12/04 16:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.1M, current mem=1351.1M)
[12/04 16:40:25     22s] Saving Drc markers ...
[12/04 16:40:25     22s] ... No Drc file written since there is no markers found.
[12/04 16:40:25     22s] % Begin Save placement data ... (date=12/04 16:40:25, mem=1351.1M)
[12/04 16:40:25     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 16:40:25     22s] Save Adaptive View Pruning View Names to Binary file
[12/04 16:40:25     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1443.4M) ***
[12/04 16:40:25     22s] % End Save placement data ... (date=12/04 16:40:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1351.9M, current mem=1351.9M)
[12/04 16:40:25     22s] % Begin Save routing data ... (date=12/04 16:40:25, mem=1351.9M)
[12/04 16:40:25     22s] Saving route file ...
[12/04 16:40:26     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1440.4M) ***
[12/04 16:40:26     22s] % End Save routing data ... (date=12/04 16:40:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1352.2M, current mem=1352.2M)
[12/04 16:40:26     22s] Saving property file DBS/bridge_soc_top-import.enc.dat.tmp/bridge_soc_top.prop
[12/04 16:40:26     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1443.4M) ***
[12/04 16:40:26     22s] % Begin Save power constraints data ... (date=12/04 16:40:26, mem=1353.6M)
[12/04 16:40:26     22s] % End Save power constraints data ... (date=12/04 16:40:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1353.6M, current mem=1353.6M)
[12/04 16:40:26     22s] Generated self-contained design bridge_soc_top-import.enc.dat.tmp
[12/04 16:40:27     22s] #% End save design ... (date=12/04 16:40:27, total cpu=0:00:00.5, real=0:00:03.0, peak res=1379.9M, current mem=1356.7M)
[12/04 16:40:27     22s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 16:40:27     22s] 
[12/04 16:40:27     22s] <CMD> setDrawView fplan
[12/04 16:40:27     22s] <CMD> fit
[12/04 16:40:27     22s] <CMD> floorPlan -site core7T -s 1070 910 80 80 80 80
[12/04 16:40:27     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:40:27     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:40:27     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:40:27     22s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:40:27     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:40:27     22s] Type 'man IMPFP-3961' for more detail.
[12/04 16:40:27     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:40:27     22s] Type 'man IMPFP-3961' for more detail.
[12/04 16:40:27     22s] Start create_tracks
[12/04 16:40:27     22s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 16:40:27     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 16:40:27     22s] <CMD> setDrawView fplan
[12/04 16:40:27     22s] <CMD> fit
[12/04 16:40:27     22s] <CMD> placeInstance soc* 318 575 R0
[12/04 16:40:27     22s] **ERROR: (IMPTCM-161):	Object for command "placeInstance" is not a list, "soc*" matches more than one objects for specified type "inst " object in design.

[12/04 16:40:27     22s] Usage: placeInstance [-help] <inst> <location>
[12/04 16:40:27     22s]                      [{R0 R90 R180 R270 MX MX90 MY MY90}] [{ -fixed  | -placed  | -softFixed  }]
[12/04 16:40:27     22s] 
[12/04 16:40:27     22s] **ERROR: (IMPTCM-3):	"soc*" is not a valid object value for the 1th argument.

[12/04 16:40:58     26s] <CMD> set init_design_uniquify 1
[12/04 16:41:04     26s] <CMD> freeDesign
[12/04 16:41:04     27s] **WARN: (IMPSYC-6379):	freeDesign cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after freeDesign.
[12/04 16:41:04     27s] All LLGs are deleted
[12/04 16:41:04     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:04     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:04     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1655.1M, EPOCH TIME: 1733355664.850329
[12/04 16:41:04     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1655.1M, EPOCH TIME: 1733355664.854408
[12/04 16:41:04     27s] 
[12/04 16:41:04     27s] viaInitial starts at Wed Dec  4 16:41:04 2024
viaInitial ends at Wed Dec  4 16:41:04 2024
Free PSO.
[12/04 16:41:04     27s] Reset cap table.
[12/04 16:41:04     27s] Cleaning up the current multi-corner RC extraction setup.
[12/04 16:41:04     27s] Reset Parastics called with the command setExtractRCMode -resetSet DBUPerIGU to 1000.
[12/04 16:41:05     27s] Set net toggle Scale Factor to 1.00
[12/04 16:41:05     27s] Set Shrink Factor to 1.00000
[12/04 16:41:05     27s] Set net toggle Scale Factor to 1.00
[12/04 16:41:05     27s] Set Shrink Factor to 1.00000
[12/04 16:41:05     27s] Set net toggle Scale Factor to 1.00
[12/04 16:41:05     27s] Set Shrink Factor to 1.00000
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] *** Memory Usage v#1 (Current mem = 1381.113M, initial mem = 483.887M) ***
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Info (SM2C): Status of key globals:
[12/04 16:41:05     27s] 	 MMMC-by-default flow     : 1
[12/04 16:41:05     27s] 	 Default MMMC objs envvar : 0
[12/04 16:41:05     27s] 	 Data portability         : 0
[12/04 16:41:05     27s] 	 MMMC PV Emulation        : 0
[12/04 16:41:05     27s] 	 MMMC debug               : 0
[12/04 16:41:05     27s] 	 Init_Design flow         : 1
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] 	 CTE SM2C global          : false
[12/04 16:41:05     27s] 	 Reporting view filter    : false
[12/04 16:41:05     27s] <CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
[12/04 16:41:05     27s] <CMD> set init_mmmc_file { CONF/picosoc.view }
[12/04 16:41:05     27s] <CMD> set init_verilog { HDL/GATE/bridge_soc_top_m.v }
[12/04 16:41:05     27s] <CMD> set init_io_file { SCRIPTS/place_io_pad.io }
[12/04 16:41:05     27s] <CMD> set init_pwr_net { VDD }
[12/04 16:41:05     27s] <CMD> set init_gnd_net { VSS }
[12/04 16:41:05     27s] <CMD> init_design
[12/04 16:41:05     27s] #% Begin Load MMMC data ... (date=12/04 16:41:05, mem=1264.0M)
[12/04 16:41:05     27s] #% End Load MMMC data ... (date=12/04 16:41:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.0M, current mem=1264.0M)
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/04 16:41:05     27s] Set DBUPerIGU to M2 pitch 1120.
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-58' for more detail.
[12/04 16:41:05     27s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/04 16:41:05     27s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
[12/04 16:41:05     27s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[12/04 16:41:05     27s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/04 16:41:05     27s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[12/04 16:41:05     27s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
[12/04 16:41:05     27s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/04 16:41:05     27s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
[12/04 16:41:05     27s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
[12/04 16:41:05     27s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/04 16:41:05     27s] The LEF parser will ignore this statement.
[12/04 16:41:05     27s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
[12/04 16:41:05     27s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
[12/04 16:41:05     27s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
[12/04 16:41:05     27s] **WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 16:41:05     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 16:41:05     27s] Type 'man IMPLF-61' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-201' for more detail.
[12/04 16:41:05     27s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/04 16:41:05     27s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:41:05     27s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-200' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-200' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-200' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-200' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-200' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-200' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 16:41:05     27s] Type 'man IMPLF-200' for more detail.
[12/04 16:41:05     27s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/04 16:41:05     27s] Loading view definition file from CONF/picosoc.view
[12/04 16:41:05     27s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/04 16:41:05     27s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/04 16:41:05     27s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 16:41:05     27s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/04 16:41:05     27s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
[12/04 16:41:05     27s] Read 1 cells in library 'USERLIB' 
[12/04 16:41:05     27s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
[12/04 16:41:05     27s] **WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
[12/04 16:41:05     27s] Read 1 cells in library 'USERLIB' 
[12/04 16:41:05     27s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/04 16:41:05     27s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/04 16:41:05     27s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:41:05     27s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 16:41:05     27s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/04 16:41:05     27s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1265.6M, current mem=1265.6M)
[12/04 16:41:05     27s] *** End library_loading (cpu=0.00min, real=0.00min, mem=8.9M, fe_cpu=0.46min, fe_real=1.65min, fe_mem=1388.1M) ***
[12/04 16:41:05     27s] #% Begin Load netlist data ... (date=12/04 16:41:05, mem=1265.6M)
[12/04 16:41:05     27s] *** Begin netlist parsing (mem=1388.1M) ***
[12/04 16:41:05     27s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/04 16:41:05     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[12/04 16:41:05     27s] Type 'man IMPVL-159' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[12/04 16:41:05     27s] Type 'man IMPVL-159' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
[12/04 16:41:05     27s] Type 'man IMPVL-159' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
[12/04 16:41:05     27s] Type 'man IMPVL-159' for more detail.
[12/04 16:41:05     27s] Created 29 new cells from 5 timing libraries.
[12/04 16:41:05     27s] Reading netlist ...
[12/04 16:41:05     27s] Backslashed names will retain backslash and a trailing blank character.
[12/04 16:41:05     27s] Reading verilog netlist 'HDL/GATE/bridge_soc_top_m.v'
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] *** Memory Usage v#1 (Current mem = 1388.055M, initial mem = 483.887M) ***
[12/04 16:41:05     27s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1388.1M) ***
[12/04 16:41:05     27s] #% End Load netlist data ... (date=12/04 16:41:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1266.8M, current mem=1266.8M)
[12/04 16:41:05     27s] Top level cell is bridge_soc_top.
[12/04 16:41:05     27s] Hooked 56 DB cells to tlib cells.
[12/04 16:41:05     27s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1269.2M, current mem=1269.2M)
[12/04 16:41:05     27s] Starting recursive module instantiation check.
[12/04 16:41:05     27s] No recursion found.
[12/04 16:41:05     27s] Building hierarchical netlist for Cell bridge_soc_top ...
[12/04 16:41:05     27s] *** Netlist is unique.
[12/04 16:41:05     27s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/04 16:41:05     27s] ** info: there are 72 modules.
[12/04 16:41:05     27s] ** info: there are 1084 stdCell insts.
[12/04 16:41:05     27s] ** info: there are 8 Pad insts.
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] *** Memory Usage v#1 (Current mem = 1395.555M, initial mem = 483.887M) ***
[12/04 16:41:05     27s] *info: set bottom ioPad orient R0
[12/04 16:41:05     27s] Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
[12/04 16:41:05     27s] **WARN: (IMPFP-53):	Failed to find instance 'corner0'.
[12/04 16:41:05     27s] **WARN: (IMPFP-53):	Failed to find instance 'corner1'.
[12/04 16:41:05     27s] **WARN: (IMPFP-53):	Failed to find instance 'corner2'.
[12/04 16:41:05     27s] **WARN: (IMPFP-53):	Failed to find instance 'corner3'.
[12/04 16:41:05     27s] **WARN: (IMPFP-53):	Failed to find instance 'vdd0'.
[12/04 16:41:05     27s] **WARN: (IMPFP-53):	Failed to find instance 'vss0'.
[12/04 16:41:05     27s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:41:05     27s] Type 'man IMPFP-3961' for more detail.
[12/04 16:41:05     27s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:41:05     27s] Type 'man IMPFP-3961' for more detail.
[12/04 16:41:05     27s] Start create_tracks
[12/04 16:41:05     27s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 16:41:05     27s] **WARN: analysis view bc not found, use default_view_setup
[12/04 16:41:05     27s] **WARN: analysis view wc not found, use default_view_setup
[12/04 16:41:05     27s] Extraction setup Started 
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Trim Metal Layers:
[12/04 16:41:05     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/04 16:41:05     27s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 16:41:05     27s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 16:41:05     27s] Importing multi-corner RC tables ... 
[12/04 16:41:05     27s] Summary of Active RC-Corners : 
[12/04 16:41:05     27s]  
[12/04 16:41:05     27s]  Analysis View: wc
[12/04 16:41:05     27s]     RC-Corner Name        : wc
[12/04 16:41:05     27s]     RC-Corner Index       : 0
[12/04 16:41:05     27s]     RC-Corner Temperature : 25 Celsius
[12/04 16:41:05     27s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 16:41:05     27s]     RC-Corner PreRoute Res Factor         : 1
[12/04 16:41:05     27s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 16:41:05     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 16:41:05     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 16:41:05     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 16:41:05     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/04 16:41:05     27s]  
[12/04 16:41:05     27s]  Analysis View: bc
[12/04 16:41:05     27s]     RC-Corner Name        : bc
[12/04 16:41:05     27s]     RC-Corner Index       : 1
[12/04 16:41:05     27s]     RC-Corner Temperature : 25 Celsius
[12/04 16:41:05     27s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 16:41:05     27s]     RC-Corner PreRoute Res Factor         : 1
[12/04 16:41:05     27s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 16:41:05     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 16:41:05     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 16:41:05     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 16:41:05     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 16:41:05     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/04 16:41:05     27s] 
[12/04 16:41:05     27s] Trim Metal Layers:
[12/04 16:41:05     27s] LayerId::1 widthSet size::4
[12/04 16:41:05     27s] LayerId::2 widthSet size::4
[12/04 16:41:05     27s] LayerId::3 widthSet size::4
[12/04 16:41:05     27s] LayerId::4 widthSet size::4
[12/04 16:41:05     27s] LayerId::5 widthSet size::4
[12/04 16:41:05     27s] LayerId::6 widthSet size::3
[12/04 16:41:05     27s] Updating RC grid for preRoute extraction ...
[12/04 16:41:05     27s] eee: pegSigSF::1.070000
[12/04 16:41:05     27s] Initializing multi-corner capacitance tables ... 
[12/04 16:41:05     27s] Initializing multi-corner resistance tables ...
[12/04 16:41:06     28s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:41:06     28s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:41:06     28s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:41:06     28s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:41:06     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:41:06     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 16:41:06     28s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:41:06     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.555600 newSi=0.000000 wHLS=1.389000 siPrev=0 viaL=0.000000
[12/04 16:41:06     28s] *Info: initialize multi-corner CTS.
[12/04 16:41:06     28s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1282.7M, current mem=1282.7M)
[12/04 16:41:06     28s] Reading timing constraints file 'SDC/bridge_soc_top_m.sdc' ...
[12/04 16:41:06     28s] Current (total cpu=0:00:28.2, real=0:01:40, peak res=1543.3M, current mem=1528.2M)
[12/04 16:41:06     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/bridge_soc_top_m.sdc, Line 9).
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/bridge_soc_top_m.sdc, Line 10).
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] INFO (CTE): Reading of timing constraints file SDC/bridge_soc_top_m.sdc completed, with 2 WARNING
[12/04 16:41:06     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1528.8M, current mem=1528.8M)
[12/04 16:41:06     28s] Current (total cpu=0:00:28.3, real=0:01:40, peak res=1543.3M, current mem=1528.8M)
[12/04 16:41:06     28s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[12/04 16:41:06     28s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/04 16:41:06     28s] Summary for sequential cells identification: 
[12/04 16:41:06     28s]   Identified SBFF number: 4
[12/04 16:41:06     28s]   Identified MBFF number: 0
[12/04 16:41:06     28s]   Identified SB Latch number: 0
[12/04 16:41:06     28s]   Identified MB Latch number: 0
[12/04 16:41:06     28s]   Not identified SBFF number: 0
[12/04 16:41:06     28s]   Not identified MBFF number: 0
[12/04 16:41:06     28s]   Not identified SB Latch number: 0
[12/04 16:41:06     28s]   Not identified MB Latch number: 0
[12/04 16:41:06     28s]   Number of sequential cells which are not FFs: 0
[12/04 16:41:06     28s] Total number of combinational cells: 17
[12/04 16:41:06     28s] Total number of sequential cells: 4
[12/04 16:41:06     28s] Total number of tristate cells: 0
[12/04 16:41:06     28s] Total number of level shifter cells: 0
[12/04 16:41:06     28s] Total number of power gating cells: 0
[12/04 16:41:06     28s] Total number of isolation cells: 0
[12/04 16:41:06     28s] Total number of power switch cells: 0
[12/04 16:41:06     28s] Total number of pulse generator cells: 0
[12/04 16:41:06     28s] Total number of always on buffers: 0
[12/04 16:41:06     28s] Total number of retention cells: 0
[12/04 16:41:06     28s] List of usable buffers: BUFX1
[12/04 16:41:06     28s] Total number of usable buffers: 1
[12/04 16:41:06     28s] List of unusable buffers:
[12/04 16:41:06     28s] Total number of unusable buffers: 0
[12/04 16:41:06     28s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/04 16:41:06     28s] Total number of usable inverters: 6
[12/04 16:41:06     28s] List of unusable inverters:
[12/04 16:41:06     28s] Total number of unusable inverters: 0
[12/04 16:41:06     28s] List of identified usable delay cells:
[12/04 16:41:06     28s] Total number of identified usable delay cells: 0
[12/04 16:41:06     28s] List of identified unusable delay cells:
[12/04 16:41:06     28s] Total number of identified unusable delay cells: 0
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/04 16:41:06     28s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Deleting Cell Server End ...
[12/04 16:41:06     28s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.4M, current mem=1537.4M)
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:41:06     28s] Summary for sequential cells identification: 
[12/04 16:41:06     28s]   Identified SBFF number: 4
[12/04 16:41:06     28s]   Identified MBFF number: 0
[12/04 16:41:06     28s]   Identified SB Latch number: 0
[12/04 16:41:06     28s]   Identified MB Latch number: 0
[12/04 16:41:06     28s]   Not identified SBFF number: 0
[12/04 16:41:06     28s]   Not identified MBFF number: 0
[12/04 16:41:06     28s]   Not identified SB Latch number: 0
[12/04 16:41:06     28s]   Not identified MB Latch number: 0
[12/04 16:41:06     28s]   Number of sequential cells which are not FFs: 0
[12/04 16:41:06     28s]  Visiting view : wc
[12/04 16:41:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[12/04 16:41:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 39.50 (1.000) with rcCorner = -1
[12/04 16:41:06     28s]  Visiting view : bc
[12/04 16:41:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:41:06     28s]    : PowerDomain = none : Weighted F : unweighted  = 21.00 (1.000) with rcCorner = -1
[12/04 16:41:06     28s] TLC MultiMap info (StdDelay):
[12/04 16:41:06     28s]   : bc + bc + 1 + no RcCorner := 21ps
[12/04 16:41:06     28s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:41:06     28s]   : wc + wc + 1 + no RcCorner := 39.5ps
[12/04 16:41:06     28s]   : wc + wc + 1 + wc := 41ps
[12/04 16:41:06     28s]  Setting StdDelay to: 41ps
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] TimeStamp Deleting Cell Server End ...
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:41:06     28s] Severity  ID               Count  Summary                                  
[12/04 16:41:06     28s] WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
[12/04 16:41:06     28s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 16:41:06     28s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 16:41:06     28s] WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 16:41:06     28s] WARNING   IMPFP-53             6  Failed to find instance '%s'.            
[12/04 16:41:06     28s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/04 16:41:06     28s] WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 16:41:06     28s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[12/04 16:41:06     28s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/04 16:41:06     28s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 16:41:06     28s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[12/04 16:41:06     28s] *** Message Summary: 130 warning(s), 0 error(s)
[12/04 16:41:06     28s] 
[12/04 16:41:06     28s] <CMD> saveDesign DBS/bridge_soc_top-import.enc
[12/04 16:41:06     28s] #% Begin save design ... (date=12/04 16:41:06, mem=1537.5M)
[12/04 16:41:06     28s] % Begin Save ccopt configuration ... (date=12/04 16:41:06, mem=1537.5M)
[12/04 16:41:06     28s] % End Save ccopt configuration ... (date=12/04 16:41:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.7M, current mem=1537.7M)
[12/04 16:41:06     28s] % Begin Save netlist data ... (date=12/04 16:41:06, mem=1537.7M)
[12/04 16:41:06     28s] Writing Binary DB to DBS/bridge_soc_top-import.enc.dat.tmp/bridge_soc_top.v.bin in single-threaded mode...
[12/04 16:41:06     28s] % End Save netlist data ... (date=12/04 16:41:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.7M, current mem=1537.7M)
[12/04 16:41:06     28s] Saving symbol-table file ...
[12/04 16:41:06     28s] Saving congestion map file DBS/bridge_soc_top-import.enc.dat.tmp/bridge_soc_top.route.congmap.gz ...
[12/04 16:41:07     28s] % Begin Save AAE data ... (date=12/04 16:41:07, mem=1537.8M)
[12/04 16:41:07     28s] Saving AAE Data ...
[12/04 16:41:07     28s] % End Save AAE data ... (date=12/04 16:41:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.8M, current mem=1537.8M)
[12/04 16:41:07     28s] Saving preference file DBS/bridge_soc_top-import.enc.dat.tmp/gui.pref.tcl ...
[12/04 16:41:07     28s] Saving mode setting ...
[12/04 16:41:07     28s] Saving global file ...
[12/04 16:41:07     28s] % Begin Save floorplan data ... (date=12/04 16:41:07, mem=1540.2M)
[12/04 16:41:07     28s] Saving floorplan file ...
[12/04 16:41:07     28s] % End Save floorplan data ... (date=12/04 16:41:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.2M, current mem=1540.2M)
[12/04 16:41:07     28s] Saving Drc markers ...
[12/04 16:41:07     28s] ... No Drc file written since there is no markers found.
[12/04 16:41:07     28s] % Begin Save placement data ... (date=12/04 16:41:07, mem=1540.2M)
[12/04 16:41:07     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 16:41:07     28s] Save Adaptive View Pruning View Names to Binary file
[12/04 16:41:07     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1653.9M) ***
[12/04 16:41:07     28s] % End Save placement data ... (date=12/04 16:41:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.3M, current mem=1540.3M)
[12/04 16:41:07     28s] % Begin Save routing data ... (date=12/04 16:41:07, mem=1540.3M)
[12/04 16:41:07     28s] Saving route file ...
[12/04 16:41:08     28s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1650.9M) ***
[12/04 16:41:08     28s] % End Save routing data ... (date=12/04 16:41:08, total cpu=0:00:00.0, real=0:00:01.0, peak res=1540.3M, current mem=1540.3M)
[12/04 16:41:08     28s] Saving property file DBS/bridge_soc_top-import.enc.dat.tmp/bridge_soc_top.prop
[12/04 16:41:08     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1653.9M) ***
[12/04 16:41:08     28s] % Begin Save power constraints data ... (date=12/04 16:41:08, mem=1540.3M)
[12/04 16:41:08     28s] % End Save power constraints data ... (date=12/04 16:41:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.3M, current mem=1540.3M)
[12/04 16:41:09     28s] Generated self-contained design bridge_soc_top-import.enc.dat.tmp
[12/04 16:41:09     28s] #% End save design ... (date=12/04 16:41:09, total cpu=0:00:00.5, real=0:00:03.0, peak res=1571.0M, current mem=1539.9M)
[12/04 16:41:09     28s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 16:41:09     28s] 
[12/04 16:41:09     28s] <CMD> setDrawView fplan
[12/04 16:41:09     28s] <CMD> fit
[12/04 16:41:09     28s] <CMD> floorPlan -site core7T -s 1070 910 80 80 80 80
[12/04 16:41:09     28s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:41:09     28s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:41:09     28s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:41:09     28s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/04 16:41:09     28s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:41:09     28s] Type 'man IMPFP-3961' for more detail.
[12/04 16:41:09     28s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/04 16:41:09     28s] Type 'man IMPFP-3961' for more detail.
[12/04 16:41:09     28s] Start create_tracks
[12/04 16:41:09     28s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 16:41:09     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 16:41:09     28s] <CMD> setDrawView fplan
[12/04 16:41:09     28s] <CMD> fit
[12/04 16:41:09     28s] <CMD> saveDesign DBS/bridge_soc_top-fplan.enc
[12/04 16:41:09     28s] #% Begin save design ... (date=12/04 16:41:09, mem=1539.9M)
[12/04 16:41:09     28s] % Begin Save ccopt configuration ... (date=12/04 16:41:09, mem=1539.9M)
[12/04 16:41:09     28s] % End Save ccopt configuration ... (date=12/04 16:41:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1539.9M, current mem=1539.9M)
[12/04 16:41:09     28s] % Begin Save netlist data ... (date=12/04 16:41:09, mem=1539.9M)
[12/04 16:41:09     28s] Writing Binary DB to DBS/bridge_soc_top-fplan.enc.dat/bridge_soc_top.v.bin in single-threaded mode...
[12/04 16:41:09     28s] % End Save netlist data ... (date=12/04 16:41:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.0M, current mem=1540.0M)
[12/04 16:41:09     28s] Saving symbol-table file ...
[12/04 16:41:09     28s] Saving congestion map file DBS/bridge_soc_top-fplan.enc.dat/bridge_soc_top.route.congmap.gz ...
[12/04 16:41:10     29s] % Begin Save AAE data ... (date=12/04 16:41:10, mem=1540.0M)
[12/04 16:41:10     29s] Saving AAE Data ...
[12/04 16:41:10     29s] % End Save AAE data ... (date=12/04 16:41:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.0M, current mem=1540.0M)
[12/04 16:41:10     29s] Saving preference file DBS/bridge_soc_top-fplan.enc.dat/gui.pref.tcl ...
[12/04 16:41:10     29s] Saving mode setting ...
[12/04 16:41:10     29s] Saving global file ...
[12/04 16:41:10     29s] % Begin Save floorplan data ... (date=12/04 16:41:10, mem=1540.0M)
[12/04 16:41:10     29s] Saving floorplan file ...
[12/04 16:41:10     29s] % End Save floorplan data ... (date=12/04 16:41:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.0M, current mem=1540.0M)
[12/04 16:41:10     29s] Saving Drc markers ...
[12/04 16:41:10     29s] ... No Drc file written since there is no markers found.
[12/04 16:41:10     29s] % Begin Save placement data ... (date=12/04 16:41:10, mem=1540.0M)
[12/04 16:41:10     29s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 16:41:10     29s] Save Adaptive View Pruning View Names to Binary file
[12/04 16:41:10     29s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1667.7M) ***
[12/04 16:41:10     29s] % End Save placement data ... (date=12/04 16:41:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.0M, current mem=1540.0M)
[12/04 16:41:11     29s] % Begin Save routing data ... (date=12/04 16:41:10, mem=1540.0M)
[12/04 16:41:11     29s] Saving route file ...
[12/04 16:41:11     29s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1664.7M) ***
[12/04 16:41:11     29s] % End Save routing data ... (date=12/04 16:41:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.0M, current mem=1540.0M)
[12/04 16:41:11     29s] Saving property file DBS/bridge_soc_top-fplan.enc.dat/bridge_soc_top.prop
[12/04 16:41:11     29s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1667.7M) ***
[12/04 16:41:11     29s] % Begin Save power constraints data ... (date=12/04 16:41:11, mem=1540.0M)
[12/04 16:41:11     29s] % End Save power constraints data ... (date=12/04 16:41:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1540.0M, current mem=1540.0M)
[12/04 16:41:11     29s] Generated self-contained design bridge_soc_top-fplan.enc.dat
[12/04 16:41:12     29s] #% End save design ... (date=12/04 16:41:12, total cpu=0:00:00.5, real=0:00:03.0, peak res=1540.2M, current mem=1540.2M)
[12/04 16:41:12     29s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 16:41:12     29s] 
[12/04 16:41:12     29s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[12/04 16:41:12     29s] 1092 new pwr-pin connections were made to global net 'VDD'.
[12/04 16:41:12     29s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[12/04 16:41:12     29s] 1092 new gnd-pin connections were made to global net 'VSS'.
[12/04 16:41:12     29s] <CMD> globalNetConnect VDD -type tiehi
[12/04 16:41:12     29s] <CMD> globalNetConnect VSS -type tielo
[12/04 16:41:12     29s] <CMD> deleteIoFiller
[12/04 16:41:12     29s] No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
[12/04 16:41:12     29s] Total 0 cells are deleted.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[12/04 16:41:12     29s] Added 32 of filler cell 'pad_fill_32' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_16' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_8' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_4' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_2' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_1' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[12/04 16:41:12     29s] Added 3 of filler cell 'pad_fill_01' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[12/04 16:41:12     29s] Added 4 of filler cell 'pad_fill_005' on top side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[12/04 16:41:12     29s] Added 32 of filler cell 'pad_fill_32' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_16' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_8' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_2' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[12/04 16:41:12     29s] Added 3 of filler cell 'pad_fill_01' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[12/04 16:41:12     29s] Added 4 of filler cell 'pad_fill_005' on bottom side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[12/04 16:41:12     29s] Added 27 of filler cell 'pad_fill_32' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_16' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_8' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_4' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_2' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_1' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_01' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[12/04 16:41:12     29s] Added 12 of filler cell 'pad_fill_005' on right side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[12/04 16:41:12     29s] Added 27 of filler cell 'pad_fill_32' on left side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_16' on left side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_8' on left side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_4' on left side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_2' on left side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[12/04 16:41:12     29s] Added 0 of filler cell 'pad_fill_1' on left side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[12/04 16:41:12     29s] Added 1 of filler cell 'pad_fill_01' on left side.
[12/04 16:41:12     29s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[12/04 16:41:12     29s] Added 12 of filler cell 'pad_fill_005' on left side.
[12/04 16:41:12     29s] <CMD> addRing -type core_rings -follow core -nets {VDD VDD VSS VSS} -center 1 -width {top 10 bottom 10 left 10 right 10} -spacing {top 4 bottom 4 left 4 right 4} -center 1 -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -use_wire_group 1 -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[12/04 16:41:12     29s] 
[12/04 16:41:12     29s] 
[12/04 16:41:12     29s] viaInitial starts at Wed Dec  4 16:41:12 2024
viaInitial ends at Wed Dec  4 16:41:12 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Ring generation is complete.
[12/04 16:41:12     29s] vias are now being generated.
[12/04 16:41:12     29s] addRing created 16 wires.
[12/04 16:41:12     29s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] |  Layer |     Created    |     Deleted    |
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] | METAL5 |        8       |       NA       |
[12/04 16:41:12     29s] |  VIA56 |       32       |        0       |
[12/04 16:41:12     29s] | METAL6 |        8       |       NA       |
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] <CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 5 -spacing 5 -number_of_sets 10 -start_from left -start_offset 25 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 16:41:12     29s] 
[12/04 16:41:12     29s] Initialize fgc environment(mem: 1677.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Starting stripe generation ...
[12/04 16:41:12     29s] Non-Default Mode Option Settings :
[12/04 16:41:12     29s]   NONE
[12/04 16:41:12     29s] Stripe generation is complete.
[12/04 16:41:12     29s] vias are now being generated.
[12/04 16:41:12     29s] addStripe created 20 wires.
[12/04 16:41:12     29s] ViaGen created 80 vias, deleted 0 via to avoid violation.
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] |  Layer |     Created    |     Deleted    |
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] |  VIA56 |       80       |        0       |
[12/04 16:41:12     29s] | METAL6 |       20       |       NA       |
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 5 -spacing 5 -number_of_sets 9 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 16:41:12     29s] 
[12/04 16:41:12     29s] Initialize fgc environment(mem: 1677.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1677.8M)
[12/04 16:41:12     29s] Starting stripe generation ...
[12/04 16:41:12     29s] Non-Default Mode Option Settings :
[12/04 16:41:12     29s]   NONE
[12/04 16:41:12     29s] Stripe generation is complete.
[12/04 16:41:12     29s] vias are now being generated.
[12/04 16:41:12     29s] addStripe created 18 wires.
[12/04 16:41:12     29s] ViaGen created 252 vias, deleted 0 via to avoid violation.
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] |  Layer |     Created    |     Deleted    |
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] | METAL5 |       18       |       NA       |
[12/04 16:41:12     29s] |  VIA56 |       252      |        0       |
[12/04 16:41:12     29s] +--------+----------------+----------------+
[12/04 16:41:12     29s] <CMD> saveDesign DBS/bridge_soc_top-power.enc
[12/04 16:41:12     29s] #% Begin save design ... (date=12/04 16:41:12, mem=1546.7M)
[12/04 16:41:12     29s] % Begin Save ccopt configuration ... (date=12/04 16:41:12, mem=1546.7M)
[12/04 16:41:12     29s] % End Save ccopt configuration ... (date=12/04 16:41:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.7M, current mem=1546.7M)
[12/04 16:41:12     29s] % Begin Save netlist data ... (date=12/04 16:41:12, mem=1546.7M)
[12/04 16:41:12     29s] Writing Binary DB to DBS/bridge_soc_top-power.enc.dat/bridge_soc_top.v.bin in single-threaded mode...
[12/04 16:41:12     29s] % End Save netlist data ... (date=12/04 16:41:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.7M, current mem=1546.7M)
[12/04 16:41:12     29s] Saving symbol-table file ...
[12/04 16:41:12     29s] Saving congestion map file DBS/bridge_soc_top-power.enc.dat/bridge_soc_top.route.congmap.gz ...
[12/04 16:41:12     29s] % Begin Save AAE data ... (date=12/04 16:41:12, mem=1546.7M)
[12/04 16:41:12     29s] Saving AAE Data ...
[12/04 16:41:12     29s] % End Save AAE data ... (date=12/04 16:41:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.7M, current mem=1546.7M)
[12/04 16:41:13     29s] Saving preference file DBS/bridge_soc_top-power.enc.dat/gui.pref.tcl ...
[12/04 16:41:13     29s] Saving mode setting ...
[12/04 16:41:13     29s] Saving global file ...
[12/04 16:41:13     29s] % Begin Save floorplan data ... (date=12/04 16:41:13, mem=1546.7M)
[12/04 16:41:13     29s] Saving floorplan file ...
[12/04 16:41:13     29s] % End Save floorplan data ... (date=12/04 16:41:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.8M, current mem=1546.8M)
[12/04 16:41:13     29s] Saving PG file DBS/bridge_soc_top-power.enc.dat/bridge_soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Dec  4 16:41:13 2024)
[12/04 16:41:14     29s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1678.3M) ***
[12/04 16:41:14     29s] Saving Drc markers ...
[12/04 16:41:14     29s] ... No Drc file written since there is no markers found.
[12/04 16:41:14     29s] % Begin Save placement data ... (date=12/04 16:41:14, mem=1546.8M)
[12/04 16:41:14     29s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 16:41:14     29s] Save Adaptive View Pruning View Names to Binary file
[12/04 16:41:14     29s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1681.3M) ***
[12/04 16:41:14     29s] % End Save placement data ... (date=12/04 16:41:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.8M, current mem=1546.8M)
[12/04 16:41:14     29s] % Begin Save routing data ... (date=12/04 16:41:14, mem=1546.8M)
[12/04 16:41:14     29s] Saving route file ...
[12/04 16:41:14     29s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1678.3M) ***
[12/04 16:41:14     29s] % End Save routing data ... (date=12/04 16:41:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.8M, current mem=1546.8M)
[12/04 16:41:14     29s] Saving property file DBS/bridge_soc_top-power.enc.dat/bridge_soc_top.prop
[12/04 16:41:14     29s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1681.3M) ***
[12/04 16:41:14     29s] % Begin Save power constraints data ... (date=12/04 16:41:14, mem=1546.8M)
[12/04 16:41:14     29s] % End Save power constraints data ... (date=12/04 16:41:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1546.8M, current mem=1546.8M)
[12/04 16:41:15     29s] Generated self-contained design bridge_soc_top-power.enc.dat
[12/04 16:41:15     29s] #% End save design ... (date=12/04 16:41:15, total cpu=0:00:00.5, real=0:00:03.0, peak res=1577.4M, current mem=1546.9M)
[12/04 16:41:15     29s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 16:41:15     29s] 
[12/04 16:41:17     30s] <CMD> fit
[12/04 16:41:25     31s] <CMD> sroute -connect { blockPin corePin padPin floatingStripe} -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPintarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6)}
[12/04 16:41:25     31s] *** Begin SPECIAL ROUTE on Wed Dec  4 16:41:25 2024 ***
[12/04 16:41:25     31s] SPECIAL ROUTE ran on directory: /home/u1500738/Projects/uart_can_bridge/innovus
[12/04 16:41:25     31s] SPECIAL ROUTE ran on machine: lnissrv4 (Linux 4.18.0-553.5.1.el8_10.x86_64 Xeon 3.51Ghz)
[12/04 16:41:25     31s] 
[12/04 16:41:25     31s] Begin option processing ...
[12/04 16:41:25     31s] srouteConnectPowerBump set to false
[12/04 16:41:25     31s] routeSelectNet set to "VDD VSS"
[12/04 16:41:25     31s] routeSpecial set to true
[12/04 16:41:25     31s] srouteBlockPin set to "useLef"
[12/04 16:41:25     31s] srouteBottomLayerLimit set to 1
[12/04 16:41:25     31s] srouteBottomTargetLayerLimit set to 1
[12/04 16:41:25     31s] srouteConnectConverterPin set to false
[12/04 16:41:25     31s] srouteCrossoverViaBottomLayer set to 1
[12/04 16:41:25     31s] srouteCrossoverViaTopLayer set to 6
[12/04 16:41:25     31s] srouteFollowCorePinEnd set to 3
[12/04 16:41:25     31s] srouteFollowPadPin set to false
[12/04 16:41:25     31s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 16:41:25     31s] sroutePadPinAllPorts set to true
[12/04 16:41:25     31s] sroutePreserveExistingRoutes set to true
[12/04 16:41:25     31s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 16:41:25     31s] srouteStopBlockPin set to "nearestTarget"
[12/04 16:41:25     31s] srouteTopLayerLimit set to 6
[12/04 16:41:25     31s] srouteTopTargetLayerLimit set to 6
[12/04 16:41:25     31s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3479.00 megs.
[12/04 16:41:25     31s] 
[12/04 16:41:25     31s] Reading DB technology information...
[12/04 16:41:25     31s] Finished reading DB technology information.
[12/04 16:41:25     31s] Reading floorplan and netlist information...
[12/04 16:41:25     31s] Finished reading floorplan and netlist information.
[12/04 16:41:25     31s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/04 16:41:25     31s] Read in 36 macros, 22 used
[12/04 16:41:25     31s] Read in 191 components
[12/04 16:41:25     31s]   13 core components: 13 unplaced, 0 placed, 0 fixed
[12/04 16:41:25     31s]   178 pad components: 0 unplaced, 173 placed, 5 fixed
[12/04 16:41:25     31s] Read in 8 logical pins
[12/04 16:41:25     31s] Read in 8 nets
[12/04 16:41:25     31s] Read in 2 special nets, 2 routed
[12/04 16:41:25     31s] Read in 382 terminals
[12/04 16:41:25     31s] 2 nets selected.
[12/04 16:41:25     31s] 
[12/04 16:41:25     31s] Begin power routing ...
[12/04 16:41:25     31s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 16:41:25     31s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/04 16:41:25     31s] Type 'man IMPSR-1256' for more detail.
[12/04 16:41:25     31s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/04 16:41:25     31s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 16:41:25     31s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/04 16:41:25     31s] Type 'man IMPSR-1256' for more detail.
[12/04 16:41:25     31s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 1183.56) (787.78, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 1183.56) (898.91, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 1183.56) (1010.03, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 1183.56) (1121.16, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 1183.56) (1232.28, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 1183.56) (1343.41, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 1183.56) (343.28, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 1183.56) (454.40, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 1183.56) (565.53, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 1183.56) (676.66, 1183.76).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 776.06) (787.78, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 776.06) (898.91, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 776.06) (1010.03, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 776.06) (1121.16, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 776.06) (1232.28, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 776.06) (1343.41, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 776.06) (343.28, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 776.06) (454.40, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 776.06) (565.53, 776.08).
[12/04 16:41:25     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 776.06) (676.66, 776.08).
[12/04 16:41:25     31s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[12/04 16:41:25     31s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:41:25     31s] CPU time for VDD FollowPin 0 seconds
[12/04 16:41:26     31s] CPU time for VSS FollowPin 0 seconds
[12/04 16:41:26     32s]   Number of IO ports routed: 0
[12/04 16:41:26     32s]   Number of Block ports routed: 0
[12/04 16:41:26     32s]   Number of Stripe ports routed: 0
[12/04 16:41:26     32s]   Number of Core ports routed: 466
[12/04 16:41:26     32s]   Number of Power Bump ports routed: 0
[12/04 16:41:26     32s]   Number of Followpin connections: 233
[12/04 16:41:26     32s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3482.00 megs.
[12/04 16:41:26     32s] 
[12/04 16:41:26     32s] 
[12/04 16:41:26     32s] 
[12/04 16:41:26     32s]  Begin updating DB with routing results ...
[12/04 16:41:26     32s]  Updating DB with 7 via definition ...Extracting standard cell pins and blockage ...... 
[12/04 16:41:26     32s] Pin and blockage extraction finished
[12/04 16:41:26     32s] 
[12/04 16:41:26     32s] 
sroute post-processing starts at Wed Dec  4 16:41:26 2024
The viaGen is rebuilding shadow vias for net VDD.
[12/04 16:41:26     32s] sroute post-processing ends at Wed Dec  4 16:41:26 2024
sroute created 731 wires.
[12/04 16:41:26     32s] ViaGen created 15346 vias, deleted 28 vias to avoid violation.
[12/04 16:41:26     32s] +--------+----------------+----------------+
[12/04 16:41:26     32s] |  Layer |     Created    |     Deleted    |
[12/04 16:41:26     32s] +--------+----------------+----------------+
[12/04 16:41:26     32s] | METAL1 |       727      |       NA       |
[12/04 16:41:26     32s] |  VIA12 |      3100      |        0       |
[12/04 16:41:26     32s] | METAL2 |        2       |       NA       |
[12/04 16:41:26     32s] |  VIA23 |      3100      |        0       |
[12/04 16:41:26     32s] | METAL3 |        2       |       NA       |
[12/04 16:41:26     32s] |  VIA34 |      3100      |        0       |
[12/04 16:41:26     32s] |  VIA45 |      3100      |        0       |
[12/04 16:41:26     32s] |  VIA56 |      2946      |       28       |
[12/04 16:41:26     32s] +--------+----------------+----------------+
[12/04 16:41:26     32s] <CMD> fit
[12/04 16:41:26     32s] <CMD> saveDesign DBS/bridge_soc_top-power-routed.enc
[12/04 16:41:26     32s] #% Begin save design ... (date=12/04 16:41:26, mem=1794.5M)
[12/04 16:41:26     32s] % Begin Save ccopt configuration ... (date=12/04 16:41:26, mem=1794.5M)
[12/04 16:41:26     32s] % End Save ccopt configuration ... (date=12/04 16:41:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.7M, current mem=1794.7M)
[12/04 16:41:26     32s] % Begin Save netlist data ... (date=12/04 16:41:26, mem=1794.7M)
[12/04 16:41:26     32s] Writing Binary DB to DBS/bridge_soc_top-power-routed.enc.dat/bridge_soc_top.v.bin in single-threaded mode...
[12/04 16:41:26     32s] % End Save netlist data ... (date=12/04 16:41:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.7M, current mem=1794.7M)
[12/04 16:41:26     32s] Saving symbol-table file ...
[12/04 16:41:26     32s] Saving congestion map file DBS/bridge_soc_top-power-routed.enc.dat/bridge_soc_top.route.congmap.gz ...
[12/04 16:41:27     32s] % Begin Save AAE data ... (date=12/04 16:41:26, mem=1794.7M)
[12/04 16:41:27     32s] Saving AAE Data ...
[12/04 16:41:27     32s] % End Save AAE data ... (date=12/04 16:41:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.7M, current mem=1794.7M)
[12/04 16:41:27     32s] Saving preference file DBS/bridge_soc_top-power-routed.enc.dat/gui.pref.tcl ...
[12/04 16:41:27     32s] Saving mode setting ...
[12/04 16:41:27     32s] Saving global file ...
[12/04 16:41:27     32s] % Begin Save floorplan data ... (date=12/04 16:41:27, mem=1795.0M)
[12/04 16:41:27     32s] Saving floorplan file ...
[12/04 16:41:27     32s] % End Save floorplan data ... (date=12/04 16:41:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1795.0M, current mem=1795.0M)
[12/04 16:41:27     32s] Saving PG file DBS/bridge_soc_top-power-routed.enc.dat/bridge_soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Dec  4 16:41:27 2024)
[12/04 16:41:28     32s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1950.8M) ***
[12/04 16:41:28     32s] Saving Drc markers ...
[12/04 16:41:28     32s] ... No Drc file written since there is no markers found.
[12/04 16:41:28     32s] % Begin Save placement data ... (date=12/04 16:41:28, mem=1795.0M)
[12/04 16:41:28     32s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 16:41:28     32s] Save Adaptive View Pruning View Names to Binary file
[12/04 16:41:28     32s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1953.8M) ***
[12/04 16:41:28     32s] % End Save placement data ... (date=12/04 16:41:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1795.0M, current mem=1795.0M)
[12/04 16:41:28     32s] % Begin Save routing data ... (date=12/04 16:41:28, mem=1795.0M)
[12/04 16:41:28     32s] Saving route file ...
[12/04 16:41:28     32s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1950.8M) ***
[12/04 16:41:28     32s] % End Save routing data ... (date=12/04 16:41:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1795.0M, current mem=1795.0M)
[12/04 16:41:28     32s] Saving property file DBS/bridge_soc_top-power-routed.enc.dat/bridge_soc_top.prop
[12/04 16:41:28     32s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1953.8M) ***
[12/04 16:41:28     32s] % Begin Save power constraints data ... (date=12/04 16:41:28, mem=1795.0M)
[12/04 16:41:28     32s] % End Save power constraints data ... (date=12/04 16:41:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1795.0M, current mem=1795.0M)
[12/04 16:41:29     32s] Generated self-contained design bridge_soc_top-power-routed.enc.dat
[12/04 16:41:29     32s] #% End save design ... (date=12/04 16:41:29, total cpu=0:00:00.5, real=0:00:03.0, peak res=1795.5M, current mem=1795.5M)
[12/04 16:41:29     32s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 16:41:29     32s] 
[12/04 16:41:35     33s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[12/04 16:41:35     33s] Setting releaseMultiCpuLicenseMode to false.
[12/04 16:41:35     33s] <CMD> setDesignMode -process 180
[12/04 16:41:35     33s] ##  Process: 180           (User Set)               
[12/04 16:41:35     33s] ##     Node: (not set)                           
[12/04 16:41:35     33s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/04 16:41:35     33s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/04 16:41:35     33s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/04 16:41:35     33s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/04 16:41:35     33s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/04 16:41:35     33s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/04 16:41:35     33s] <CMD> setDesignMode -topRoutingLayer 4
[12/04 16:41:35     33s] <CMD> setPlaceMode -timingDriven true -congEffort high -placeIOPins 1 -place_global_max_density 0.45
[12/04 16:41:35     33s] <CMD> place_design
[12/04 16:41:35     33s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:33.4/0:02:06.9 (0.3), mem = 1955.0M
[12/04 16:41:35     33s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 301, percentage of missing scan cell = 0.00% (0 / 301)
[12/04 16:41:35     33s] #Start colorize_geometry on Wed Dec  4 16:41:35 2024
[12/04 16:41:35     33s] #
[12/04 16:41:35     33s] ### Time Record (colorize_geometry) is installed.
[12/04 16:41:35     33s] ### Time Record (Pre Callback) is installed.
[12/04 16:41:35     33s] ### Time Record (Pre Callback) is uninstalled.
[12/04 16:41:35     33s] ### Time Record (DB Import) is installed.
[12/04 16:41:35     33s] #create default rule from bind_ndr_rule rule=0x7fe11f1d5b30 0x7fe11a9f8018
[12/04 16:41:35     33s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1141779599 placement=853570113 pin_access=1 inst_pattern=1
[12/04 16:41:35     33s] ### Time Record (DB Import) is uninstalled.
[12/04 16:41:35     33s] ### Time Record (DB Export) is installed.
[12/04 16:41:35     33s] Extracting standard cell pins and blockage ...... 
[12/04 16:41:35     33s] Pin and blockage extraction finished
[12/04 16:41:35     33s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1141779599 placement=853570113 pin_access=1 inst_pattern=1
[12/04 16:41:35     33s] ### Time Record (DB Export) is uninstalled.
[12/04 16:41:35     33s] ### Time Record (Post Callback) is installed.
[12/04 16:41:35     33s] ### Time Record (Post Callback) is uninstalled.
[12/04 16:41:35     33s] #
[12/04 16:41:35     33s] #colorize_geometry statistics:
[12/04 16:41:35     33s] #Cpu time = 00:00:00
[12/04 16:41:35     33s] #Elapsed time = 00:00:00
[12/04 16:41:35     33s] #Increased memory = -4.80 (MB)
[12/04 16:41:35     33s] #Total memory = 1802.55 (MB)
[12/04 16:41:35     33s] #Peak memory = 1840.23 (MB)
[12/04 16:41:35     33s] #Number of warnings = 0
[12/04 16:41:35     33s] #Total number of warnings = 0
[12/04 16:41:35     33s] #Number of fails = 0
[12/04 16:41:35     33s] #Total number of fails = 0
[12/04 16:41:35     33s] #Complete colorize_geometry on Wed Dec  4 16:41:35 2024
[12/04 16:41:35     33s] #
[12/04 16:41:35     33s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 16:41:35     33s] ### 
[12/04 16:41:35     33s] ###   Scalability Statistics
[12/04 16:41:35     33s] ### 
[12/04 16:41:35     33s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:41:35     33s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 16:41:35     33s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:41:35     33s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 16:41:35     33s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 16:41:35     33s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 16:41:35     33s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 16:41:35     33s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[12/04 16:41:35     33s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:41:35     33s] ### 
[12/04 16:41:35     33s] *** Starting placeDesign default flow ***
[12/04 16:41:35     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.6 mem=1947.0M
[12/04 16:41:35     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.6 mem=1947.0M
[12/04 16:41:35     33s] *** Start deleteBufferTree ***
[12/04 16:41:35     33s] Multithreaded Timing Analysis is initialized with 2 threads
[12/04 16:41:35     33s] 
[12/04 16:41:35     33s] Info: Detect buffers to remove automatically.
[12/04 16:41:35     33s] Analyzing netlist ...
[12/04 16:41:35     33s] Updating netlist
[12/04 16:41:35     33s] 
[12/04 16:41:36     33s] *summary: 10 instances (buffers/inverters) removed
[12/04 16:41:36     33s] *** Finish deleteBufferTree (0:00:00.2) ***
[12/04 16:41:36     33s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 16:41:36     33s] Set Using Default Delay Limit as 101.
[12/04 16:41:36     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 16:41:36     33s] Set Default Net Delay as 0 ps.
[12/04 16:41:36     33s] Set Default Net Load as 0 pF. 
[12/04 16:41:36     33s] Set Default Input Pin Transition as 1 ps.
[12/04 16:41:36     33s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 16:41:36     33s] Effort level <high> specified for reg2reg_tmp.1950468 path_group
[12/04 16:41:36     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/04 16:41:36     34s] AAE DB initialization (MEM=2050.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 16:41:36     34s] #################################################################################
[12/04 16:41:36     34s] # Design Stage: PreRoute
[12/04 16:41:36     34s] # Design Name: bridge_soc_top
[12/04 16:41:36     34s] # Design Mode: 180nm
[12/04 16:41:36     34s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:41:36     34s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:41:36     34s] # Signoff Settings: SI Off 
[12/04 16:41:36     34s] #################################################################################
[12/04 16:41:36     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 2052.7M, InitMEM = 2050.7M)
[12/04 16:41:36     34s] Calculate delays in BcWc mode...
[12/04 16:41:36     34s] Start delay calculation (fullDC) (2 T). (MEM=2052.73)
[12/04 16:41:36     34s] Start AAE Lib Loading. (MEM=2064.25)
[12/04 16:41:36     34s] End AAE Lib Loading. (MEM=2102.41 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 16:41:36     34s] End AAE Lib Interpolated Model. (MEM=2102.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:41:36     34s] Total number of fetched objects 1086
[12/04 16:41:36     34s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:41:36     34s] End delay calculation. (MEM=2273.58 CPU=0:00:00.1 REAL=0:00:00.0)
[12/04 16:41:36     34s] End delay calculation (fullDC). (MEM=2273.58 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 16:41:36     34s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2273.6M) ***
[12/04 16:41:37     34s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 16:41:37     34s] Set Using Default Delay Limit as 1000.
[12/04 16:41:37     34s] Set Default Net Delay as 1000 ps.
[12/04 16:41:37     34s] Set Default Input Pin Transition as 0.1 ps.
[12/04 16:41:37     34s] Set Default Net Load as 0.5 pF. 
[12/04 16:41:37     34s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/04 16:41:37     34s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2248.1M, EPOCH TIME: 1733355697.155814
[12/04 16:41:37     34s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 16:41:37     34s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.003, MEM:2248.1M, EPOCH TIME: 1733355697.158658
[12/04 16:41:37     34s] INFO: #ExclusiveGroups=0
[12/04 16:41:37     34s] INFO: There are no Exclusive Groups.
[12/04 16:41:37     34s] *** Starting "NanoPlace(TM) placement v#6 (mem=2248.1M)" ...
[12/04 16:41:37     34s] Wait...
[12/04 16:41:37     34s] *** Build Buffered Sizing Timing Model
[12/04 16:41:37     34s] (cpu=0:00:00.0 mem=2264.1M) ***
[12/04 16:41:37     34s] *** Build Virtual Sizing Timing Model
[12/04 16:41:37     34s] (cpu=0:00:00.0 mem=2264.1M) ***
[12/04 16:41:37     34s] No user-set net weight.
[12/04 16:41:37     34s] Net fanout histogram:
[12/04 16:41:37     34s] 2		: 725 (66.8%) nets
[12/04 16:41:37     34s] 3		: 219 (20.2%) nets
[12/04 16:41:37     34s] 4     -	14	: 132 (12.2%) nets
[12/04 16:41:37     34s] 15    -	39	: 2 (0.2%) nets
[12/04 16:41:37     34s] 40    -	79	: 3 (0.3%) nets
[12/04 16:41:37     34s] 80    -	159	: 2 (0.2%) nets
[12/04 16:41:37     34s] 160   -	319	: 2 (0.2%) nets
[12/04 16:41:37     34s] 320   -	639	: 0 (0.0%) nets
[12/04 16:41:37     34s] 640   -	1279	: 0 (0.0%) nets
[12/04 16:41:37     34s] 1280  -	2559	: 0 (0.0%) nets
[12/04 16:41:37     34s] 2560  -	5119	: 0 (0.0%) nets
[12/04 16:41:37     34s] 5120+		: 0 (0.0%) nets
[12/04 16:41:37     34s] no activity file in design. spp won't run.
[12/04 16:41:37     34s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[12/04 16:41:37     34s] Scan chains were not defined.
[12/04 16:41:37     34s] **WARN: (IMPDB-2078):	Output pin Z of instance g4311__5107 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[12/04 16:41:37     34s] **WARN: (IMPDB-2078):	Output pin Z of instance g4310__2398 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[12/04 16:41:37     34s] **WARN: (IMPDB-2078):	Output pin Z of instance g4582__5122 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[12/04 16:41:37     34s] Processing tracks to init pin-track alignment.
[12/04 16:41:37     34s] z: 2, totalTracks: 1
[12/04 16:41:37     34s] z: 4, totalTracks: 1
[12/04 16:41:37     34s] z: 6, totalTracks: 1
[12/04 16:41:37     35s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/04 16:41:37     35s] All LLGs are deleted
[12/04 16:41:37     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:37     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:37     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2264.1M, EPOCH TIME: 1733355697.181642
[12/04 16:41:37     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2264.1M, EPOCH TIME: 1733355697.181716
[12/04 16:41:37     35s] # Building bridge_soc_top llgBox search-tree.
[12/04 16:41:37     35s] #std cell=1075 (0 fixed + 1075 movable) #buf cell=0 #inv cell=27 #block=0 (0 floating + 0 preplaced)
[12/04 16:41:37     35s] #ioInst=178 #net=1085 #term=3780 #term/net=3.48, #fixedIo=178, #floatIo=0, #fixedPin=8, #floatPin=0
[12/04 16:41:37     35s] stdCell: 1075 single + 0 double + 0 multi
[12/04 16:41:37     35s] Total standard cell length = 10.3533 (mm), area = 0.0406 (mm^2)
[12/04 16:41:37     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2264.1M, EPOCH TIME: 1733355697.187239
[12/04 16:41:37     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:37     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:37     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2296.1M, EPOCH TIME: 1733355697.188827
[12/04 16:41:37     35s] Max number of tech site patterns supported in site array is 256.
[12/04 16:41:37     35s] Core basic site is core7T
[12/04 16:41:37     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2296.1M, EPOCH TIME: 1733355697.197734
[12/04 16:41:37     35s] After signature check, allow fast init is false, keep pre-filter is false.
[12/04 16:41:37     35s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/04 16:41:37     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.002, MEM:2312.1M, EPOCH TIME: 1733355697.200172
[12/04 16:41:37     35s] Use non-trimmed site array because memory saving is not enough.
[12/04 16:41:37     35s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[12/04 16:41:37     35s] SiteArray: use 2,375,680 bytes
[12/04 16:41:37     35s] SiteArray: current memory after site array memory allocation 2314.3M
[12/04 16:41:37     35s] SiteArray: FP blocked sites are writable
[12/04 16:41:37     35s] Estimated cell power/ground rail width = 0.551 um
[12/04 16:41:37     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:41:37     35s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2298.3M, EPOCH TIME: 1733355697.204782
[12/04 16:41:37     35s] Process 11687 wires and vias for routing blockage analysis
[12/04 16:41:37     35s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.017, REAL:0.009, MEM:2314.3M, EPOCH TIME: 1733355697.213615
[12/04 16:41:37     35s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[12/04 16:41:37     35s] Atter site array init, number of instance map data is 0.
[12/04 16:41:37     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.045, REAL:0.035, MEM:2314.3M, EPOCH TIME: 1733355697.224129
[12/04 16:41:37     35s] 
[12/04 16:41:37     35s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[12/04 16:41:37     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.040, MEM:2298.3M, EPOCH TIME: 1733355697.227244
[12/04 16:41:37     35s] 
[12/04 16:41:37     35s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[12/04 16:41:37     35s] Average module density = 0.042.
[12/04 16:41:37     35s] Density for the design = 0.042.
[12/04 16:41:37     35s]        = stdcell_area 18488 sites (40585 um^2) / alloc_area 443352 sites (973246 um^2).
[12/04 16:41:37     35s] Pin Density = 0.008526.
[12/04 16:41:37     35s]             = total # of pins 3780 / total area 443352.
[12/04 16:41:37     35s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2298.3M, EPOCH TIME: 1733355697.242918
[12/04 16:41:37     35s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:2298.3M, EPOCH TIME: 1733355697.245391
[12/04 16:41:37     35s] OPERPROF: Starting pre-place ADS at level 1, MEM:2298.3M, EPOCH TIME: 1733355697.246934
[12/04 16:41:37     35s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2298.3M, EPOCH TIME: 1733355697.256992
[12/04 16:41:37     35s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2298.3M, EPOCH TIME: 1733355697.257063
[12/04 16:41:37     35s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2298.3M, EPOCH TIME: 1733355697.257213
[12/04 16:41:37     35s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2298.3M, EPOCH TIME: 1733355697.257249
[12/04 16:41:37     35s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2298.3M, EPOCH TIME: 1733355697.257279
[12/04 16:41:37     35s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.003, REAL:0.003, MEM:2298.3M, EPOCH TIME: 1733355697.259867
[12/04 16:41:37     35s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2298.3M, EPOCH TIME: 1733355697.259915
[12/04 16:41:37     35s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:2298.3M, EPOCH TIME: 1733355697.261181
[12/04 16:41:37     35s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.004, REAL:0.004, MEM:2298.3M, EPOCH TIME: 1733355697.261221
[12/04 16:41:37     35s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.004, REAL:0.004, MEM:2298.3M, EPOCH TIME: 1733355697.261462
[12/04 16:41:37     35s] ADSU 0.042 -> 0.042. site 443352.000 -> 443352.000. GS 31.360
[12/04 16:41:37     35s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.017, REAL:0.019, MEM:2298.3M, EPOCH TIME: 1733355697.266069
[12/04 16:41:37     35s] OPERPROF: Starting spMPad at level 1, MEM:2211.3M, EPOCH TIME: 1733355697.267914
[12/04 16:41:37     35s] OPERPROF:   Starting spContextMPad at level 2, MEM:2211.3M, EPOCH TIME: 1733355697.268101
[12/04 16:41:37     35s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2211.3M, EPOCH TIME: 1733355697.268153
[12/04 16:41:37     35s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2211.3M, EPOCH TIME: 1733355697.268201
[12/04 16:41:37     35s] Initial padding reaches pin density 0.454 for top
[12/04 16:41:37     35s] InitPadU 0.042 -> 0.045 for top
[12/04 16:41:37     35s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[12/04 16:41:37     35s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2211.3M, EPOCH TIME: 1733355697.288981
[12/04 16:41:37     35s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.004, REAL:0.004, MEM:2211.3M, EPOCH TIME: 1733355697.293351
[12/04 16:41:37     35s] === lastAutoLevel = 9 
[12/04 16:41:37     35s] OPERPROF: Starting spInitNetWt at level 1, MEM:2211.3M, EPOCH TIME: 1733355697.297225
[12/04 16:41:37     35s] no activity file in design. spp won't run.
[12/04 16:41:37     35s] [spp] 0
[12/04 16:41:37     35s] [adp] 0:1:1:3
[12/04 16:41:37     35s] **WARN: (IMPDC-348):	The output pin g4311__5107/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:37     35s] **WARN: (IMPDC-348):	The output pin g4310__2398/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:37     35s] **WARN: (IMPDC-348):	The output pin g4582__5122/Z is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:37     35s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.335, REAL:0.312, MEM:2225.8M, EPOCH TIME: 1733355697.609237
[12/04 16:41:37     35s] Clock gating cells determined by native netlist tracing.
[12/04 16:41:37     35s] no activity file in design. spp won't run.
[12/04 16:41:37     35s] no activity file in design. spp won't run.
[12/04 16:41:37     35s] OPERPROF: Starting npMain at level 1, MEM:2236.8M, EPOCH TIME: 1733355697.668375
[12/04 16:41:38     35s] OPERPROF:   Starting npPlace at level 2, MEM:2284.8M, EPOCH TIME: 1733355698.679692
[12/04 16:41:38     35s] Iteration  1: Total net bbox = 1.985e+04 (9.95e+03 9.91e+03)
[12/04 16:41:38     35s]               Est.  stn bbox = 2.595e+04 (1.29e+04 1.30e+04)
[12/04 16:41:38     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2288.8M
[12/04 16:41:38     35s] Iteration  2: Total net bbox = 1.985e+04 (9.95e+03 9.91e+03)
[12/04 16:41:38     35s]               Est.  stn bbox = 2.595e+04 (1.29e+04 1.30e+04)
[12/04 16:41:38     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2288.8M
[12/04 16:41:38     35s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 16:41:38     35s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[12/04 16:41:38     35s] place_exp_mt_interval set to default 32
[12/04 16:41:38     35s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 16:41:38     35s] Iteration  3: Total net bbox = 1.550e+04 (7.91e+03 7.58e+03)
[12/04 16:41:38     35s]               Est.  stn bbox = 2.737e+04 (1.40e+04 1.34e+04)
[12/04 16:41:38     35s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2323.8M
[12/04 16:41:38     35s] Total number of setup views is 1.
[12/04 16:41:38     35s] Total number of active setup views is 1.
[12/04 16:41:38     35s] Active setup views:
[12/04 16:41:38     35s]     wc
[12/04 16:41:38     35s] Iteration  4: Total net bbox = 1.430e+04 (7.35e+03 6.95e+03)
[12/04 16:41:38     35s]               Est.  stn bbox = 2.518e+04 (1.28e+04 1.24e+04)
[12/04 16:41:38     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2323.8M
[12/04 16:41:38     36s] Iteration  5: Total net bbox = 1.311e+04 (6.28e+03 6.83e+03)
[12/04 16:41:38     36s]               Est.  stn bbox = 2.260e+04 (1.06e+04 1.20e+04)
[12/04 16:41:38     36s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2323.8M
[12/04 16:41:38     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.485, REAL:0.294, MEM:2323.8M, EPOCH TIME: 1733355698.973516
[12/04 16:41:38     36s] OPERPROF: Finished npMain at level 1, CPU:0.497, REAL:1.308, MEM:2323.8M, EPOCH TIME: 1733355698.975969
[12/04 16:41:38     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2323.8M, EPOCH TIME: 1733355698.983166
[12/04 16:41:38     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:41:38     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2323.8M, EPOCH TIME: 1733355698.983893
[12/04 16:41:38     36s] OPERPROF: Starting npMain at level 1, MEM:2323.8M, EPOCH TIME: 1733355698.984062
[12/04 16:41:38     36s] OPERPROF:   Starting npPlace at level 2, MEM:2323.8M, EPOCH TIME: 1733355698.988970
[12/04 16:41:39     36s] Iteration  6: Total net bbox = 1.626e+04 (6.08e+03 1.02e+04)
[12/04 16:41:39     36s]               Est.  stn bbox = 2.489e+04 (9.20e+03 1.57e+04)
[12/04 16:41:39     36s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2355.8M
[12/04 16:41:39     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.353, REAL:0.228, MEM:2355.8M, EPOCH TIME: 1733355699.216954
[12/04 16:41:39     36s] OPERPROF: Finished npMain at level 1, CPU:0.363, REAL:0.235, MEM:2323.8M, EPOCH TIME: 1733355699.218981
[12/04 16:41:39     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2323.8M, EPOCH TIME: 1733355699.219226
[12/04 16:41:39     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:41:39     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2323.8M, EPOCH TIME: 1733355699.219399
[12/04 16:41:39     36s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2323.8M, EPOCH TIME: 1733355699.219452
[12/04 16:41:39     36s] Starting Early Global Route rough congestion estimation: mem = 2323.8M
[12/04 16:41:39     36s] (I)      ==================== Layers =====================
[12/04 16:41:39     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:39     36s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/04 16:41:39     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:39     36s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[12/04 16:41:39     36s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[12/04 16:41:39     36s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[12/04 16:41:39     36s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[12/04 16:41:39     36s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[12/04 16:41:39     36s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[12/04 16:41:39     36s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[12/04 16:41:39     36s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[12/04 16:41:39     36s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[12/04 16:41:39     36s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[12/04 16:41:39     36s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[12/04 16:41:39     36s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[12/04 16:41:39     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:39     36s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[12/04 16:41:39     36s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[12/04 16:41:39     36s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[12/04 16:41:39     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:39     36s] (I)      Started Import and model ( Curr Mem: 2323.76 MB )
[12/04 16:41:39     36s] (I)      Default pattern map key = bridge_soc_top_default.
[12/04 16:41:39     36s] (I)      == Non-default Options ==
[12/04 16:41:39     36s] (I)      Print mode                                         : 2
[12/04 16:41:39     36s] (I)      Stop if highly congested                           : false
[12/04 16:41:39     36s] (I)      Maximum routing layer                              : 4
[12/04 16:41:39     36s] (I)      Assign partition pins                              : false
[12/04 16:41:39     36s] (I)      Support large GCell                                : true
[12/04 16:41:39     36s] (I)      Number of threads                                  : 2
[12/04 16:41:39     36s] (I)      Number of rows per GCell                           : 16
[12/04 16:41:39     36s] (I)      Max num rows per GCell                             : 32
[12/04 16:41:39     36s] (I)      Method to set GCell size                           : row
[12/04 16:41:39     36s] (I)      Counted 16465 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:41:39     36s] (I)      Use row-based GCell size
[12/04 16:41:39     36s] (I)      Use row-based GCell align
[12/04 16:41:39     36s] (I)      layer 0 area = 808000
[12/04 16:41:39     36s] (I)      layer 1 area = 808000
[12/04 16:41:39     36s] (I)      layer 2 area = 808000
[12/04 16:41:39     36s] (I)      layer 3 area = 808000
[12/04 16:41:39     36s] (I)      GCell unit size   : 7840
[12/04 16:41:39     36s] (I)      GCell multiplier  : 16
[12/04 16:41:39     36s] (I)      GCell row height  : 7840
[12/04 16:41:39     36s] (I)      Actual row height : 7840
[12/04 16:41:39     36s] (I)      GCell align ref   : 626560 626560
[12/04 16:41:39     36s] [NR-eGR] Track table information for default rule: 
[12/04 16:41:39     36s] [NR-eGR] METAL1 has single uniform track structure
[12/04 16:41:39     36s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:41:39     36s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:41:39     36s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:41:39     36s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:41:39     36s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:41:39     36s] (I)      ============== Default via ===============
[12/04 16:41:39     36s] (I)      +---+------------------+-----------------+
[12/04 16:41:39     36s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:41:39     36s] (I)      +---+------------------+-----------------+
[12/04 16:41:39     36s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:41:39     36s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:41:39     36s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:41:39     36s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:41:39     36s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:41:39     36s] (I)      +---+------------------+-----------------+
[12/04 16:41:39     36s] [NR-eGR] Read 18604 PG shapes
[12/04 16:41:39     36s] [NR-eGR] Read 0 clock shapes
[12/04 16:41:39     36s] [NR-eGR] Read 0 other shapes
[12/04 16:41:39     36s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:41:39     36s] [NR-eGR] #Instance Blockages : 21776
[12/04 16:41:39     36s] [NR-eGR] #PG Blockages       : 18604
[12/04 16:41:39     36s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:41:39     36s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:41:39     36s] [NR-eGR] #Clock Blockages    : 0
[12/04 16:41:39     36s] [NR-eGR] #Other Blockages    : 0
[12/04 16:41:39     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/04 16:41:39     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:41:39     36s] [NR-eGR] Read 1085 nets ( ignored 0 )
[12/04 16:41:39     36s] (I)      early_global_route_priority property id does not exist.
[12/04 16:41:39     36s] (I)      Read Num Blocks=40380  Num Prerouted Wires=0  Num CS=0
[12/04 16:41:39     36s] (I)      Layer 1 (V) : #blockages 26184 : #preroutes 0
[12/04 16:41:39     36s] (I)      Layer 2 (H) : #blockages 7850 : #preroutes 0
[12/04 16:41:39     36s] (I)      Layer 3 (V) : #blockages 6346 : #preroutes 0
[12/04 16:41:39     36s] (I)      Number of ignored nets                =      0
[12/04 16:41:39     36s] (I)      Number of connected nets              =      0
[12/04 16:41:39     36s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:41:39     36s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/04 16:41:39     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:41:39     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/04 16:41:39     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:41:39     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:41:39     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:41:39     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:41:39     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:41:39     36s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 16:41:39     36s] (I)      Ndr track 0 does not exist
[12/04 16:41:39     36s] (I)      ---------------------Grid Graph Info--------------------
[12/04 16:41:39     36s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[12/04 16:41:39     36s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[12/04 16:41:39     36s] (I)      Site width          :  1120  (dbu)
[12/04 16:41:39     36s] (I)      Row height          :  7840  (dbu)
[12/04 16:41:39     36s] (I)      GCell row height    :  7840  (dbu)
[12/04 16:41:39     36s] (I)      GCell width         : 125440  (dbu)
[12/04 16:41:39     36s] (I)      GCell height        : 125440  (dbu)
[12/04 16:41:39     36s] (I)      Grid                :    27    25     4
[12/04 16:41:39     36s] (I)      Layer numbers       :     1     2     3     4
[12/04 16:41:39     36s] (I)      Vertical capacity   :     0 125440     0 125440
[12/04 16:41:39     36s] (I)      Horizontal capacity :     0     0 125440     0
[12/04 16:41:39     36s] (I)      Default wire width  :   460   560   560   560
[12/04 16:41:39     36s] (I)      Default wire space  :   460   560   560   560
[12/04 16:41:39     36s] (I)      Default wire pitch  :   920  1120  1120  1120
[12/04 16:41:39     36s] (I)      Default pitch size  :   920  1120  1120  1120
[12/04 16:41:39     36s] (I)      First track coord   :  1040  1040  1040  1040
[12/04 16:41:39     36s] (I)      Num tracks per GCell: 136.35 112.00 112.00 112.00
[12/04 16:41:39     36s] (I)      Total num of tracks :  2743  3029  2743  3029
[12/04 16:41:39     36s] (I)      Num of masks        :     1     1     1     1
[12/04 16:41:39     36s] (I)      Num of trim masks   :     0     0     0     0
[12/04 16:41:39     36s] (I)      --------------------------------------------------------
[12/04 16:41:39     36s] 
[12/04 16:41:39     36s] [NR-eGR] ============ Routing rule table ============
[12/04 16:41:39     36s] [NR-eGR] Rule id: 0  Nets: 1078
[12/04 16:41:39     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/04 16:41:39     36s] (I)                    Layer     2     3     4 
[12/04 16:41:39     36s] (I)                    Pitch  1120  1120  1120 
[12/04 16:41:39     36s] (I)             #Used tracks     1     1     1 
[12/04 16:41:39     36s] (I)       #Fully used tracks     1     1     1 
[12/04 16:41:39     36s] [NR-eGR] ========================================
[12/04 16:41:39     36s] [NR-eGR] 
[12/04 16:41:39     36s] (I)      =============== Blocked Tracks ===============
[12/04 16:41:39     36s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:39     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/04 16:41:39     36s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:39     36s] (I)      |     1 |       0 |        0 |         0.00% |
[12/04 16:41:39     36s] (I)      |     2 |   75725 |    41704 |        55.07% |
[12/04 16:41:39     36s] (I)      |     3 |   74061 |    35544 |        47.99% |
[12/04 16:41:39     36s] (I)      |     4 |   75725 |    40667 |        53.70% |
[12/04 16:41:39     36s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:39     36s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 2323.76 MB )
[12/04 16:41:39     36s] (I)      Reset routing kernel
[12/04 16:41:39     36s] (I)      numLocalWires=4899  numGlobalNetBranches=1081  numLocalNetBranches=1371
[12/04 16:41:39     36s] (I)      totalPins=3766  totalGlobalPin=411 (10.91%)
[12/04 16:41:39     36s] (I)      total 2D Cap : 129991 = (46931 H, 83060 V)
[12/04 16:41:39     36s] (I)      
[12/04 16:41:39     36s] (I)      ============  Phase 1a Route ============
[12/04 16:41:39     36s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 16:41:39     36s] (I)      Usage: 356 = (176 H, 180 V) = (0.38% H, 0.22% V) = (1.104e+04um H, 1.129e+04um V)
[12/04 16:41:39     36s] (I)      
[12/04 16:41:39     36s] (I)      ============  Phase 1b Route ============
[12/04 16:41:39     36s] (I)      Usage: 356 = (176 H, 180 V) = (0.38% H, 0.22% V) = (1.104e+04um H, 1.129e+04um V)
[12/04 16:41:39     36s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/04 16:41:39     36s] 
[12/04 16:41:39     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:41:39     36s] Finished Early Global Route rough congestion estimation: mem = 2323.8M
[12/04 16:41:39     36s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.083, MEM:2323.8M, EPOCH TIME: 1733355699.302246
[12/04 16:41:39     36s] earlyGlobalRoute rough estimation gcell size 16 row height
[12/04 16:41:39     36s] OPERPROF: Starting CDPad at level 1, MEM:2323.8M, EPOCH TIME: 1733355699.302333
[12/04 16:41:39     36s] CDPadU 0.045 -> 0.045. R=0.042, N=1075, GS=62.720
[12/04 16:41:39     36s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.012, MEM:2323.8M, EPOCH TIME: 1733355699.314318
[12/04 16:41:39     36s] OPERPROF: Starting npMain at level 1, MEM:2323.8M, EPOCH TIME: 1733355699.314596
[12/04 16:41:39     36s] OPERPROF:   Starting npPlace at level 2, MEM:2323.8M, EPOCH TIME: 1733355699.319533
[12/04 16:41:39     36s] OPERPROF:   Finished npPlace at level 2, CPU:0.033, REAL:0.019, MEM:2323.8M, EPOCH TIME: 1733355699.338177
[12/04 16:41:39     36s] OPERPROF: Finished npMain at level 1, CPU:0.044, REAL:0.027, MEM:2323.8M, EPOCH TIME: 1733355699.341680
[12/04 16:41:39     36s] Global placement CDP skipped at cutLevel 7.
[12/04 16:41:39     36s] Iteration  7: Total net bbox = 2.376e+04 (1.36e+04 1.02e+04)
[12/04 16:41:39     36s]               Est.  stn bbox = 3.245e+04 (1.68e+04 1.57e+04)
[12/04 16:41:39     36s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2323.8M
[12/04 16:41:39     36s] **WARN: (IMPDC-348):	The output pin g4311__5107/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:39     36s] **WARN: (IMPDC-348):	The output pin g4310__2398/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:39     36s] **WARN: (IMPDC-348):	The output pin g4582__5122/Z is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:39     36s] 
[12/04 16:41:39     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:41:39     36s] TLC MultiMap info (StdDelay):
[12/04 16:41:39     36s]   : bc + bc + 1 + no RcCorner := 21ps
[12/04 16:41:39     36s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:41:39     36s]   : wc + wc + 1 + no RcCorner := 39.5ps
[12/04 16:41:39     36s]   : wc + wc + 1 + wc := 41ps
[12/04 16:41:39     36s]  Setting StdDelay to: 41ps
[12/04 16:41:39     36s] 
[12/04 16:41:39     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:41:39     36s] nrCritNet: 4.88% ( 53 / 1085 ) cutoffSlk: -178.4ps stdDelay: 41.0ps
[12/04 16:41:39     37s] **WARN: (IMPDC-348):	The output pin g4311__5107/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:39     37s] **WARN: (IMPDC-348):	The output pin g4310__2398/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:39     37s] **WARN: (IMPDC-348):	The output pin g4582__5122/Z is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:40     37s] nrCritNet: 1.94% ( 21 / 1085 ) cutoffSlk: -153.4ps stdDelay: 41.0ps
[12/04 16:41:40     37s] Iteration  8: Total net bbox = 2.374e+04 (1.36e+04 1.02e+04)
[12/04 16:41:40     37s]               Est.  stn bbox = 3.245e+04 (1.68e+04 1.57e+04)
[12/04 16:41:40     37s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2291.8M
[12/04 16:41:40     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2291.8M, EPOCH TIME: 1733355700.043107
[12/04 16:41:40     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:41:40     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2291.8M, EPOCH TIME: 1733355700.043297
[12/04 16:41:40     37s] OPERPROF: Starting npMain at level 1, MEM:2291.8M, EPOCH TIME: 1733355700.043457
[12/04 16:41:40     37s] OPERPROF:   Starting npPlace at level 2, MEM:2323.8M, EPOCH TIME: 1733355700.050043
[12/04 16:41:40     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.535, REAL:0.348, MEM:2357.8M, EPOCH TIME: 1733355700.397768
[12/04 16:41:40     37s] OPERPROF: Finished npMain at level 1, CPU:0.546, REAL:0.356, MEM:2325.8M, EPOCH TIME: 1733355700.399933
[12/04 16:41:40     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2325.8M, EPOCH TIME: 1733355700.400155
[12/04 16:41:40     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:41:40     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2325.8M, EPOCH TIME: 1733355700.400308
[12/04 16:41:40     37s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2325.8M, EPOCH TIME: 1733355700.400358
[12/04 16:41:40     37s] Starting Early Global Route rough congestion estimation: mem = 2325.8M
[12/04 16:41:40     37s] (I)      ==================== Layers =====================
[12/04 16:41:40     37s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:40     37s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/04 16:41:40     37s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:40     37s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[12/04 16:41:40     37s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[12/04 16:41:40     37s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[12/04 16:41:40     37s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[12/04 16:41:40     37s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[12/04 16:41:40     37s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[12/04 16:41:40     37s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[12/04 16:41:40     37s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[12/04 16:41:40     37s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[12/04 16:41:40     37s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[12/04 16:41:40     37s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[12/04 16:41:40     37s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[12/04 16:41:40     37s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:40     37s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[12/04 16:41:40     37s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[12/04 16:41:40     37s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[12/04 16:41:40     37s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:40     37s] (I)      Started Import and model ( Curr Mem: 2325.76 MB )
[12/04 16:41:40     37s] (I)      Default pattern map key = bridge_soc_top_default.
[12/04 16:41:40     37s] (I)      == Non-default Options ==
[12/04 16:41:40     37s] (I)      Print mode                                         : 2
[12/04 16:41:40     37s] (I)      Stop if highly congested                           : false
[12/04 16:41:40     37s] (I)      Maximum routing layer                              : 4
[12/04 16:41:40     37s] (I)      Assign partition pins                              : false
[12/04 16:41:40     37s] (I)      Support large GCell                                : true
[12/04 16:41:40     37s] (I)      Number of threads                                  : 2
[12/04 16:41:40     37s] (I)      Number of rows per GCell                           : 8
[12/04 16:41:40     37s] (I)      Max num rows per GCell                             : 32
[12/04 16:41:40     37s] (I)      Method to set GCell size                           : row
[12/04 16:41:40     37s] (I)      Counted 16465 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:41:40     37s] (I)      Use row-based GCell size
[12/04 16:41:40     37s] (I)      Use row-based GCell align
[12/04 16:41:40     37s] (I)      layer 0 area = 808000
[12/04 16:41:40     37s] (I)      layer 1 area = 808000
[12/04 16:41:40     37s] (I)      layer 2 area = 808000
[12/04 16:41:40     37s] (I)      layer 3 area = 808000
[12/04 16:41:40     37s] (I)      GCell unit size   : 7840
[12/04 16:41:40     37s] (I)      GCell multiplier  : 8
[12/04 16:41:40     37s] (I)      GCell row height  : 7840
[12/04 16:41:40     37s] (I)      Actual row height : 7840
[12/04 16:41:40     37s] (I)      GCell align ref   : 626560 626560
[12/04 16:41:40     37s] [NR-eGR] Track table information for default rule: 
[12/04 16:41:40     37s] [NR-eGR] METAL1 has single uniform track structure
[12/04 16:41:40     37s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:41:40     37s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:41:40     37s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:41:40     37s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:41:40     37s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:41:40     37s] (I)      ============== Default via ===============
[12/04 16:41:40     37s] (I)      +---+------------------+-----------------+
[12/04 16:41:40     37s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:41:40     37s] (I)      +---+------------------+-----------------+
[12/04 16:41:40     37s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:41:40     37s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:41:40     37s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:41:40     37s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:41:40     37s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:41:40     37s] (I)      +---+------------------+-----------------+
[12/04 16:41:40     37s] [NR-eGR] Read 18604 PG shapes
[12/04 16:41:40     37s] [NR-eGR] Read 0 clock shapes
[12/04 16:41:40     37s] [NR-eGR] Read 0 other shapes
[12/04 16:41:40     37s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:41:40     37s] [NR-eGR] #Instance Blockages : 21776
[12/04 16:41:40     37s] [NR-eGR] #PG Blockages       : 18604
[12/04 16:41:40     37s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:41:40     37s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:41:40     37s] [NR-eGR] #Clock Blockages    : 0
[12/04 16:41:40     37s] [NR-eGR] #Other Blockages    : 0
[12/04 16:41:40     37s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/04 16:41:40     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:41:40     37s] [NR-eGR] Read 1085 nets ( ignored 0 )
[12/04 16:41:40     37s] (I)      early_global_route_priority property id does not exist.
[12/04 16:41:40     37s] (I)      Read Num Blocks=40380  Num Prerouted Wires=0  Num CS=0
[12/04 16:41:40     37s] (I)      Layer 1 (V) : #blockages 26184 : #preroutes 0
[12/04 16:41:40     37s] (I)      Layer 2 (H) : #blockages 7850 : #preroutes 0
[12/04 16:41:40     37s] (I)      Layer 3 (V) : #blockages 6346 : #preroutes 0
[12/04 16:41:40     37s] (I)      Number of ignored nets                =      0
[12/04 16:41:40     37s] (I)      Number of connected nets              =      0
[12/04 16:41:40     37s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:41:40     37s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/04 16:41:40     37s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:41:40     37s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/04 16:41:40     37s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:41:40     37s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:41:40     37s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:41:40     37s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:41:40     37s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:41:40     37s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 16:41:40     37s] (I)      Ndr track 0 does not exist
[12/04 16:41:40     37s] (I)      ---------------------Grid Graph Info--------------------
[12/04 16:41:40     37s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[12/04 16:41:40     37s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[12/04 16:41:40     37s] (I)      Site width          :  1120  (dbu)
[12/04 16:41:40     37s] (I)      Row height          :  7840  (dbu)
[12/04 16:41:40     37s] (I)      GCell row height    :  7840  (dbu)
[12/04 16:41:40     37s] (I)      GCell width         : 62720  (dbu)
[12/04 16:41:40     37s] (I)      GCell height        : 62720  (dbu)
[12/04 16:41:40     37s] (I)      Grid                :    54    49     4
[12/04 16:41:40     37s] (I)      Layer numbers       :     1     2     3     4
[12/04 16:41:40     37s] (I)      Vertical capacity   :     0 62720     0 62720
[12/04 16:41:40     37s] (I)      Horizontal capacity :     0     0 62720     0
[12/04 16:41:40     37s] (I)      Default wire width  :   460   560   560   560
[12/04 16:41:40     37s] (I)      Default wire space  :   460   560   560   560
[12/04 16:41:40     37s] (I)      Default wire pitch  :   920  1120  1120  1120
[12/04 16:41:40     37s] (I)      Default pitch size  :   920  1120  1120  1120
[12/04 16:41:40     37s] (I)      First track coord   :  1040  1040  1040  1040
[12/04 16:41:40     37s] (I)      Num tracks per GCell: 68.17 56.00 56.00 56.00
[12/04 16:41:40     37s] (I)      Total num of tracks :  2743  3029  2743  3029
[12/04 16:41:40     37s] (I)      Num of masks        :     1     1     1     1
[12/04 16:41:40     37s] (I)      Num of trim masks   :     0     0     0     0
[12/04 16:41:40     37s] (I)      --------------------------------------------------------
[12/04 16:41:40     37s] 
[12/04 16:41:40     37s] [NR-eGR] ============ Routing rule table ============
[12/04 16:41:40     37s] [NR-eGR] Rule id: 0  Nets: 1078
[12/04 16:41:40     37s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/04 16:41:40     37s] (I)                    Layer     2     3     4 
[12/04 16:41:40     37s] (I)                    Pitch  1120  1120  1120 
[12/04 16:41:40     37s] (I)             #Used tracks     1     1     1 
[12/04 16:41:40     37s] (I)       #Fully used tracks     1     1     1 
[12/04 16:41:40     37s] [NR-eGR] ========================================
[12/04 16:41:40     37s] [NR-eGR] 
[12/04 16:41:40     37s] (I)      =============== Blocked Tracks ===============
[12/04 16:41:40     37s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:40     37s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/04 16:41:40     37s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:40     37s] (I)      |     1 |       0 |        0 |         0.00% |
[12/04 16:41:40     37s] (I)      |     2 |  148421 |    79108 |        53.30% |
[12/04 16:41:40     37s] (I)      |     3 |  148122 |    64901 |        43.82% |
[12/04 16:41:40     37s] (I)      |     4 |  148421 |    75376 |        50.79% |
[12/04 16:41:40     37s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:40     37s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2325.76 MB )
[12/04 16:41:40     37s] (I)      Reset routing kernel
[12/04 16:41:40     37s] (I)      numLocalWires=3713  numGlobalNetBranches=1093  numLocalNetBranches=766
[12/04 16:41:40     37s] (I)      totalPins=3766  totalGlobalPin=1300 (34.52%)
[12/04 16:41:40     37s] (I)      total 2D Cap : 256947 = (95273 H, 161674 V)
[12/04 16:41:40     37s] (I)      
[12/04 16:41:40     37s] (I)      ============  Phase 1a Route ============
[12/04 16:41:40     37s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 16:41:40     37s] (I)      Usage: 1101 = (657 H, 444 V) = (0.69% H, 0.27% V) = (2.060e+04um H, 1.392e+04um V)
[12/04 16:41:40     37s] (I)      
[12/04 16:41:40     37s] (I)      ============  Phase 1b Route ============
[12/04 16:41:40     37s] (I)      Usage: 1101 = (657 H, 444 V) = (0.69% H, 0.27% V) = (2.060e+04um H, 1.392e+04um V)
[12/04 16:41:40     37s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/04 16:41:40     37s] 
[12/04 16:41:40     37s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:41:40     37s] Finished Early Global Route rough congestion estimation: mem = 2325.8M
[12/04 16:41:40     37s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.025, REAL:0.024, MEM:2325.8M, EPOCH TIME: 1733355700.424766
[12/04 16:41:40     37s] earlyGlobalRoute rough estimation gcell size 8 row height
[12/04 16:41:40     37s] OPERPROF: Starting CDPad at level 1, MEM:2325.8M, EPOCH TIME: 1733355700.424841
[12/04 16:41:40     37s] CDPadU 0.045 -> 0.045. R=0.042, N=1075, GS=31.360
[12/04 16:41:40     37s] OPERPROF: Finished CDPad at level 1, CPU:0.022, REAL:0.013, MEM:2325.8M, EPOCH TIME: 1733355700.437519
[12/04 16:41:40     37s] OPERPROF: Starting npMain at level 1, MEM:2325.8M, EPOCH TIME: 1733355700.437779
[12/04 16:41:40     37s] OPERPROF:   Starting npPlace at level 2, MEM:2325.8M, EPOCH TIME: 1733355700.442197
[12/04 16:41:40     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.032, REAL:0.018, MEM:2326.8M, EPOCH TIME: 1733355700.460252
[12/04 16:41:40     37s] OPERPROF: Finished npMain at level 1, CPU:0.042, REAL:0.026, MEM:2326.8M, EPOCH TIME: 1733355700.463774
[12/04 16:41:40     37s] Global placement CDP skipped at cutLevel 9.
[12/04 16:41:40     37s] Iteration  9: Total net bbox = 2.761e+04 (1.66e+04 1.10e+04)
[12/04 16:41:40     37s]               Est.  stn bbox = 3.643e+04 (2.04e+04 1.60e+04)
[12/04 16:41:40     37s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2326.8M
[12/04 16:41:40     38s] **WARN: (IMPDC-348):	The output pin g4311__5107/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:40     38s] **WARN: (IMPDC-348):	The output pin g4310__2398/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:40     38s] **WARN: (IMPDC-348):	The output pin g4582__5122/Z is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:40     38s] nrCritNet: 4.98% ( 54 / 1085 ) cutoffSlk: -278.3ps stdDelay: 41.0ps
[12/04 16:41:41     38s] **WARN: (IMPDC-348):	The output pin g4311__5107/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:41     38s] **WARN: (IMPDC-348):	The output pin g4310__2398/Z is connected to power/ground net VDD. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:41     38s] **WARN: (IMPDC-348):	The output pin g4582__5122/Z is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[12/04 16:41:41     38s] nrCritNet: 1.66% ( 18 / 1085 ) cutoffSlk: -362.5ps stdDelay: 41.0ps
[12/04 16:41:41     38s] Iteration 10: Total net bbox = 2.794e+04 (1.67e+04 1.12e+04)
[12/04 16:41:41     38s]               Est.  stn bbox = 3.681e+04 (2.06e+04 1.62e+04)
[12/04 16:41:41     38s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2294.8M
[12/04 16:41:41     38s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2294.8M, EPOCH TIME: 1733355701.188164
[12/04 16:41:41     38s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:41:41     38s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2294.8M, EPOCH TIME: 1733355701.188355
[12/04 16:41:41     38s] Legalizing MH Cells... 0 / 0 (level 9)
[12/04 16:41:41     38s] No instances found in the vector
[12/04 16:41:41     38s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2294.8M, DRC: 0)
[12/04 16:41:41     38s] 0 (out of 0) MH cells were successfully legalized.
[12/04 16:41:41     38s] OPERPROF: Starting npMain at level 1, MEM:2294.8M, EPOCH TIME: 1733355701.188557
[12/04 16:41:41     38s] OPERPROF:   Starting npPlace at level 2, MEM:2326.8M, EPOCH TIME: 1733355701.195054
[12/04 16:41:42     41s] GP RA stats: MHOnly 0 nrInst 1075 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/04 16:41:43     42s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2394.2M, EPOCH TIME: 1733355703.353789
[12/04 16:41:43     42s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2397.2M, EPOCH TIME: 1733355703.353925
[12/04 16:41:43     42s] Iteration 11: Total net bbox = 2.704e+04 (1.22e+04 1.48e+04)
[12/04 16:41:43     42s]               Est.  stn bbox = 3.510e+04 (1.55e+04 1.96e+04)
[12/04 16:41:43     42s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2394.2M
[12/04 16:41:43     42s] OPERPROF:   Finished npPlace at level 2, CPU:3.674, REAL:2.160, MEM:2362.2M, EPOCH TIME: 1733355703.354984
[12/04 16:41:43     42s] OPERPROF: Finished npMain at level 1, CPU:3.685, REAL:2.169, MEM:2330.2M, EPOCH TIME: 1733355703.357151
[12/04 16:41:43     42s] Iteration 12: Total net bbox = 3.241e+04 (1.76e+04 1.48e+04)
[12/04 16:41:43     42s]               Est.  stn bbox = 4.050e+04 (2.09e+04 1.96e+04)
[12/04 16:41:43     42s]               cpu = 0:00:03.7 real = 0:00:02.0 mem = 2330.2M
[12/04 16:41:43     42s] Iteration 13: Total net bbox = 3.241e+04 (1.76e+04 1.48e+04)
[12/04 16:41:43     42s]               Est.  stn bbox = 4.050e+04 (2.09e+04 1.96e+04)
[12/04 16:41:43     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2330.2M
[12/04 16:41:43     42s] [adp] clock
[12/04 16:41:43     42s] [adp] weight, nr nets, wire length
[12/04 16:41:43     42s] [adp]      0        1  1231.001500
[12/04 16:41:43     42s] [adp] data
[12/04 16:41:43     42s] [adp] weight, nr nets, wire length
[12/04 16:41:43     42s] [adp]      0     1084  31177.038000
[12/04 16:41:43     42s] [adp] 0.000000|0.000000|0.000000
[12/04 16:41:43     42s] Iteration 14: Total net bbox = 3.241e+04 (1.76e+04 1.48e+04)
[12/04 16:41:43     42s]               Est.  stn bbox = 4.050e+04 (2.09e+04 1.96e+04)
[12/04 16:41:43     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2330.2M
[12/04 16:41:43     42s] *** cost = 3.241e+04 (1.76e+04 1.48e+04) (cpu for global=0:00:06.9) real=0:00:06.0***
[12/04 16:41:43     42s] Placement multithread real runtime: 0:00:06.0 with 2 threads.
[12/04 16:41:43     42s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[12/04 16:41:43     42s] **WARN: (IMPDB-2078):	Output pin Z of instance g4311__5107 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[12/04 16:41:43     42s] **WARN: (IMPDB-2078):	Output pin Z of instance g4310__2398 is connected to power net VDD.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[12/04 16:41:43     42s] **WARN: (IMPDB-2078):	Output pin Z of instance g4582__5122 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[12/04 16:41:43     42s] Saved padding area to DB
[12/04 16:41:43     42s] All LLGs are deleted
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2330.2M, EPOCH TIME: 1733355703.384731
[12/04 16:41:43     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2330.2M, EPOCH TIME: 1733355703.384856
[12/04 16:41:43     42s] Solver runtime cpu: 0:00:04.8 real: 0:00:02.9
[12/04 16:41:43     42s] Core Placement runtime cpu: 0:00:05.2 real: 0:00:04.0
[12/04 16:41:43     42s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 16:41:43     42s] Type 'man IMPSP-9025' for more detail.
[12/04 16:41:43     42s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2330.2M, EPOCH TIME: 1733355703.389072
[12/04 16:41:43     42s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2330.2M, EPOCH TIME: 1733355703.389189
[12/04 16:41:43     42s] Processing tracks to init pin-track alignment.
[12/04 16:41:43     42s] z: 2, totalTracks: 1
[12/04 16:41:43     42s] z: 4, totalTracks: 1
[12/04 16:41:43     42s] z: 6, totalTracks: 1
[12/04 16:41:43     42s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/04 16:41:43     42s] All LLGs are deleted
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2330.2M, EPOCH TIME: 1733355703.391231
[12/04 16:41:43     42s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2330.2M, EPOCH TIME: 1733355703.391300
[12/04 16:41:43     42s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2330.2M, EPOCH TIME: 1733355703.391577
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2330.2M, EPOCH TIME: 1733355703.391994
[12/04 16:41:43     42s] Max number of tech site patterns supported in site array is 256.
[12/04 16:41:43     42s] Core basic site is core7T
[12/04 16:41:43     42s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2330.2M, EPOCH TIME: 1733355703.392863
[12/04 16:41:43     42s] After signature check, allow fast init is true, keep pre-filter is true.
[12/04 16:41:43     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/04 16:41:43     42s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.005, REAL:0.003, MEM:2346.2M, EPOCH TIME: 1733355703.395840
[12/04 16:41:43     42s] Fast DP-INIT is on for default
[12/04 16:41:43     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:41:43     42s] Atter site array init, number of instance map data is 0.
[12/04 16:41:43     42s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:2346.2M, EPOCH TIME: 1733355703.398717
[12/04 16:41:43     42s] 
[12/04 16:41:43     42s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[12/04 16:41:43     42s] OPERPROF:       Starting CMU at level 4, MEM:2346.2M, EPOCH TIME: 1733355703.400810
[12/04 16:41:43     42s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.008, MEM:2362.2M, EPOCH TIME: 1733355703.408386
[12/04 16:41:43     42s] 
[12/04 16:41:43     42s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:41:43     42s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.017, REAL:0.018, MEM:2330.2M, EPOCH TIME: 1733355703.409577
[12/04 16:41:43     42s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2330.2M, EPOCH TIME: 1733355703.409632
[12/04 16:41:43     42s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2330.2M, EPOCH TIME: 1733355703.409906
[12/04 16:41:43     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2330.2MB).
[12/04 16:41:43     42s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.025, REAL:0.025, MEM:2330.2M, EPOCH TIME: 1733355703.414527
[12/04 16:41:43     42s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.025, REAL:0.026, MEM:2330.2M, EPOCH TIME: 1733355703.414583
[12/04 16:41:43     42s] TDRefine: refinePlace mode is spiral
[12/04 16:41:43     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1950468.1
[12/04 16:41:43     42s] OPERPROF: Starting RefinePlace at level 1, MEM:2330.2M, EPOCH TIME: 1733355703.414651
[12/04 16:41:43     42s] *** Starting refinePlace (0:00:42.4 mem=2330.2M) ***
[12/04 16:41:43     42s] Total net bbox length = 3.241e+04 (1.763e+04 1.478e+04) (ext = 6.844e+03)
[12/04 16:41:43     42s] 
[12/04 16:41:43     42s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[12/04 16:41:43     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 16:41:43     42s] (I)      Default pattern map key = bridge_soc_top_default.
[12/04 16:41:43     42s] (I)      Default pattern map key = bridge_soc_top_default.
[12/04 16:41:43     42s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2330.2M, EPOCH TIME: 1733355703.421880
[12/04 16:41:43     42s] Starting refinePlace ...
[12/04 16:41:43     42s] (I)      Default pattern map key = bridge_soc_top_default.
[12/04 16:41:43     42s] (I)      Default pattern map key = bridge_soc_top_default.
[12/04 16:41:43     42s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2330.2M, EPOCH TIME: 1733355703.440096
[12/04 16:41:43     42s] DDP initSite1 nrRow 232 nrJob 232
[12/04 16:41:43     42s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2330.2M, EPOCH TIME: 1733355703.440171
[12/04 16:41:43     42s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:2330.2M, EPOCH TIME: 1733355703.440496
[12/04 16:41:43     42s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2330.2M, EPOCH TIME: 1733355703.440531
[12/04 16:41:43     42s] DDP markSite nrRow 232 nrJob 232
[12/04 16:41:43     42s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2330.2M, EPOCH TIME: 1733355703.441149
[12/04 16:41:43     42s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:2330.2M, EPOCH TIME: 1733355703.441182
[12/04 16:41:43     42s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2330.2M, EPOCH TIME: 1733355703.443547
[12/04 16:41:43     42s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2330.2M, EPOCH TIME: 1733355703.443592
[12/04 16:41:43     42s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.007, REAL:0.003, MEM:2330.2M, EPOCH TIME: 1733355703.447074
[12/04 16:41:43     42s] ** Cut row section cpu time 0:00:00.0.
[12/04 16:41:43     42s]  ** Cut row section real time 0:00:00.0.
[12/04 16:41:43     42s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.007, REAL:0.004, MEM:2330.2M, EPOCH TIME: 1733355703.447168
[12/04 16:41:43     42s]   Spread Effort: high, standalone mode, useDDP on.
[12/04 16:41:43     42s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2330.2MB) @(0:00:42.4 - 0:00:42.5).
[12/04 16:41:43     42s] Move report: preRPlace moves 1075 insts, mean move: 0.31 um, max move: 9.07 um 
[12/04 16:41:43     42s] 	Max move on inst (g10735__5115): (676.84, 1101.21) --> (675.60, 1109.04)
[12/04 16:41:43     42s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/04 16:41:43     42s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 16:41:43     42s] tweakage running in 2 threads.
[12/04 16:41:43     42s] Placement tweakage begins.
[12/04 16:41:43     42s] wire length = 4.412e+04
[12/04 16:41:43     42s] wire length = 4.171e+04
[12/04 16:41:43     42s] Placement tweakage ends.
[12/04 16:41:43     42s] Move report: tweak moves 232 insts, mean move: 7.93 um, max move: 28.00 um 
[12/04 16:41:43     42s] 	Max move on inst (soc_can_tx_inst_shift_reg_reg[10]): (590.48, 830.72) --> (586.00, 854.24)
[12/04 16:41:43     42s] 
[12/04 16:41:43     42s] Running Spiral MT with 2 threads  fetchWidth=143 
[12/04 16:41:43     42s] Move report: legalization moves 181 insts, mean move: 6.97 um, max move: 41.44 um spiral
[12/04 16:41:43     42s] 	Max move on inst (soc_can_rx_inst_Can_rx_data_Bus_reg[5]): (780.88, 1050.24) --> (810.56, 1062.00)
[12/04 16:41:43     42s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/04 16:41:43     42s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/04 16:41:43     42s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2342.3MB) @(0:00:42.5 - 0:00:42.6).
[12/04 16:41:43     42s] Move report: Detail placement moves 1075 insts, mean move: 3.04 um, max move: 41.29 um 
[12/04 16:41:43     42s] 	Max move on inst (soc_can_rx_inst_Can_rx_data_Bus_reg[5]): (781.04, 1050.23) --> (810.56, 1062.00)
[12/04 16:41:43     42s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2342.3MB
[12/04 16:41:43     42s] Statistics of distance of Instance movement in refine placement:
[12/04 16:41:43     42s]   maximum (X+Y) =        41.29 um
[12/04 16:41:43     42s]   inst (soc_can_rx_inst_Can_rx_data_Bus_reg[5]) with max move: (781.039, 1050.23) -> (810.56, 1062)
[12/04 16:41:43     42s]   mean    (X+Y) =         3.04 um
[12/04 16:41:43     42s] Summary Report:
[12/04 16:41:43     42s] Instances move: 1075 (out of 1075 movable)
[12/04 16:41:43     42s] Instances flipped: 0
[12/04 16:41:43     42s] Mean displacement: 3.04 um
[12/04 16:41:43     42s] Max displacement: 41.29 um (Instance: soc_can_rx_inst_Can_rx_data_Bus_reg[5]) (781.039, 1050.23) -> (810.56, 1062)
[12/04 16:41:43     42s] 	Length: 45 sites, height: 1 rows, site name: core7T, cell type: DFFQSRX1
[12/04 16:41:43     42s] Total instances moved : 1075
[12/04 16:41:43     42s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.222, REAL:0.174, MEM:2342.3M, EPOCH TIME: 1733355703.595781
[12/04 16:41:43     42s] Total net bbox length = 3.092e+04 (1.593e+04 1.499e+04) (ext = 6.804e+03)
[12/04 16:41:43     42s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2342.3MB
[12/04 16:41:43     42s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2342.3MB) @(0:00:42.4 - 0:00:42.6).
[12/04 16:41:43     42s] *** Finished refinePlace (0:00:42.6 mem=2342.3M) ***
[12/04 16:41:43     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1950468.1
[12/04 16:41:43     42s] OPERPROF: Finished RefinePlace at level 1, CPU:0.228, REAL:0.182, MEM:2342.3M, EPOCH TIME: 1733355703.596328
[12/04 16:41:43     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2342.3M, EPOCH TIME: 1733355703.596365
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1075).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] All LLGs are deleted
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2342.3M, EPOCH TIME: 1733355703.597866
[12/04 16:41:43     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2342.3M, EPOCH TIME: 1733355703.597948
[12/04 16:41:43     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.003, MEM:2326.3M, EPOCH TIME: 1733355703.599810
[12/04 16:41:43     42s] *** End of Placement (cpu=0:00:07.7, real=0:00:06.0, mem=2326.3M) ***
[12/04 16:41:43     42s] Processing tracks to init pin-track alignment.
[12/04 16:41:43     42s] z: 2, totalTracks: 1
[12/04 16:41:43     42s] z: 4, totalTracks: 1
[12/04 16:41:43     42s] z: 6, totalTracks: 1
[12/04 16:41:43     42s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/04 16:41:43     42s] All LLGs are deleted
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2326.3M, EPOCH TIME: 1733355703.601190
[12/04 16:41:43     42s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2326.3M, EPOCH TIME: 1733355703.601256
[12/04 16:41:43     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2326.3M, EPOCH TIME: 1733355703.601479
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2326.3M, EPOCH TIME: 1733355703.601739
[12/04 16:41:43     42s] Max number of tech site patterns supported in site array is 256.
[12/04 16:41:43     42s] Core basic site is core7T
[12/04 16:41:43     42s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2326.3M, EPOCH TIME: 1733355703.602562
[12/04 16:41:43     42s] After signature check, allow fast init is true, keep pre-filter is true.
[12/04 16:41:43     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/04 16:41:43     42s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:2342.3M, EPOCH TIME: 1733355703.605682
[12/04 16:41:43     42s] Fast DP-INIT is on for default
[12/04 16:41:43     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:41:43     42s] Atter site array init, number of instance map data is 0.
[12/04 16:41:43     42s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2342.3M, EPOCH TIME: 1733355703.608764
[12/04 16:41:43     42s] 
[12/04 16:41:43     42s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[12/04 16:41:43     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.010, MEM:2326.3M, EPOCH TIME: 1733355703.611786
[12/04 16:41:43     42s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2326.3M, EPOCH TIME: 1733355703.615780
[12/04 16:41:43     42s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2326.3M, EPOCH TIME: 1733355703.616800
[12/04 16:41:43     42s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.002, MEM:2326.3M, EPOCH TIME: 1733355703.619104
[12/04 16:41:43     42s] default core: bins with density > 0.750 =  0.00 % ( 0 / 672 )
[12/04 16:41:43     42s] Density distribution unevenness ratio = 87.291%
[12/04 16:41:43     42s] Density distribution unevenness ratio (U70) = 0.103%
[12/04 16:41:43     42s] Density distribution unevenness ratio (U80) = 0.000%
[12/04 16:41:43     42s] Density distribution unevenness ratio (U90) = 0.000%
[12/04 16:41:43     42s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.005, REAL:0.003, MEM:2326.3M, EPOCH TIME: 1733355703.619230
[12/04 16:41:43     42s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2326.3M, EPOCH TIME: 1733355703.619264
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] All LLGs are deleted
[12/04 16:41:43     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:43     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2326.3M, EPOCH TIME: 1733355703.620475
[12/04 16:41:43     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2326.3M, EPOCH TIME: 1733355703.620539
[12/04 16:41:43     42s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.001, MEM:2326.3M, EPOCH TIME: 1733355703.620759
[12/04 16:41:43     42s] *** Free Virtual Timing Model ...(mem=2326.3M)
[12/04 16:41:43     42s] Starting IO pin assignment...
[12/04 16:41:43     42s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 16:41:43     42s] Set Using Default Delay Limit as 101.
[12/04 16:41:43     42s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 16:41:43     42s] Set Default Net Delay as 0 ps.
[12/04 16:41:43     42s] Set Default Net Load as 0 pF. 
[12/04 16:41:43     42s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 16:41:43     42s] Effort level <high> specified for reg2reg_tmp.1950468 path_group
[12/04 16:41:43     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/04 16:41:43     42s] AAE DB initialization (MEM=2276.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 16:41:43     42s] #################################################################################
[12/04 16:41:43     42s] # Design Stage: PreRoute
[12/04 16:41:43     42s] # Design Name: bridge_soc_top
[12/04 16:41:43     42s] # Design Mode: 180nm
[12/04 16:41:43     42s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:41:43     42s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:41:43     42s] # Signoff Settings: SI Off 
[12/04 16:41:43     42s] #################################################################################
[12/04 16:41:43     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 2276.7M, InitMEM = 2276.7M)
[12/04 16:41:43     42s] Calculate delays in BcWc mode...
[12/04 16:41:43     42s] Start delay calculation (fullDC) (2 T). (MEM=2276.66)
[12/04 16:41:43     42s] Start AAE Lib Loading. (MEM=2288.18)
[12/04 16:41:43     42s] End AAE Lib Loading. (MEM=2307.26 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 16:41:43     42s] End AAE Lib Interpolated Model. (MEM=2307.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:41:43     43s] Total number of fetched objects 1086
[12/04 16:41:43     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:41:43     43s] End delay calculation. (MEM=2394.65 CPU=0:00:00.1 REAL=0:00:00.0)
[12/04 16:41:43     43s] End delay calculation (fullDC). (MEM=2394.65 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 16:41:43     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2394.6M) ***
[12/04 16:41:44     43s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 16:41:44     43s] Set Using Default Delay Limit as 1000.
[12/04 16:41:44     43s] Set Default Net Delay as 1000 ps.
[12/04 16:41:44     43s] Set Default Net Load as 0.5 pF. 
[12/04 16:41:44     43s] Info: Disable timing driven in postCTS congRepair.
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] Starting congRepair ...
[12/04 16:41:44     43s] User Input Parameters:
[12/04 16:41:44     43s] - Congestion Driven    : On
[12/04 16:41:44     43s] - Timing Driven        : Off
[12/04 16:41:44     43s] - Area-Violation Based : On
[12/04 16:41:44     43s] - Start Rollback Level : -5
[12/04 16:41:44     43s] - Legalized            : On
[12/04 16:41:44     43s] - Window Based         : Off
[12/04 16:41:44     43s] - eDen incr mode       : Off
[12/04 16:41:44     43s] - Small incr mode      : Off
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2369.1M, EPOCH TIME: 1733355704.147745
[12/04 16:41:44     43s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.020, MEM:2369.1M, EPOCH TIME: 1733355704.167458
[12/04 16:41:44     43s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2369.1M, EPOCH TIME: 1733355704.167551
[12/04 16:41:44     43s] Starting Early Global Route congestion estimation: mem = 2369.1M
[12/04 16:41:44     43s] (I)      ==================== Layers =====================
[12/04 16:41:44     43s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:44     43s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/04 16:41:44     43s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:44     43s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[12/04 16:41:44     43s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[12/04 16:41:44     43s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[12/04 16:41:44     43s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[12/04 16:41:44     43s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[12/04 16:41:44     43s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[12/04 16:41:44     43s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[12/04 16:41:44     43s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[12/04 16:41:44     43s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[12/04 16:41:44     43s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[12/04 16:41:44     43s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[12/04 16:41:44     43s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[12/04 16:41:44     43s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:44     43s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[12/04 16:41:44     43s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[12/04 16:41:44     43s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[12/04 16:41:44     43s] (I)      +-----+----+---------+---------+--------+-------+
[12/04 16:41:44     43s] (I)      Started Import and model ( Curr Mem: 2369.13 MB )
[12/04 16:41:44     43s] (I)      Default pattern map key = bridge_soc_top_default.
[12/04 16:41:44     43s] (I)      == Non-default Options ==
[12/04 16:41:44     43s] (I)      Maximum routing layer                              : 4
[12/04 16:41:44     43s] (I)      Number of threads                                  : 2
[12/04 16:41:44     43s] (I)      Use non-blocking free Dbs wires                    : false
[12/04 16:41:44     43s] (I)      Method to set GCell size                           : row
[12/04 16:41:44     43s] (I)      Counted 16465 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:41:44     43s] (I)      Use row-based GCell size
[12/04 16:41:44     43s] (I)      Use row-based GCell align
[12/04 16:41:44     43s] (I)      layer 0 area = 808000
[12/04 16:41:44     43s] (I)      layer 1 area = 808000
[12/04 16:41:44     43s] (I)      layer 2 area = 808000
[12/04 16:41:44     43s] (I)      layer 3 area = 808000
[12/04 16:41:44     43s] (I)      GCell unit size   : 7840
[12/04 16:41:44     43s] (I)      GCell multiplier  : 1
[12/04 16:41:44     43s] (I)      GCell row height  : 7840
[12/04 16:41:44     43s] (I)      Actual row height : 7840
[12/04 16:41:44     43s] (I)      GCell align ref   : 626560 626560
[12/04 16:41:44     43s] [NR-eGR] Track table information for default rule: 
[12/04 16:41:44     43s] [NR-eGR] METAL1 has single uniform track structure
[12/04 16:41:44     43s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:41:44     43s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:41:44     43s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:41:44     43s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:41:44     43s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:41:44     43s] (I)      ============== Default via ===============
[12/04 16:41:44     43s] (I)      +---+------------------+-----------------+
[12/04 16:41:44     43s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:41:44     43s] (I)      +---+------------------+-----------------+
[12/04 16:41:44     43s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:41:44     43s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:41:44     43s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:41:44     43s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:41:44     43s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:41:44     43s] (I)      +---+------------------+-----------------+
[12/04 16:41:44     43s] [NR-eGR] Read 18604 PG shapes
[12/04 16:41:44     43s] [NR-eGR] Read 0 clock shapes
[12/04 16:41:44     43s] [NR-eGR] Read 0 other shapes
[12/04 16:41:44     43s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:41:44     43s] [NR-eGR] #Instance Blockages : 21776
[12/04 16:41:44     43s] [NR-eGR] #PG Blockages       : 18604
[12/04 16:41:44     43s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:41:44     43s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:41:44     43s] [NR-eGR] #Clock Blockages    : 0
[12/04 16:41:44     43s] [NR-eGR] #Other Blockages    : 0
[12/04 16:41:44     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/04 16:41:44     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:41:44     43s] [NR-eGR] Read 1085 nets ( ignored 0 )
[12/04 16:41:44     43s] (I)      early_global_route_priority property id does not exist.
[12/04 16:41:44     43s] (I)      Read Num Blocks=40380  Num Prerouted Wires=0  Num CS=0
[12/04 16:41:44     43s] (I)      Layer 1 (V) : #blockages 26184 : #preroutes 0
[12/04 16:41:44     43s] (I)      Layer 2 (H) : #blockages 7850 : #preroutes 0
[12/04 16:41:44     43s] (I)      Layer 3 (V) : #blockages 6346 : #preroutes 0
[12/04 16:41:44     43s] (I)      Number of ignored nets                =      0
[12/04 16:41:44     43s] (I)      Number of connected nets              =      0
[12/04 16:41:44     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:41:44     43s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/04 16:41:44     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:41:44     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/04 16:41:44     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:41:44     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:41:44     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:41:44     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:41:44     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:41:44     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 16:41:44     43s] (I)      Ndr track 0 does not exist
[12/04 16:41:44     43s] (I)      ---------------------Grid Graph Info--------------------
[12/04 16:41:44     43s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[12/04 16:41:44     43s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[12/04 16:41:44     43s] (I)      Site width          :  1120  (dbu)
[12/04 16:41:44     43s] (I)      Row height          :  7840  (dbu)
[12/04 16:41:44     43s] (I)      GCell row height    :  7840  (dbu)
[12/04 16:41:44     43s] (I)      GCell width         :  7840  (dbu)
[12/04 16:41:44     43s] (I)      GCell height        :  7840  (dbu)
[12/04 16:41:44     43s] (I)      Grid                :   432   392     4
[12/04 16:41:44     43s] (I)      Layer numbers       :     1     2     3     4
[12/04 16:41:44     43s] (I)      Vertical capacity   :     0  7840     0  7840
[12/04 16:41:44     43s] (I)      Horizontal capacity :     0     0  7840     0
[12/04 16:41:44     43s] (I)      Default wire width  :   460   560   560   560
[12/04 16:41:44     43s] (I)      Default wire space  :   460   560   560   560
[12/04 16:41:44     43s] (I)      Default wire pitch  :   920  1120  1120  1120
[12/04 16:41:44     43s] (I)      Default pitch size  :   920  1120  1120  1120
[12/04 16:41:44     43s] (I)      First track coord   :  1040  1040  1040  1040
[12/04 16:41:44     43s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[12/04 16:41:44     43s] (I)      Total num of tracks :  2743  3029  2743  3029
[12/04 16:41:44     43s] (I)      Num of masks        :     1     1     1     1
[12/04 16:41:44     43s] (I)      Num of trim masks   :     0     0     0     0
[12/04 16:41:44     43s] (I)      --------------------------------------------------------
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] [NR-eGR] ============ Routing rule table ============
[12/04 16:41:44     43s] [NR-eGR] Rule id: 0  Nets: 1078
[12/04 16:41:44     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/04 16:41:44     43s] (I)                    Layer     2     3     4 
[12/04 16:41:44     43s] (I)                    Pitch  1120  1120  1120 
[12/04 16:41:44     43s] (I)             #Used tracks     1     1     1 
[12/04 16:41:44     43s] (I)       #Fully used tracks     1     1     1 
[12/04 16:41:44     43s] [NR-eGR] ========================================
[12/04 16:41:44     43s] [NR-eGR] 
[12/04 16:41:44     43s] (I)      =============== Blocked Tracks ===============
[12/04 16:41:44     43s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:44     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/04 16:41:44     43s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:44     43s] (I)      |     1 |       0 |        0 |         0.00% |
[12/04 16:41:44     43s] (I)      |     2 | 1187368 |   603727 |        50.85% |
[12/04 16:41:44     43s] (I)      |     3 | 1184976 |   416161 |        35.12% |
[12/04 16:41:44     43s] (I)      |     4 | 1187368 |   576979 |        48.59% |
[12/04 16:41:44     43s] (I)      +-------+---------+----------+---------------+
[12/04 16:41:44     43s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2369.13 MB )
[12/04 16:41:44     43s] (I)      Reset routing kernel
[12/04 16:41:44     43s] (I)      Started Global Routing ( Curr Mem: 2369.13 MB )
[12/04 16:41:44     43s] (I)      totalPins=3766  totalGlobalPin=3705 (98.38%)
[12/04 16:41:44     43s] (I)      total 2D Cap : 2056663 = (776087 H, 1280576 V)
[12/04 16:41:44     43s] [NR-eGR] Layer group 1: route 1078 net(s) in layer range [2, 4]
[12/04 16:41:44     43s] (I)      
[12/04 16:41:44     43s] (I)      ============  Phase 1a Route ============
[12/04 16:41:44     43s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 16:41:44     43s] (I)      Usage: 10473 = (5215 H, 5258 V) = (0.67% H, 0.41% V) = (2.044e+04um H, 2.061e+04um V)
[12/04 16:41:44     43s] (I)      
[12/04 16:41:44     43s] (I)      ============  Phase 1b Route ============
[12/04 16:41:44     43s] (I)      Usage: 10475 = (5216 H, 5259 V) = (0.67% H, 0.41% V) = (2.045e+04um H, 2.062e+04um V)
[12/04 16:41:44     43s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.106200e+04um
[12/04 16:41:44     43s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 16:41:44     43s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/04 16:41:44     43s] (I)      
[12/04 16:41:44     43s] (I)      ============  Phase 1c Route ============
[12/04 16:41:44     43s] (I)      Level2 Grid: 87 x 79
[12/04 16:41:44     43s] (I)      Usage: 10475 = (5216 H, 5259 V) = (0.67% H, 0.41% V) = (2.045e+04um H, 2.062e+04um V)
[12/04 16:41:44     43s] (I)      
[12/04 16:41:44     43s] (I)      ============  Phase 1d Route ============
[12/04 16:41:44     43s] (I)      Usage: 10475 = (5216 H, 5259 V) = (0.67% H, 0.41% V) = (2.045e+04um H, 2.062e+04um V)
[12/04 16:41:44     43s] (I)      
[12/04 16:41:44     43s] (I)      ============  Phase 1e Route ============
[12/04 16:41:44     43s] (I)      Usage: 10475 = (5216 H, 5259 V) = (0.67% H, 0.41% V) = (2.045e+04um H, 2.062e+04um V)
[12/04 16:41:44     43s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.106200e+04um
[12/04 16:41:44     43s] (I)      
[12/04 16:41:44     43s] (I)      ============  Phase 1l Route ============
[12/04 16:41:44     43s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/04 16:41:44     43s] (I)      Layer  2:     631283      2924       633      502341      680043    (42.49%) 
[12/04 16:41:44     43s] (I)      Layer  3:     780347      6304         2      360549      822115    (30.49%) 
[12/04 16:41:44     43s] (I)      Layer  4:     657744      3831         0      485163      697221    (41.03%) 
[12/04 16:41:44     43s] (I)      Total:       2069374     13059       635     1348053     2199379    (38.00%) 
[12/04 16:41:44     43s] (I)      
[12/04 16:41:44     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 16:41:44     43s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/04 16:41:44     43s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/04 16:41:44     43s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/04 16:41:44     43s] [NR-eGR] --------------------------------------------------------------------------------
[12/04 16:41:44     43s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:41:44     43s] [NR-eGR]  METAL2 ( 2)       289( 0.30%)        61( 0.06%)         3( 0.00%)   ( 0.36%) 
[12/04 16:41:44     43s] [NR-eGR]  METAL3 ( 3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:41:44     43s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:41:44     43s] [NR-eGR] --------------------------------------------------------------------------------
[12/04 16:41:44     43s] [NR-eGR]        Total       291( 0.09%)        61( 0.02%)         3( 0.00%)   ( 0.11%) 
[12/04 16:41:44     43s] [NR-eGR] 
[12/04 16:41:44     43s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2385.13 MB )
[12/04 16:41:44     43s] (I)      total 2D Cap : 2074471 = (781277 H, 1293194 V)
[12/04 16:41:44     43s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:41:44     43s] Early Global Route congestion estimation runtime: 0.14 seconds, mem = 2385.1M
[12/04 16:41:44     43s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.144, REAL:0.139, MEM:2385.1M, EPOCH TIME: 1733355704.306842
[12/04 16:41:44     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:2385.1M, EPOCH TIME: 1733355704.306882
[12/04 16:41:44     43s] [hotspot] +------------+---------------+---------------+
[12/04 16:41:44     43s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 16:41:44     43s] [hotspot] +------------+---------------+---------------+
[12/04 16:41:44     43s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 16:41:44     43s] [hotspot] +------------+---------------+---------------+
[12/04 16:41:44     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 16:41:44     43s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 16:41:44     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.007, MEM:2401.1M, EPOCH TIME: 1733355704.313506
[12/04 16:41:44     43s] Skipped repairing congestion.
[12/04 16:41:44     43s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2401.1M, EPOCH TIME: 1733355704.314707
[12/04 16:41:44     43s] Starting Early Global Route wiring: mem = 2401.1M
[12/04 16:41:44     43s] (I)      ============= Track Assignment ============
[12/04 16:41:44     43s] (I)      Started Track Assignment (2T) ( Curr Mem: 2401.13 MB )
[12/04 16:41:44     43s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/04 16:41:44     43s] (I)      Run Multi-thread track assignment
[12/04 16:41:44     43s] (I)      Finished Track Assignment (2T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2401.13 MB )
[12/04 16:41:44     43s] (I)      Started Export ( Curr Mem: 2401.13 MB )
[12/04 16:41:44     43s] [NR-eGR]                 Length (um)   Vias 
[12/04 16:41:44     43s] [NR-eGR] -----------------------------------
[12/04 16:41:44     43s] [NR-eGR]  METAL1  (1H)             0   2858 
[12/04 16:41:44     43s] [NR-eGR]  METAL2  (2V)          6564   4259 
[12/04 16:41:44     43s] [NR-eGR]  METAL3  (3H)         21147   2922 
[12/04 16:41:44     43s] [NR-eGR]  METAL4  (4V)         15181      1 
[12/04 16:41:44     43s] [NR-eGR]  METAL5  (5H)             0      1 
[12/04 16:41:44     43s] [NR-eGR]  METAL6  (6V)             0      0 
[12/04 16:41:44     43s] [NR-eGR] -----------------------------------
[12/04 16:41:44     43s] [NR-eGR]          Total        42892  10041 
[12/04 16:41:44     43s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:41:44     43s] [NR-eGR] Total half perimeter of net bounding box: 31040um
[12/04 16:41:44     43s] [NR-eGR] Total length: 42892um, number of vias: 10041
[12/04 16:41:44     43s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:41:44     43s] [NR-eGR] Total eGR-routed clock nets wire length: 4716um, number of vias: 712
[12/04 16:41:44     43s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:41:44     43s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2401.13 MB )
[12/04 16:41:44     43s] Early Global Route wiring runtime: 0.04 seconds, mem = 2326.1M
[12/04 16:41:44     43s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.048, REAL:0.038, MEM:2326.1M, EPOCH TIME: 1733355704.352360
[12/04 16:41:44     43s] Tdgp not successfully inited but do clear! skip clearing
[12/04 16:41:44     43s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[12/04 16:41:44     43s] *** Finishing placeDesign default flow ***
[12/04 16:41:44     43s] **placeDesign ... cpu = 0: 0:10, real = 0: 0: 9, mem = 2314.1M **
[12/04 16:41:44     43s] Tdgp not successfully inited but do clear! skip clearing
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:41:44     43s] Severity  ID               Count  Summary                                  
[12/04 16:41:44     43s] WARNING   IMPDB-2078           6  Output pin %s of instance %s is connecte...
[12/04 16:41:44     43s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 16:41:44     43s] WARNING   IMPDC-348           15  The output pin %s is connected to power/...
[12/04 16:41:44     43s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 16:41:44     43s] *** Message Summary: 24 warning(s), 0 error(s)
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] *** placeDesign #1 [finish] : cpu/real = 0:00:10.1/0:00:09.0 (1.1), totSession cpu/real = 0:00:43.5/0:02:15.9 (0.3), mem = 2314.1M
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] =============================================================================================
[12/04 16:41:44     43s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[12/04 16:41:44     43s] =============================================================================================
[12/04 16:41:44     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:41:44     43s] ---------------------------------------------------------------------------------------------
[12/04 16:41:44     43s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:41:44     43s] [ TimingUpdate           ]     12   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.4    1.3
[12/04 16:41:44     43s] [ FullDelayCalc          ]      7   0:00:01.1  (  11.7 % )     0:00:01.1 /  0:00:01.1    1.1
[12/04 16:41:44     43s] [ MISC                   ]          0:00:07.6  (  85.1 % )     0:00:07.6 /  0:00:08.6    1.1
[12/04 16:41:44     43s] ---------------------------------------------------------------------------------------------
[12/04 16:41:44     43s]  placeDesign #1 TOTAL               0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:10.1    1.1
[12/04 16:41:44     43s] ---------------------------------------------------------------------------------------------
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] <CMD> setDrawView place
[12/04 16:41:44     43s] <CMD> checkPlace ./RPT/place.rpt
[12/04 16:41:44     43s] OPERPROF: Starting checkPlace at level 1, MEM:2314.1M, EPOCH TIME: 1733355704.434640
[12/04 16:41:44     43s] Processing tracks to init pin-track alignment.
[12/04 16:41:44     43s] z: 2, totalTracks: 1
[12/04 16:41:44     43s] z: 4, totalTracks: 1
[12/04 16:41:44     43s] z: 6, totalTracks: 1
[12/04 16:41:44     43s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/04 16:41:44     43s] All LLGs are deleted
[12/04 16:41:44     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:44     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:44     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2314.1M, EPOCH TIME: 1733355704.436544
[12/04 16:41:44     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2314.1M, EPOCH TIME: 1733355704.436619
[12/04 16:41:44     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2314.1M, EPOCH TIME: 1733355704.436695
[12/04 16:41:44     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:44     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:44     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2314.1M, EPOCH TIME: 1733355704.437136
[12/04 16:41:44     43s] Max number of tech site patterns supported in site array is 256.
[12/04 16:41:44     43s] Core basic site is core7T
[12/04 16:41:44     43s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2314.1M, EPOCH TIME: 1733355704.437983
[12/04 16:41:44     43s] After signature check, allow fast init is false, keep pre-filter is true.
[12/04 16:41:44     43s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/04 16:41:44     43s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.003, MEM:2330.1M, EPOCH TIME: 1733355704.440923
[12/04 16:41:44     43s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[12/04 16:41:44     43s] SiteArray: use 2,375,680 bytes
[12/04 16:41:44     43s] SiteArray: current memory after site array memory allocation 2330.1M
[12/04 16:41:44     43s] SiteArray: FP blocked sites are writable
[12/04 16:41:44     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:41:44     43s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2314.1M, EPOCH TIME: 1733355704.445275
[12/04 16:41:44     43s] Process 11687 wires and vias for routing blockage analysis
[12/04 16:41:44     43s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.017, REAL:0.009, MEM:2330.1M, EPOCH TIME: 1733355704.454523
[12/04 16:41:44     43s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[12/04 16:41:44     43s] Atter site array init, number of instance map data is 0.
[12/04 16:41:44     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.042, REAL:0.024, MEM:2330.1M, EPOCH TIME: 1733355704.461393
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[12/04 16:41:44     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.027, MEM:2314.1M, EPOCH TIME: 1733355704.463566
[12/04 16:41:44     43s] Begin checking placement ... (start mem=2314.1M, init mem=2314.1M)
[12/04 16:41:44     43s] Begin checking exclusive groups violation ...
[12/04 16:41:44     43s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 16:41:44     43s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] Running CheckPlace using 2 threads!...
[12/04 16:41:44     43s] 
[12/04 16:41:44     43s] ...checkPlace MT is done!
[12/04 16:41:44     43s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2314.1M, EPOCH TIME: 1733355704.490748
[12/04 16:41:44     43s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2314.1M, EPOCH TIME: 1733355704.491470
[12/04 16:41:44     43s] *info: Placed = 1075          
[12/04 16:41:44     43s] *info: Unplaced = 0           
[12/04 16:41:44     43s] Placement Density:4.17%(40585/973246)
[12/04 16:41:44     43s] Placement Density (including fixed std cells):4.17%(40585/973246)
[12/04 16:41:44     43s] All LLGs are deleted
[12/04 16:41:44     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1075).
[12/04 16:41:44     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:44     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2314.1M, EPOCH TIME: 1733355704.494187
[12/04 16:41:44     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2314.1M, EPOCH TIME: 1733355704.494258
[12/04 16:41:44     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:44     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/04 16:41:44     43s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2314.1M)
[12/04 16:41:44     43s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.060, MEM:2314.1M, EPOCH TIME: 1733355704.494513
[12/04 16:41:44     43s] <CMD> saveDesign DBS/bridge_soc_top-placed.enc
[12/04 16:41:44     43s] #% Begin save design ... (date=12/04 16:41:44, mem=1982.0M)
[12/04 16:41:44     43s] % Begin Save ccopt configuration ... (date=12/04 16:41:44, mem=1982.0M)
[12/04 16:41:44     43s] % End Save ccopt configuration ... (date=12/04 16:41:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1982.1M, current mem=1982.1M)
[12/04 16:41:44     43s] % Begin Save netlist data ... (date=12/04 16:41:44, mem=1982.1M)
[12/04 16:41:44     43s] Writing Binary DB to DBS/bridge_soc_top-placed.enc.dat/vbin/bridge_soc_top.v.bin in multi-threaded mode...
[12/04 16:41:44     43s] % End Save netlist data ... (date=12/04 16:41:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1982.2M, current mem=1982.2M)
[12/04 16:41:44     43s] Saving symbol-table file ...
[12/04 16:41:44     43s] Saving congestion map file DBS/bridge_soc_top-placed.enc.dat/bridge_soc_top.route.congmap.gz ...
[12/04 16:41:45     43s] % Begin Save AAE data ... (date=12/04 16:41:45, mem=1982.3M)
[12/04 16:41:45     43s] Saving AAE Data ...
[12/04 16:41:45     43s] % End Save AAE data ... (date=12/04 16:41:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1982.3M, current mem=1982.3M)
[12/04 16:41:45     43s] Saving preference file DBS/bridge_soc_top-placed.enc.dat/gui.pref.tcl ...
[12/04 16:41:45     43s] Saving mode setting ...
[12/04 16:41:45     43s] Saving global file ...
[12/04 16:41:45     43s] % Begin Save floorplan data ... (date=12/04 16:41:45, mem=1982.7M)
[12/04 16:41:45     43s] Saving floorplan file ...
[12/04 16:41:46     43s] % End Save floorplan data ... (date=12/04 16:41:46, total cpu=0:00:00.0, real=0:00:01.0, peak res=1982.7M, current mem=1982.7M)
[12/04 16:41:46     43s] Saving PG file DBS/bridge_soc_top-placed.enc.dat/bridge_soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Dec  4 16:41:46 2024)
[12/04 16:41:46     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2314.7M) ***
[12/04 16:41:46     43s] Saving Drc markers ...
[12/04 16:41:46     43s] ... No Drc file written since there is no markers found.
[12/04 16:41:46     43s] % Begin Save placement data ... (date=12/04 16:41:46, mem=1982.7M)
[12/04 16:41:46     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 16:41:46     43s] Save Adaptive View Pruning View Names to Binary file
[12/04 16:41:46     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2317.7M) ***
[12/04 16:41:46     43s] % End Save placement data ... (date=12/04 16:41:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1982.7M, current mem=1982.7M)
[12/04 16:41:46     43s] % Begin Save routing data ... (date=12/04 16:41:46, mem=1982.7M)
[12/04 16:41:46     44s] Saving route file ...
[12/04 16:41:46     44s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2314.7M) ***
[12/04 16:41:46     44s] % End Save routing data ... (date=12/04 16:41:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1982.9M, current mem=1982.9M)
[12/04 16:41:46     44s] Saving property file DBS/bridge_soc_top-placed.enc.dat/bridge_soc_top.prop
[12/04 16:41:46     44s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2317.7M) ***
[12/04 16:41:46     44s] % Begin Save power constraints data ... (date=12/04 16:41:46, mem=1982.9M)
[12/04 16:41:46     44s] % End Save power constraints data ... (date=12/04 16:41:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1982.9M, current mem=1982.9M)
[12/04 16:41:47     44s] Generated self-contained design bridge_soc_top-placed.enc.dat
[12/04 16:41:47     44s] #% End save design ... (date=12/04 16:41:47, total cpu=0:00:00.6, real=0:00:03.0, peak res=1983.1M, current mem=1983.1M)
[12/04 16:41:47     44s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 16:41:47     44s] 
[12/04 16:41:51     44s] <CMD> zoomBox -667.89400 78.63400 2303.75350 1515.31750
[12/04 16:41:51     44s] <CMD> zoomBox -303.92550 323.59400 1843.09000 1361.59800
[12/04 16:41:51     44s] <CMD> zoomBox -162.16850 418.87350 1662.79500 1301.17700
[12/04 16:41:52     44s] <CMD> zoomBox 142.69200 622.40250 1263.44850 1164.24750
[12/04 16:41:52     45s] <CMD> zoomBox 372.66950 757.33900 957.71150 1040.18550
[12/04 16:41:53     45s] <CMD> zoomBox 494.05900 824.04750 799.45450 971.69500
[12/04 16:41:53     45s] <CMD> zoomBox 545.29200 851.82550 732.84400 942.50000
[12/04 16:41:53     45s] <CMD> zoomBox 557.52250 858.45700 716.94200 935.53050
[12/04 16:41:54     46s] <CMD> zoomBox 576.75550 868.88450 691.93700 924.57050
[12/04 16:41:55     46s] <CMD> zoomBox 567.91850 864.09300 703.42600 929.60600
[12/04 16:41:55     46s] <CMD> zoomBox 557.52200 858.45650 716.94250 935.53050
[12/04 16:41:56     47s] <CMD> zoomBox 530.90100 844.04300 751.55300 950.72000
[12/04 16:41:56     47s] <CMD> zoomBox 470.62400 811.44500 829.92100 985.15200
[12/04 16:41:57     47s] <CMD> zoomBox 410.62700 778.99850 907.92500 1019.42400
[12/04 16:41:57     47s] <CMD> zoomBox 372.52600 758.41750 957.58250 1041.27100
[12/04 16:41:57     48s] <CMD> zoomBox 274.96700 705.71900 1084.73400 1097.21200
[12/04 16:41:57     48s] <CMD> zoomBox 212.92600 672.20650 1165.59350 1132.78650
[12/04 16:41:58     48s] <CMD> zoomBox 54.06650 586.39600 1372.63850 1223.87750
[12/04 16:41:58     48s] <CMD> zoomBox -46.95700 531.82650 1504.30450 1281.80500
[12/04 16:41:58     48s] <CMD> zoomBox -158.40050 471.90700 1666.61400 1354.23500
[12/04 16:42:23     51s] <CMD> zoomBox -275.95400 390.76200 1871.12200 1428.79500
[12/04 16:42:23     51s] <CMD> zoomBox -414.25250 295.29750 2111.71950 1516.51300
[12/04 16:42:23     51s] <CMD> zoomBox -576.95600 182.98650 2394.77550 1619.71050
[12/04 16:42:24     51s] <CMD> zoomBox -768.37200 50.85600 2727.78250 1741.11950
[12/04 16:42:31     53s] <CMD> zoomBox -555.51250 200.01550 2416.21900 1636.73950
[12/04 16:42:32     53s] <CMD> zoomBox -88.68950 525.48150 1736.32550 1407.81000
[12/04 16:42:32     53s] <CMD> zoomBox 22.75300 603.17900 1574.01650 1353.15850
[12/04 16:42:33     53s] <CMD> zoomBox 270.03700 773.07400 1222.70700 1233.65550
[12/04 16:42:34     53s] <CMD> zoomBox -223.57800 434.45900 1923.50100 1472.49350
[12/04 16:42:35     53s] <CMD> zoomBox -381.01450 328.05800 2144.96050 1549.27500
[12/04 16:42:35     53s] <CMD> zoomBox -566.23450 202.88050 2405.50100 1639.60650
[12/04 16:42:44     54s] <CMD> zoomBox -363.59200 354.32600 2162.38350 1575.54350
[12/04 16:57:09    150s] <CMD> zoomBox -2224.14450 -506.44150 3468.76900 2245.87500
[12/04 16:57:10    150s] <CMD> zoomBox -1722.46300 -274.34300 3116.51350 2065.12600
[12/04 16:57:11    150s] <CMD> zoomBox -1296.03400 -77.05950 2817.09650 1911.48950
[12/04 20:37:11   1667s] <CMD> zoomBox -7093.82050 -2256.18150 8000.76350 5041.50050
[12/04 20:37:12   1667s] <CMD> zoomBox -2130.10100 -390.54700 3562.81450 2361.77050
[12/04 20:37:13   1667s] <CMD> zoomBox -693.42350 149.43450 2278.31400 1586.16150
[12/04 20:37:14   1668s] <CMD> zoomBox 56.53100 431.30750 1607.79650 1181.28800
[12/04 20:37:16   1668s] <CMD> zoomBox 424.88650 744.46750 1009.94550 1027.32200
[12/04 20:37:17   1668s] <CMD> zoomBox 596.27100 890.17150 731.78250 955.68650
[12/04 20:37:18   1669s] <CMD> zoomBox 621.70450 904.11550 692.44350 938.31500
[12/04 20:37:20   1669s] <CMD> zoomBox 639.56900 914.14800 670.95700 929.32300
[12/04 20:37:22   1669s] <CMD> zoomBox 643.57450 916.45650 662.85100 925.77600
[12/04 20:37:23   1669s] <CMD> zoomBox 648.21200 919.12900 653.46600 921.66900
[12/04 20:37:25   1669s] <CMD> zoomBox 647.77500 918.67350 655.04750 922.18950
[12/04 20:37:26   1670s] <CMD> zoomBox 645.17450 915.96400 664.45850 925.28700
[12/04 20:37:27   1670s] <CMD> zoomBox 636.32550 906.74750 696.48250 935.83100
[12/04 20:37:28   1670s] <CMD> zoomBox 608.72300 877.99650 796.37950 968.72150
[12/04 20:37:29   1670s] <CMD> zoomBox 560.41150 794.05150 1145.78650 1077.05900
[12/04 20:37:30   1670s] <CMD> zoomBox 395.35800 619.73000 1714.64650 1257.55800
[12/04 20:37:31   1671s] <CMD> zoomBox -94.63500 102.22350 3403.41800 1793.40500
[12/04 20:37:34   1671s] <CMD> gui_select -rect {1966.75500 1410.57550 2496.82650 1479.98950}
[12/04 20:38:13   1675s] <CMD> gui_select -next -point {542.713 112.741}
[12/04 20:38:13   1675s] <CMD> gui_select -next -point {542.713 112.741}
[12/04 20:38:16   1676s] <CMD> gui_select -rect {1813.20250 640.70900 2408.48150 874.19300}
[12/04 20:38:19   1677s] <CMD> gui_select -append -rect {2408.48150 874.19300 2654.58600 1034.05600}
[12/04 20:41:58   1701s] <CMD> zoomBox 211.41800 200.03400 3184.76350 1637.53850
[12/04 20:41:59   1701s] <CMD> zoomBox -1376.66000 -307.49600 4319.33800 2446.31200
[12/04 20:42:00   1701s] <CMD> zoomBox -526.82450 325.58550 2971.23100 2016.76800
[12/04 20:42:00   1701s] <CMD> zoomBox -152.08200 579.23150 2375.26250 1801.11050
[12/04 20:42:01   1701s] <CMD> zoomBox 347.28100 843.74000 1666.57050 1481.56850
[12/04 20:42:02   1701s] <CMD> zoomBox 557.58650 954.86200 1367.79550 1346.56850
[12/04 20:42:03   1701s] <CMD> zoomBox 635.46000 1005.15500 1220.83600 1288.16300
[12/04 20:42:03   1701s] <CMD> zoomBox 713.42500 1055.95450 1072.91950 1229.75700
[12/04 20:42:04   1702s] <CMD> zoomBox 744.37850 1075.33000 1004.11350 1200.90250
[12/04 20:42:05   1702s] <CMD> zoomBox 766.74150 1089.32900 954.40100 1180.05550
[12/04 20:42:07   1702s] <CMD> zoomBox 775.25550 1095.08400 934.76600 1172.20150
[12/04 20:42:08   1702s] <CMD> zoomBox 782.49250 1099.97550 918.07650 1165.52550
[12/04 20:42:08   1702s] <CMD> zoomBox 793.87250 1107.66750 891.83200 1155.02750
[12/04 20:42:09   1703s] <CMD> zoomBox 808.03400 1117.24000 859.17050 1141.96250
[12/04 20:42:10   1703s] <CMD> zoomBox 810.35350 1118.80800 853.82000 1139.82250
[12/04 20:42:11   1703s] <CMD> zoomBox 808.03350 1117.23950 859.17050 1141.96250
[12/04 20:42:12   1703s] <CMD> zoomBox 802.09250 1113.22400 872.87050 1147.44250
[12/04 20:42:12   1703s] <CMD> zoomBox 798.31450 1110.67000 881.58300 1150.92750
[12/04 20:42:15   1703s] <CMD> zoomBox 775.14500 1095.43900 934.66350 1172.56050
[12/04 20:42:16   1703s] <CMD> zoomBox 744.64700 1075.79050 1004.39800 1201.37050
[12/04 20:42:16   1704s] <CMD> zoomBox 672.41900 1029.59300 1170.02100 1270.16550
[12/04 20:42:17   1704s] <CMD> zoomBox 585.37000 957.80550 1395.63250 1349.53800
[12/04 20:42:19   1704s] <CMD> pan -126.68000 296.91500
[12/04 20:42:19   1705s] <CMD> zoomBox 396.52500 835.94100 1349.77500 1296.80250
[12/04 20:42:19   1705s] <CMD> zoomBox 323.39000 781.41850 1444.86050 1323.60850
[12/04 20:42:21   1705s] <CMD> pan 18.88250 711.59000
[12/04 20:42:22   1706s] <CMD> zoomBox 482.25100 1113.01550 1292.51350 1504.74800
[12/04 20:42:23   1706s] <CMD> zoomBox 683.90700 1231.19050 1043.42450 1405.00400
[12/04 20:42:24   1706s] <CMD> zoomBox 830.69850 1317.21250 862.10500 1332.39650
[12/04 20:42:25   1706s] <CMD> zoomBox -1690.37100 -178.34150 4006.52700 2575.90150
[12/04 20:42:25   1706s] <CMD> zoomBox -2137.72450 -443.73050 4564.50900 2796.55550
[12/04 20:42:26   1706s] <CMD> zoomBox -4868.62350 -2063.81800 7970.75150 4143.55250
[12/04 20:42:27   1706s] <CMD> zoomBox 28.88150 513.08600 1348.38100 1151.01600
[12/04 20:42:30   1707s] <CMD> zoomBox 123.85700 542.84000 1245.43150 1085.08050
[12/04 20:42:30   1707s] <CMD> zoomBox 204.58600 568.13100 1157.92450 1029.03550
[12/04 20:42:31   1707s] <CMD> zoomBox -213.26000 436.20850 1613.03850 1319.15750
[12/04 20:42:31   1707s] <CMD> zoomBox -545.83050 326.08500 1981.91800 1548.15950
[12/04 20:42:32   1707s] <CMD> zoomBox -756.12600 253.12550 2217.69600 1690.86000
[12/04 20:42:32   1707s] <CMD> zoomBox -1294.59900 66.30850 2821.41750 2056.25250
[12/04 20:42:34   1708s] <CMD> pan 175.72900 1167.85300
[12/04 20:42:35   1708s] <CMD> panCenter -1118.87000 1863.19800
[12/04 20:42:35   1708s] <CMD> zoomBox -2395.63850 1176.71050 132.11100 2398.78550
[12/04 20:42:36   1708s] <CMD> zoomBox -2876.10950 985.80600 622.50600 2677.25950
[12/04 20:42:36   1708s] <CMD> zoomBox -3271.12900 876.65600 844.89000 2866.60150
[12/04 20:42:37   1709s] <CMD> pan 2012.22100 3479.51950
[12/04 20:42:39   1709s] <CMD> pan -148.50350 957.43700
[12/04 20:42:40   1709s] <CMD> zoomBox -807.12400 79.03150 2166.70050 1516.76750
[12/04 20:42:40   1710s] <CMD> zoomBox -98.52750 484.18800 1453.82900 1234.69600
[12/04 20:42:41   1710s] <CMD> zoomBox 213.05300 678.17900 1166.39400 1139.08450
[12/04 20:42:42   1711s] <CMD> pan 29.81000 639.39900
[12/04 20:42:44   1712s] <CMD> zoomBox 158.69400 798.83450 1280.27200 1341.07650
[12/04 20:42:44   1712s] <CMD> zoomBox 314.40550 898.02600 1124.74650 1289.79650
[12/04 20:42:45   1712s] <CMD> zoomBox 470.84400 997.68050 968.49550 1238.27700
[12/04 20:42:47   1712s] <CMD> zoomBox 589.85150 1073.49150 849.63000 1199.08500
[12/04 20:42:48   1713s] <CMD> zoomBox 470.84050 997.67950 968.49750 1238.27850
[12/04 20:42:48   1713s] <CMD> zoomBox 158.68300 798.82900 1280.27850 1341.07950
[12/04 20:42:49   1713s] <CMD> zoomBox -544.83900 350.67150 1982.95500 1572.76800
[12/04 20:42:50   1713s] <CMD> zoomBox -710.07450 163.70900 2263.80100 1601.46950
[12/04 20:42:50   1714s] <CMD> zoomBox -904.46900 -56.24700 2594.20800 1635.23600
[12/04 20:42:51   1714s] <CMD> zoomBox -1133.16800 -315.01850 2982.92250 1674.96150
[12/04 20:42:51   1714s] <CMD> zoomBox -1718.76450 -977.61750 3978.24650 1776.68000
[12/04 20:42:56   1714s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 20:42:56 2024
  Total CPU time:     0:28:45
  Total real time:    4:03:31
  Peak memory (main): 2252.92MB

[12/04 20:42:56   1714s] 
[12/04 20:42:56   1714s] *** Memory Usage v#1 (Current mem = 2826.773M, initial mem = 483.887M) ***
[12/04 20:42:56   1714s] 
[12/04 20:42:56   1714s] *** Summary of all messages that are not suppressed in this session:
[12/04 20:42:56   1714s] Severity  ID               Count  Summary                                  
[12/04 20:42:56   1714s] WARNING   IMPLF-58            58  MACRO '%s' has been found in the databas...
[12/04 20:42:56   1714s] WARNING   IMPLF-61             2  %d duplicated MACRO definitions have bee...
[12/04 20:42:56   1714s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 20:42:56   1714s] WARNING   IMPLF-201          138  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 20:42:56   1714s] WARNING   IMPFP-53            12  Failed to find instance '%s'.            
[12/04 20:42:56   1714s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[12/04 20:42:56   1714s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[12/04 20:42:56   1714s] WARNING   IMPFP-4026           8  Adjusting core to '%s' to %f due to trac...
[12/04 20:42:56   1714s] ERROR     IMPSYC-6148          1  Command %s cannot proceed; design is not...
[12/04 20:42:56   1714s] WARNING   IMPSYC-6379          1  freeDesign cannot completely reset all d...
[12/04 20:42:56   1714s] WARNING   IMPVL-159            8  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 20:42:56   1714s] WARNING   IMPDB-2078           6  Output pin %s of instance %s is connecte...
[12/04 20:42:56   1714s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 20:42:56   1714s] WARNING   IMPDC-348           15  The output pin %s is connected to power/...
[12/04 20:42:56   1714s] WARNING   IMPPP-531           46  ViaGen Warning: Due to %s rule violation...
[12/04 20:42:56   1714s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/04 20:42:56   1714s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/04 20:42:56   1714s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 20:42:56   1714s] ERROR     IMPTCM-3             1  "%s" is not a valid %s value for the %dt...
[12/04 20:42:56   1714s] ERROR     IMPTCM-161           1  Object for command "%s" is not a list, "...
[12/04 20:42:56   1714s] WARNING   TA-976               2  Path groups asserted by the group_path c...
[12/04 20:42:56   1714s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[12/04 20:42:56   1714s] WARNING   TECHLIB-302         16  No function defined for cell '%s'. The c...
[12/04 20:42:56   1714s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[12/04 20:42:56   1714s] *** Message Summary: 349 warning(s), 3 error(s)
[12/04 20:42:56   1714s] 
[12/04 20:42:56   1714s] --- Ending "Innovus" (totcpu=0:28:35, real=4:03:30, mem=2826.8M) ---
