#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 28 21:19:29 2023
# Process ID: 10064
# Current directory: D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1
# Command line: vivado.exe -log pipelinedcpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipelinedcpu.tcl
# Log file: D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/pipelinedcpu.vds
# Journal file: D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipelinedcpu.tcl -notrace
Command: synth_design -top pipelinedcpu -part xc7a100tfgg484-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 342.262 ; gain = 99.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipelinedcpu' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipelinedcpu.v:21]
	Parameter period bound to: 100000 - type: integer 
	Parameter period2 bound to: 20000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FSM2' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/FSM2.v:23]
	Parameter period bound to: 10000000 - type: integer 
	Parameter period2 bound to: 60 - type: integer 
WARNING: [Synth 8-5788] Register cnt_reg in module FSM2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/FSM2.v:52]
INFO: [Synth 8-256] done synthesizing module 'FSM2' (1#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/FSM2.v:23]
INFO: [Synth 8-638] synthesizing module 'pipepc' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipepc.v:22]
INFO: [Synth 8-638] synthesizing module 'dffe32' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/dffe32.v:23]
INFO: [Synth 8-256] done synthesizing module 'dffe32' (2#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/dffe32.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipepc' (3#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipepc.v:22]
INFO: [Synth 8-638] synthesizing module 'pipeif' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeif.v:22]
INFO: [Synth 8-638] synthesizing module 'mux4x32' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/mux4x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux4x32' (4#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/mux4x32.v:23]
INFO: [Synth 8-638] synthesizing module 'pipeimem' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeimem.v:22]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/realtime/ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ROM' (5#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/realtime/ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pipeimem' (6#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeimem.v:22]
INFO: [Synth 8-256] done synthesizing module 'pipeif' (7#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeif.v:22]
INFO: [Synth 8-638] synthesizing module 'pipeir' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeir.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (32) of module 'dffe32' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeir.v:30]
WARNING: [Synth 8-689] width (1) of port connection 'q' does not match port width (32) of module 'dffe32' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeir.v:30]
INFO: [Synth 8-256] done synthesizing module 'pipeir' (8#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeir.v:22]
INFO: [Synth 8-638] synthesizing module 'pipeid' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeid.v:22]
INFO: [Synth 8-638] synthesizing module 'pipeidcu' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeidcu.v:22]
INFO: [Synth 8-256] done synthesizing module 'pipeidcu' (9#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeidcu.v:22]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2x5' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/mux2x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x5' (11#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/mux2x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeid' (12#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeid.v:22]
INFO: [Synth 8-638] synthesizing module 'pipedereg' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipedereg.v:22]
INFO: [Synth 8-256] done synthesizing module 'pipedereg' (13#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipedereg.v:22]
INFO: [Synth 8-638] synthesizing module 'pipeexe' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeexe.v:22]
INFO: [Synth 8-638] synthesizing module 'mux2x32' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/mux2x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x32' (14#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/mux2x32.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-638] synthesizing module 'shift' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'shift' (15#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (16#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-256] done synthesizing module 'pipeexe' (17#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeexe.v:22]
INFO: [Synth 8-638] synthesizing module 'pipeemreg' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeemreg.v:22]
INFO: [Synth 8-256] done synthesizing module 'pipeemreg' (18#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipeemreg.v:22]
INFO: [Synth 8-638] synthesizing module 'pipemem' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipemem.v:22]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (19#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (20#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pipemem' (21#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipemem.v:22]
INFO: [Synth 8-638] synthesizing module 'pipemwreg' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipemwreg.v:22]
INFO: [Synth 8-256] done synthesizing module 'pipemwreg' (22#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipemwreg.v:22]
INFO: [Synth 8-638] synthesizing module 'seg_display' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/seg_display.v:51]
	Parameter period bound to: 2000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'seg_enc' [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/seg_display.v:22]
INFO: [Synth 8-226] default block is never used [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/seg_display.v:29]
INFO: [Synth 8-256] done synthesizing module 'seg_enc' (23#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/seg_display.v:22]
INFO: [Synth 8-226] default block is never used [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/seg_display.v:78]
INFO: [Synth 8-226] default block is never used [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/seg_display.v:92]
INFO: [Synth 8-256] done synthesizing module 'seg_display' (24#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/seg_display.v:51]
INFO: [Synth 8-256] done synthesizing module 'pipelinedcpu' (25#1) [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/pipelinedcpu.v:21]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mWrite
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[31]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[30]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[29]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[28]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[27]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[26]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[25]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[24]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[23]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[22]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[21]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[20]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[19]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[18]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[17]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[16]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[1]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 394.434 ; gain = 151.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 394.434 ; gain = 151.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/dcp2/RAM_in_context.xdc] for cell 'mem_stage/ram'
Finished Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/dcp2/RAM_in_context.xdc] for cell 'mem_stage/ram'
Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/dcp3/ROM_in_context.xdc] for cell 'if_stage/ist_mem/instmem'
Finished Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/.Xil/Vivado-10064-LAPTOP-L3QUOT52/dcp3/ROM_in_context.xdc] for cell 'if_stage/ist_mem/instmem'
Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/constrs_1/new/src_xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/constrs_1/new/src_xdc.xdc:86]
WARNING: [Vivado 12-507] No nets matched 'button_IBUF'. [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/constrs_1/new/src_xdc.xdc:87]
Finished Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/constrs_1/new/src_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/constrs_1/new/src_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pipelinedcpu_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/constrs_1/new/src_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipelinedcpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipelinedcpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 747.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 747.828 ; gain = 505.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 747.828 ; gain = 505.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for if_stage/ist_mem/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_stage/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 747.828 ; gain = 505.125
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_10Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/FSM2.v:50]
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/alu.v:41]
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iwled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 747.828 ; gain = 505.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipelinedcpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module FSM2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module dffe32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module pipeif 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pipeidcu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module mux2x5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module pipeid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module pipedereg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
Module pipeemreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module MemOrIO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 5     
Module pipemwreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module seg_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_10Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/FSM2.v:50]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.srcs/sources_1/new/alu.v:43]
DSP Report: Generating DSP r_muldiv0, operation Mode is: A*B.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
DSP Report: Generating DSP r_muldiv0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
DSP Report: Generating DSP r_muldiv0, operation Mode is: A*B.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
DSP Report: Generating DSP r_muldiv0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
DSP Report: operator r_muldiv0 is absorbed into DSP r_muldiv0.
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mWrite
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[31]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[30]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[29]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[28]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[27]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[26]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[25]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[24]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[23]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[22]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[21]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[20]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[19]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[18]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[17]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[16]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[1]
WARNING: [Synth 8-3331] design pipeimem has unconnected port a[0]
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[16]' (FDC) to 'de_reg/eimm_reg[17]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[17]' (FDC) to 'de_reg/eimm_reg[18]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[18]' (FDC) to 'de_reg/eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[19]' (FDC) to 'de_reg/eimm_reg[20]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[20]' (FDC) to 'de_reg/eimm_reg[21]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[21]' (FDC) to 'de_reg/eimm_reg[22]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[22]' (FDC) to 'de_reg/eimm_reg[23]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[23]' (FDC) to 'de_reg/eimm_reg[24]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[24]' (FDC) to 'de_reg/eimm_reg[25]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[25]' (FDC) to 'de_reg/eimm_reg[26]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[26]' (FDC) to 'de_reg/eimm_reg[27]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[27]' (FDC) to 'de_reg/eimm_reg[28]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[28]' (FDC) to 'de_reg/eimm_reg[29]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[29]' (FDC) to 'de_reg/eimm_reg[30]'
INFO: [Synth 8-3886] merging instance 'de_reg/eimm_reg[30]' (FDC) to 'de_reg/eimm_reg[31]'
WARNING: [Synth 8-3332] Sequential element (q_reg[31]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[30]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[29]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[28]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[27]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[26]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[25]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[24]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[23]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[22]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[21]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[20]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[19]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[18]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[17]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[16]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[15]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[14]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[13]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[12]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[11]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[10]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[9]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[8]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[7]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[6]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[5]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[4]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[3]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[2]) is unused and will be removed from module dffe32.
WARNING: [Synth 8-3332] Sequential element (q_reg[1]) is unused and will be removed from module dffe32.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 747.828 ; gain = 505.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 805.062 ; gain = 562.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 813.035 ; gain = 570.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 844.301 ; gain = 601.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 844.301 ; gain = 601.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 844.301 ; gain = 601.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 844.301 ; gain = 601.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM           |         1|
|2     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |RAM     |     1|
|2     |ROM     |     1|
|3     |BUFG    |     2|
|4     |CARRY4  |  1256|
|5     |DSP48E1 |     3|
|6     |LUT1    |   399|
|7     |LUT2    |   223|
|8     |LUT3    |  4259|
|9     |LUT4    |   129|
|10    |LUT5    |   225|
|11    |LUT6    |   939|
|12    |MUXF7   |   149|
|13    |MUXF8   |    64|
|14    |FDCE    |  1401|
|15    |FDPE    |     1|
|16    |FDRE    |   167|
|17    |IBUF    |    14|
|18    |OBUF    |    25|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            |  9320|
|2     |  fsm                |FSM2        |   156|
|3     |  prog_cnt           |pipepc      |    33|
|4     |    program_counter  |dffe32__1   |    33|
|5     |  if_stage           |pipeif      |    73|
|6     |    next_pc          |mux4x32__1  |    32|
|7     |    ist_mem          |pipeimem    |    32|
|8     |  inst_reg           |pipeir      |    68|
|9     |    pc_plus4         |dffe32__2   |    33|
|10    |    instruction      |dffe32__3   |    33|
|11    |    brance_prebrance |dffe32      |     2|
|12    |  id_stage           |pipeid      |  2077|
|13    |    cu               |pipeidcu    |    75|
|14    |    rf               |regfile     |  1873|
|15    |    des_reg_no       |mux2x5      |     5|
|16    |    alu_a            |mux4x32__2  |    32|
|17    |    alu_b            |mux4x32__3  |    32|
|18    |  de_reg             |pipedereg   |   129|
|19    |  exe_stage          |pipeexe     |  6247|
|20    |    alu_ina          |mux2x32__1  |    32|
|21    |    alu_inb          |mux2x32__2  |    32|
|22    |    save_pc8         |mux2x32__3  |    32|
|23    |    al_unit          |alu         |  6146|
|24    |      shifter        |shift       |   202|
|25    |      selector       |mux4x32     |    32|
|26    |  em_reg             |pipeemreg   |    73|
|27    |  mem_stage          |pipemem     |   130|
|28    |    io_processor     |MemOrIO     |    96|
|29    |  mw_reg             |pipemwreg   |    72|
|30    |  wb_stage           |mux2x32     |    32|
|31    |  sd                 |seg_display |    85|
|32    |    seg_enc0         |seg_enc     |     7|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 844.301 ; gain = 601.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 844.301 ; gain = 248.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 844.301 ; gain = 601.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 844.301 ; gain = 613.102
INFO: [Common 17-1381] The checkpoint 'D:/lhy/semester2-2/computer_organization/lab/CS214-Proj/proj.runs/synth_1/pipelinedcpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipelinedcpu_utilization_synth.rpt -pb pipelinedcpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 844.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 28 21:20:22 2023...
