library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity logica is
port ( 	cc : in std_logic;
			mi : in std_logic_vector(1 downto 0);
			selector : out std_logic_vector(1 downto 0));
end logica;

