<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Architecture design.memwb.Behavioral</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
<td><a href="design_memwb_asgm4ij9.htm"><img src="images/symbol.png">memwb</a></td>
</tr>
</table>
</div>
<h1>Documentation for architecture design.memwb.Behavioral</h1><table class="tableContents"><tr>
<td><a href="design_memwb_Behavioral_rtq40c9k.htm">Contents</a></td>
<td><a href="design_memwb_Behavioral_rtq40c9k-d.htm">Side Data</a></td>
<td class="grActive"><a href="design_memwb_Behavioral_rtq40c9k-h.htm">Generated HDL</a></td>
</tr></table>
<br>
<pre class="DefaultText">
<span class="DefaultMargin">    1  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    2  </span><span class="DefaultComment">-- Object        : Architecture design.memwb.Behavioral</span>
<span class="DefaultMargin">    3  </span><span class="DefaultComment">-- Last modified : Fri Dec 13 09:00:34 2024</span>
<span class="DefaultMargin">    4  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    5  </span>
<span class="DefaultMargin">    6  </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> Behavioral </span><span class="DefaultGroup1">of</span><span class="DefaultText"> memwb </span><span class="DefaultGroup1">is</span>
<span class="DefaultMargin">    7  </span><span class="DefaultText">    </span><span class="DefaultGroup1">signal</span><span class="DefaultText"> readdata2_reg  : </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);</span>
<span class="DefaultMargin">    8  </span><span class="DefaultText">    </span><span class="DefaultGroup1">signal</span><span class="DefaultText"> aluresult_reg  : </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(31 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);   </span>
<span class="DefaultMargin">    9  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   10  </span><span class="DefaultText">                </span><span class="DefaultComment">--WB</span>
<span class="DefaultMargin">   11  </span><span class="DefaultText">    </span><span class="DefaultGroup1">signal</span><span class="DefaultText">      MemtoReg_reg : </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   12  </span><span class="DefaultText">    </span><span class="DefaultGroup1">signal</span><span class="DefaultText">      RegWrite_reg : </span><span class="DefaultGroup3">std_logic</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   13  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   14  </span><span class="DefaultText">    </span><span class="DefaultGroup1">signal</span><span class="DefaultText"> rd_reg       : </span><span class="DefaultGroup3">STD_LOGIC_VECTOR</span><span class="DefaultText">(4 </span><span class="DefaultGroup1">downto</span><span class="DefaultText"> 0);  </span>
<span class="DefaultMargin">   15  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   16  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   17  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   18  </span><span class="DefaultGroup1">begin</span>
<span class="DefaultMargin">   19  </span><span class="DefaultText">    </span><span class="DefaultGroup1">process</span><span class="DefaultText"> (clk, resetbar)</span>
<span class="DefaultMargin">   20  </span><span class="DefaultText">    </span><span class="DefaultGroup1">begin</span>
<span class="DefaultMargin">   21  </span><span class="DefaultText">        </span><span class="DefaultGroup1">if</span><span class="DefaultText"> resetbar = </span><span class="DefaultStrings">'0'</span><span class="DefaultText"> </span><span class="DefaultGroup1">then</span>
<span class="DefaultMargin">   22  </span><span class="DefaultText">            </span><span class="DefaultComment">-- Asynchronous reset</span>
<span class="DefaultMargin">   23  </span><span class="DefaultText">            readdata2_reg &lt;= (</span><span class="DefaultGroup1">others</span><span class="DefaultText"> =&gt; </span><span class="DefaultStrings">'0'</span><span class="DefaultText">);</span>
<span class="DefaultMargin">   24  </span><span class="DefaultText">            aluresult_reg &lt;= (</span><span class="DefaultGroup1">others</span><span class="DefaultText"> =&gt; </span><span class="DefaultStrings">'0'</span><span class="DefaultText">);  </span>
<span class="DefaultMargin">   25  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   26  </span><span class="DefaultText">            MemtoReg_reg &lt;= ( </span><span class="DefaultStrings">'0'</span><span class="DefaultText">);</span>
<span class="DefaultMargin">   27  </span><span class="DefaultText">            RegWrite_reg &lt;= ( </span><span class="DefaultStrings">'0'</span><span class="DefaultText">);</span>
<span class="DefaultMargin">   28  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   29  </span><span class="DefaultText">            rd_reg &lt;= (</span><span class="DefaultGroup1">others</span><span class="DefaultText"> =&gt; </span><span class="DefaultStrings">'0'</span><span class="DefaultText">);</span>
<span class="DefaultMargin">   30  </span><span class="DefaultText">        </span>
<span class="DefaultMargin">   31  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   32  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   33  </span><span class="DefaultText">        </span>
<span class="DefaultMargin">   34  </span><span class="DefaultText">        </span><span class="DefaultGroup1">elsif</span><span class="DefaultText"> </span><span class="DefaultGroup3">rising_edge</span><span class="DefaultText">(clk) </span><span class="DefaultGroup1">then</span>
<span class="DefaultMargin">   35  </span><span class="DefaultText">            </span><span class="DefaultGroup1">if</span><span class="DefaultText">  branchregwritecancel = </span><span class="DefaultStrings">'1'</span><span class="DefaultText"> </span><span class="DefaultGroup1">then</span><span class="DefaultText"> </span>
<span class="DefaultMargin">   36  </span><span class="DefaultText">                </span>
<span class="DefaultMargin">   37  </span><span class="DefaultText">            </span><span class="DefaultComment">-- On rising edge of clock, update internal registers</span>
<span class="DefaultMargin">   38  </span><span class="DefaultText">            readdata2_reg &lt;= readdata2in;</span>
<span class="DefaultMargin">   39  </span><span class="DefaultText">            aluresult_reg &lt;= aluresultin;          </span>
<span class="DefaultMargin">   40  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   41  </span><span class="DefaultText">            MemtoReg_reg &lt;= MemtoRegin;</span>
<span class="DefaultMargin">   42  </span><span class="DefaultText">            RegWrite_reg &lt;= RegWritein;   </span><span class="DefaultComment">-- do not write to register if a branch JUST happened in the EXMEM stage, the write is invalid.</span>
<span class="DefaultMargin">   43  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   44  </span><span class="DefaultText">            rd_reg &lt;= rdin;     </span>
<span class="DefaultMargin">   45  </span><span class="DefaultText">                </span>
<span class="DefaultMargin">   46  </span><span class="DefaultText">                </span>
<span class="DefaultMargin">   47  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   48  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   49  </span><span class="DefaultText">            </span><span class="DefaultGroup1">else</span><span class="DefaultText"> </span>
<span class="DefaultMargin">   50  </span><span class="DefaultText">            </span><span class="DefaultComment">-- On rising edge of clock, update internal registers</span>
<span class="DefaultMargin">   51  </span><span class="DefaultText">            readdata2_reg &lt;= readdata2in;</span>
<span class="DefaultMargin">   52  </span><span class="DefaultText">            aluresult_reg &lt;= aluresultin;          </span>
<span class="DefaultMargin">   53  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   54  </span><span class="DefaultText">            MemtoReg_reg &lt;= MemtoRegin;</span>
<span class="DefaultMargin">   55  </span><span class="DefaultText">            RegWrite_reg &lt;= RegWritein;</span>
<span class="DefaultMargin">   56  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   57  </span><span class="DefaultText">            rd_reg &lt;= rdin; </span>
<span class="DefaultMargin">   58  </span><span class="DefaultText">            </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">if</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   59  </span><span class="DefaultText">            </span>
<span class="DefaultMargin">   60  </span><span class="DefaultText">        </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">if</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   61  </span><span class="DefaultText">    </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">process</span><span class="DefaultText">;</span>
<span class="DefaultMargin">   62  </span>
<span class="DefaultMargin">   63  </span><span class="DefaultText">    </span><span class="DefaultComment">-- Continuous assignments for outputs</span>
<span class="DefaultMargin">   64  </span><span class="DefaultText">    readdata2out &lt;= readdata2_reg;</span>
<span class="DefaultMargin">   65  </span><span class="DefaultText">    aluresultout &lt;= aluresult_reg;   </span>
<span class="DefaultMargin">   66  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   67  </span><span class="DefaultText">         </span>
<span class="DefaultMargin">   68  </span><span class="DefaultText">MemtoReg &lt;= MemtoReg_reg;</span>
<span class="DefaultMargin">   69  </span><span class="DefaultText">RegWrite &lt;= RegWrite_reg;</span>
<span class="DefaultMargin">   70  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   71  </span><span class="DefaultText">    </span>
<span class="DefaultMargin">   72  </span><span class="DefaultText">    rdout        &lt;= rd_reg;</span>
<span class="DefaultMargin">   73  </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> Behavioral ; </span><span class="DefaultComment">-- of memwb</span>
<span class="DefaultMargin">   74  </span>
</pre>
</body>
</html>
