Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Nov 10 00:26:00 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file tpu_transmit_utilization_placed.rpt -pb tpu_transmit_utilization_placed.pb
| Design       : tpu_transmit
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4851 |     0 |    242400 |  2.00 |
|   LUT as Logic             | 4744 |     0 |    242400 |  1.96 |
|   LUT as Memory            |  107 |     0 |    112800 |  0.09 |
|     LUT as Distributed RAM |   98 |     0 |           |       |
|     LUT as Shift Register  |    9 |     0 |           |       |
| CLB Registers              | 5978 |     0 |    484800 |  1.23 |
|   Register as Flip Flop    | 5978 |     0 |    484800 |  1.23 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
| CARRY8                     |   57 |     0 |     30300 |  0.19 |
| F7 Muxes                   |   27 |     0 |    121200 |  0.02 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 140   |          Yes |           - |          Set |
| 20    |          Yes |           - |        Reset |
| 422   |          Yes |         Set |            - |
| 5396  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1076 |     0 |     30300 |  3.55 |
|   CLBL                                     |  813 |     0 |           |       |
|   CLBM                                     |  263 |     0 |           |       |
| LUT as Logic                               | 4744 |     0 |    242400 |  1.96 |
|   using O5 output only                     |  182 |       |           |       |
|   using O6 output only                     | 3463 |       |           |       |
|   using O5 and O6                          | 1099 |       |           |       |
| LUT as Memory                              |  107 |     0 |    112800 |  0.09 |
|   LUT as Distributed RAM                   |   98 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    2 |       |           |       |
|     using O5 and O6                        |   96 |       |           |       |
|   LUT as Shift Register                    |    9 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    1 |       |           |       |
|     using O5 and O6                        |    8 |       |           |       |
| CLB Registers                              | 5978 |     0 |    484800 |  1.23 |
|   Register driven from within the CLB      | 2993 |       |           |       |
|   Register driven from outside the CLB     | 2985 |       |           |       |
|     LUT in front of the register is unused | 2253 |       |           |       |
|     LUT in front of the register is used   |  732 |       |           |       |
| Unique Control Sets                        |  281 |       |     60600 |  0.46 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    9 |     0 |       600 |  1.50 |
|   RAMB36/FIFO*    |    8 |     0 |       600 |  1.33 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    2 |     0 |      1200 |  0.17 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       520 |  0.58 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    1 |     1 |       104 |  0.96 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       480 |  1.46 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    1 |     1 |        20 |  5.00 |
| GTHE3_COMMON    |    1 |     1 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 5396 |            Register |
| LUT6          | 2234 |                 CLB |
| LUT5          |  955 |                 CLB |
| LUT3          |  845 |                 CLB |
| LUT4          |  842 |                 CLB |
| LUT2          |  796 |                 CLB |
| FDSE          |  422 |            Register |
| LUT1          |  171 |                 CLB |
| RAMD32        |  168 |                 CLB |
| FDPE          |  140 |            Register |
| CARRY8        |   57 |                 CLB |
| MUXF7         |   27 |                 CLB |
| RAMS32        |   24 |                 CLB |
| FDCE          |   20 |            Register |
| SRL16E        |   17 |                 CLB |
| RAMB36E2      |    8 |           Block Ram |
| BUFG_GT       |    5 |               Clock |
| BUFG_GT_SYNC  |    3 |               Clock |
| RAMS64E       |    2 |                 CLB |
| RAMB18E2      |    2 |           Block Ram |
| IBUFCTRL      |    2 |              Others |
| BUFGCE        |    2 |               Clock |
| MMCME3_ADV    |    1 |               Clock |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE3   |    1 |            Advanced |
| GTHE3_COMMON  |    1 |            Advanced |
| GTHE3_CHANNEL |    1 |            Advanced |
| DIFFINBUF     |    1 |                 I/O |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| bb_interface_fifo                 |    2 |
| tpu_transmit_clock                |    1 |
| mac_phy_ten_gig_eth_pcs_pma_ch0_0 |    1 |
| mac_phy_ten_gig_eth_mac_ch0_0     |    1 |
+-----------------------------------+------+


