
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119364                       # Number of seconds simulated
sim_ticks                                119364217959                       # Number of ticks simulated
final_tick                               689195511093                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154750                       # Simulator instruction rate (inst/s)
host_op_rate                                   201078                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8033777                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902304                       # Number of bytes of host memory used
host_seconds                                 14857.80                       # Real time elapsed on the host
sim_insts                                  2299250138                       # Number of instructions simulated
sim_ops                                    2987580802                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4898560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      8050432                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12952448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1358080                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1358080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        38270                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        62894                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                101191                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10610                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10610                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     41038764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67444265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108511983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15013                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11377614                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11377614                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11377614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     41038764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67444265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              119889597                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               286245128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21145157                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18784394                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1831016                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11211922                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10843769                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339859                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52938                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228320327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119702215                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21145157                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12183628                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24198281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5606252                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2769135                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13970974                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1824156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259053523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.768810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234855242     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097651      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2039146      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1768214      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3583739      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4349040      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043273      0.40%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          563840      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9753378      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259053523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073871                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418181                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226321325                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4784939                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24161933                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24412                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3760913                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2058072                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134720401                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3760913                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226607755                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2549259                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1301430                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23893374                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       940790                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134573988                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89349                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626647                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177613948                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608390783                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608390783                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30902749                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18463                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9243                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2757429                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23487570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4137054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        75020                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       924937                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134073092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18463                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127354255                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80477                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20378632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42470084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259053523                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174292                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204496916     78.94%     78.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22909087      8.84%     87.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11755264      4.54%     92.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6714713      2.59%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7502210      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3752702      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1506868      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349161      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66602      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259053523                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233615     47.52%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        183281     37.28%     84.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74693     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99939291     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005691      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22284710     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4115343      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127354255                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.444913                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             491589                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514334099                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154470491                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124393685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127845844                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225408                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3961761                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          349                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       108146                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3760913                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1772834                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        75247                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134091558                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23487570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4137054                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9243                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          737                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       826049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1101644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927693                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126232023                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22009390                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1122232                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26124692                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19517069                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4115302                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.440993                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124428473                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124393685                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71123539                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163991620                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.434570                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433702                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21446630                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1835434                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255292610                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290923                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213086513     83.47%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992392      6.26%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12502898      4.90%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470664      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115148      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1058064      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4520037      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007254      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1539640      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255292610                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1539640                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387848812                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271952657                       # The number of ROB writes
system.switch_cpus0.timesIdled                6081640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               27191605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.862451                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.862451                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349351                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349351                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584603705                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162208523                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142582335                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               286245128                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25376081                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20554174                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2323620                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9982268                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9554309                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2846711                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       104834                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    214273259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141106276                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25376081                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12401020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30899589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7138222                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5251630                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13408161                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2321814                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    255188431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.052251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       224288842     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2876266      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2253239      0.88%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5324630      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1147235      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1780972      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1366683      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          861718      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15288846      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    255188431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088652                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492956                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       211884832                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7710311                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30772670                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       104981                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4715636                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4379660                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49119                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173049758                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        89133                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4715636                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       212472370                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2105349                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3925509                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30252792                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1716767                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     172893887                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41952                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        318967                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       622622                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       261303                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    243235081                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    806802191                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    806802191                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    197333289                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45901789                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41630                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22510                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5502997                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16803966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8341965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155635                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1861132                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171654484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        41611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161205868                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       165558                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28761474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59884016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3387                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    255188431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302833                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    185709104     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29763196     11.66%     84.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14437078      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9659355      3.79%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8932548      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2999371      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3099838      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       439152      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       148789      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    255188431                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         463055     59.18%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160022     20.45%     79.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159400     20.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135411800     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2442743      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19112      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15055403      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8276810      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161205868                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.563174                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             782477                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    578548202                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    200458127                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157064027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     161988345                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       407288                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3818450                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          558                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221198                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4715636                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1235351                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111334                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171696095                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        12070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16803966                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8341965                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22499                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          558                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1259740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1320167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2579907                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158264011                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14535433                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2941857                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22810839                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22436740                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8275406                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.552897                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157064959                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157064027                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93017682                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256844797                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548705                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362155                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    115602253                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    141968527                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29728855                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2325578                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    250472794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566802                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371721                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190875294     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28044881     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12242043      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6956704      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5040759      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1976769      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1532299      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1103587      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2700458      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    250472794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    115602253                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     141968527                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21106283                       # Number of memory references committed
system.switch_cpus1.commit.loads             12985516                       # Number of loads committed
system.switch_cpus1.commit.membars              19112                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20397845                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        127918647                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2889949                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2700458                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           419469718                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348110543                       # The number of ROB writes
system.switch_cpus1.timesIdled                3472821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               31056697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          115602253                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            141968527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    115602253                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.476121                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.476121                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403858                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403858                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       712842006                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218744007                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      159798810                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38224                       # number of misc regfile writes
system.l2.replacements                         101562                       # number of replacements
system.l2.tagsinuse                              1024                       # Cycle average of tags in use
system.l2.total_refs                            48637                       # Total number of references to valid blocks.
system.l2.sampled_refs                         102586                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.474110                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             7.772873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.098829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    420.664325                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.106896                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    586.927098                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              4.007442                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              4.422536                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007591                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.410805                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000104                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.573171                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.003914                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.004319                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        12991                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        22003                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   34994                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13218                       # number of Writeback hits
system.l2.Writeback_hits::total                 13218                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        12991                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        22003                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34994                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        12991                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        22003                       # number of overall hits
system.l2.overall_hits::total                   34994                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        38270                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        62894                       # number of ReadReq misses
system.l2.ReadReq_misses::total                101191                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        38270                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        62894                       # number of demand (read+write) misses
system.l2.demand_misses::total                 101191                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        38270                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        62894                       # number of overall misses
system.l2.overall_misses::total                101191                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2353326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6423638098                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2195156                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  10679101281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17107287861                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2353326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   6423638098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2195156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  10679101281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17107287861                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2353326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   6423638098                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2195156                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  10679101281                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17107287861                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        84897                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              136185                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13218                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13218                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        84897                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136185                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        84897                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136185                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.746571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.740827                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.743041                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.746571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.740827                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.743041                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.746571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.740827                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.743041                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168094.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167850.485968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 168858.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169795.231358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169059.381378                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168094.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167850.485968                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 168858.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169795.231358                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169059.381378                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168094.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167850.485968                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 168858.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169795.231358                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169059.381378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10610                       # number of writebacks
system.l2.writebacks::total                     10610                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        38270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        62894                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           101191                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        38270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        62894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            101191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        38270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        62894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           101191                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1540106                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4193667849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1435256                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   7014139207                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11210782418                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1540106                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4193667849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1435256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   7014139207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11210782418                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1540106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4193667849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1435256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   7014139207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11210782418                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.746571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.740827                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.743041                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.746571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.740827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.743041                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.746571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.740827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.743041                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110007.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109581.077842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110404.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111523.185153                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110788.335109                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 110007.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109581.077842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 110404.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111523.185153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110788.335109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 110007.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109581.077842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 110404.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111523.185153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110788.335109                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.991263                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014003075                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874312.523105                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.991263                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022422                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13970959                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13970959                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13970959                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13970959                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13970959                       # number of overall hits
system.cpu0.icache.overall_hits::total       13970959                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2753443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2753443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2753443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2753443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2753443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2753443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13970974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13970974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13970974                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13970974                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13970974                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13970974                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183562.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183562.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183562.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183562.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183562.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183562.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2469926                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2469926                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2469926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2469926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2469926                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2469926                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176423.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176423.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176423.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176423.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176423.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176423.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51261                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246992306                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51517                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4794.384494                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.395153                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.604847                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.806231                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.193769                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20083006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20083006                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9246                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9246                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24093440                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24093440                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24093440                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24093440                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       204645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       204645                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       204645                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        204645                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       204645                       # number of overall misses
system.cpu0.dcache.overall_misses::total       204645                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29467556870                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29467556870                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29467556870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29467556870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29467556870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29467556870                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20287651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20287651                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24298085                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24298085                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24298085                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24298085                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010087                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010087                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008422                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008422                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 143993.534511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 143993.534511                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 143993.534511                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 143993.534511                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 143993.534511                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 143993.534511                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4596                       # number of writebacks
system.cpu0.dcache.writebacks::total             4596                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       153384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       153384                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       153384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       153384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       153384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       153384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51261                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51261                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51261                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51261                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51261                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7588767925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7588767925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7588767925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7588767925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7588767925                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7588767925                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148041.745674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 148041.745674                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 148041.745674                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 148041.745674                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 148041.745674                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 148041.745674                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997548                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097063647                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234345.513238                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997548                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13408146                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13408146                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13408146                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13408146                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13408146                       # number of overall hits
system.cpu1.icache.overall_hits::total       13408146                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2679291                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2679291                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2679291                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2679291                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2679291                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2679291                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13408161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13408161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13408161                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13408161                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13408161                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13408161                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178619.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178619.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178619.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178619.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178619.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178619.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2303056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2303056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2303056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2303056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2303056                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2303056                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177158.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177158.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 177158.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177158.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 177158.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177158.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 84897                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194781576                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85153                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2287.430578                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.312886                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.687114                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907472                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092528                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10889586                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10889586                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8082544                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8082544                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22267                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22267                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19112                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19112                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18972130                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18972130                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18972130                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18972130                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       203357                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       203357                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       203357                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        203357                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       203357                       # number of overall misses
system.cpu1.dcache.overall_misses::total       203357                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31695017063                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31695017063                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31695017063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31695017063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31695017063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31695017063                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11092943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11092943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8082544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8082544                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19112                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19112                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19175487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19175487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19175487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19175487                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018332                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018332                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010605                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010605                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010605                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010605                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 155858.992132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 155858.992132                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 155858.992132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 155858.992132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 155858.992132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 155858.992132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8622                       # number of writebacks
system.cpu1.dcache.writebacks::total             8622                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       118460                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       118460                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       118460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       118460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       118460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       118460                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        84897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        84897                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        84897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        84897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        84897                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        84897                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12655113397                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12655113397                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12655113397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12655113397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12655113397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12655113397                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004427                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004427                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149064.317903                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 149064.317903                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 149064.317903                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 149064.317903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 149064.317903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 149064.317903                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
