<profile>

<section name = "Vivado HLS Report for 'bn'" level="0">
<item name = "Date">Thu Mar  2 17:40:21 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">BN</item>
<item name = "Solution">solution5</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">184, 184, 184, 184, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_sqrt_fixed_16_6_s_fu_303">sqrt_fixed_16_6_s, 7, 7, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">171, 171, 45, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 410, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">12, -, 5740, 7806, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 206, -</column>
<column name="Register">0, -, 541, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, ~0, 5, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="bn_BETA_m_axi_U">bn_BETA_m_axi, 2, 0, 537, 677, 0</column>
<column name="bn_CTRL_s_axi_U">bn_CTRL_s_axi, 0, 0, 264, 424, 0</column>
<column name="bn_GAMMA_m_axi_U">bn_GAMMA_m_axi, 2, 0, 537, 677, 0</column>
<column name="bn_IN_r_m_axi_U">bn_IN_r_m_axi, 2, 0, 537, 677, 0</column>
<column name="bn_M_M_m_axi_U">bn_M_M_m_axi, 2, 0, 537, 677, 0</column>
<column name="bn_M_V_m_axi_U">bn_M_V_m_axi, 2, 0, 537, 677, 0</column>
<column name="bn_OUT_r_m_axi_U">bn_OUT_r_m_axi, 2, 0, 537, 677, 0</column>
<column name="bn_sdiv_27ns_14nsbkb_U2">bn_sdiv_27ns_14nsbkb, 0, 0, 1768, 1348, 0</column>
<column name="grp_sqrt_fixed_16_6_s_fu_303">sqrt_fixed_16_6_s, 0, 0, 486, 1972, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="bn_am_submul_16s_cud_U3">bn_am_submul_16s_cud, i0 * (i1 - i2)</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_434_p2">+, 0, 0, 15, 8, 1</column>
<column name="p_Val2_10_fu_457_p2">+, 0, 0, 23, 1, 16</column>
<column name="p_Val2_18_fu_584_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_10_fu_443_p2">+, 0, 0, 24, 1, 17</column>
<column name="ret_V_11_fu_767_p2">+, 0, 0, 24, 17, 17</column>
<column name="and_ln779_fu_653_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln781_fu_667_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln786_fu_696_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state53_io">and, 0, 0, 2, 1, 1</column>
<column name="carry_1_fu_603_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_1_fu_838_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_690_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_1_fu_714_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_2_fu_862_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_476_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_622_p2">icmp, 0, 0, 11, 7, 2</column>
<column name="Range1_all_zeros_fu_627_p2">icmp, 0, 0, 11, 7, 1</column>
<column name="Range2_all_ones_fu_617_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="icmp_ln330_fu_428_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="icmp_ln785_fu_820_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln786_fu_850_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter9">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_1_fu_719_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_2_fu_725_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_3_fu_731_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_4_fu_868_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_5_fu_877_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_494_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln785_1_fu_826_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln785_fu_679_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln786_1_fu_702_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln786_fu_856_p2">or, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_659_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_632_p3">select, 0, 0, 2, 1, 1</column>
<column name="norm_V_fu_753_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln340_1_fu_737_p3">select, 0, 0, 16, 1, 15</column>
<column name="select_ln340_2_fu_882_p3">select, 0, 0, 16, 1, 15</column>
<column name="select_ln340_fu_500_p3">select, 0, 0, 16, 1, 15</column>
<column name="select_ln388_1_fu_745_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln388_2_fu_889_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln388_fu_508_p3">select, 0, 0, 17, 1, 17</column>
<column name="tmp_V_fu_895_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_num_V_fu_516_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln340_1_fu_482_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_2_fu_872_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_fu_488_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_fu_597_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln779_fu_647_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_1_fu_685_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_2_fu_832_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_fu_673_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_1_fu_708_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_2_fu_844_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_fu_470_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BETA_blk_n_AR">9, 2, 1, 2</column>
<column name="BETA_blk_n_R">9, 2, 1, 2</column>
<column name="GAMMA_blk_n_AR">9, 2, 1, 2</column>
<column name="GAMMA_blk_n_R">9, 2, 1, 2</column>
<column name="IN_r_blk_n_AR">9, 2, 1, 2</column>
<column name="IN_r_blk_n_R">9, 2, 1, 2</column>
<column name="M_M_blk_n_AR">9, 2, 1, 2</column>
<column name="M_M_blk_n_R">9, 2, 1, 2</column>
<column name="M_V_blk_n_AR">9, 2, 1, 2</column>
<column name="M_V_blk_n_R">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_AW">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_B">9, 2, 1, 2</column>
<column name="OUT_r_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">62, 15, 1, 15</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter44">9, 2, 1, 2</column>
<column name="i_0_reg_292">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="BETA_addr_reg_940">31, 0, 32, 1</column>
<column name="GAMMA_addr_reg_934">31, 0, 32, 1</column>
<column name="IN_addr_reg_946">31, 0, 32, 1</column>
<column name="M_M_addr_reg_928">31, 0, 32, 1</column>
<column name="M_V_addr_reg_922">31, 0, 32, 1</column>
<column name="OUT_addr_reg_916">31, 0, 32, 1</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="i_0_reg_292">8, 0, 8, 0</column>
<column name="icmp_ln330_reg_952">1, 0, 1, 0</column>
<column name="norm_V_reg_1030">16, 0, 16, 0</column>
<column name="overflow_1_reg_1051">1, 0, 1, 0</column>
<column name="p_Result_1_reg_1014">7, 0, 7, 0</column>
<column name="p_Result_6_reg_993">1, 0, 1, 0</column>
<column name="p_Result_s_reg_1009">6, 0, 6, 0</column>
<column name="p_Val2_12_reg_972">16, 0, 16, 0</column>
<column name="p_Val2_15_reg_982">16, 0, 16, 0</column>
<column name="p_Val2_17_reg_999">16, 0, 16, 0</column>
<column name="p_Val2_20_reg_1020">16, 0, 16, 0</column>
<column name="p_Val2_23_reg_1045">16, 0, 16, 0</column>
<column name="p_Val2_25_reg_977">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_961">16, 0, 16, 0</column>
<column name="r_V_3_reg_987">33, 0, 33, 0</column>
<column name="tmp_35_reg_1004">1, 0, 1, 0</column>
<column name="tmp_V_reg_1064">16, 0, 16, 0</column>
<column name="tmp_num_V_reg_967">16, 0, 16, 0</column>
<column name="underflow_2_reg_1057">1, 0, 1, 0</column>
<column name="x_sqrt_V_reg_1025">13, 0, 13, 0</column>
<column name="icmp_ln330_reg_952">64, 64, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, bn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, bn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, bn, return value</column>
<column name="m_axi_IN_r_AWVALID">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWREADY">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWADDR">out, 32, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWID">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWLEN">out, 8, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWSIZE">out, 3, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWBURST">out, 2, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWLOCK">out, 2, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWCACHE">out, 4, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWPROT">out, 3, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWQOS">out, 4, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWREGION">out, 4, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_AWUSER">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_WVALID">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_WREADY">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_WDATA">out, 32, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_WSTRB">out, 4, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_WLAST">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_WID">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_WUSER">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARVALID">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARREADY">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARADDR">out, 32, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARID">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARLEN">out, 8, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARSIZE">out, 3, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARBURST">out, 2, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARLOCK">out, 2, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARCACHE">out, 4, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARPROT">out, 3, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARQOS">out, 4, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARREGION">out, 4, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_ARUSER">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_RVALID">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_RREADY">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_RDATA">in, 32, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_RLAST">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_RID">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_RUSER">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_RRESP">in, 2, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_BVALID">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_BREADY">out, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_BRESP">in, 2, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_BID">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_IN_r_BUSER">in, 1, m_axi, IN_r, pointer</column>
<column name="m_axi_BETA_AWVALID">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWREADY">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWADDR">out, 32, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWID">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWLEN">out, 8, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWSIZE">out, 3, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWBURST">out, 2, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWLOCK">out, 2, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWCACHE">out, 4, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWPROT">out, 3, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWQOS">out, 4, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWREGION">out, 4, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_AWUSER">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_WVALID">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_WREADY">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_WDATA">out, 32, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_WSTRB">out, 4, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_WLAST">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_WID">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_WUSER">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARVALID">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARREADY">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARADDR">out, 32, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARID">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARLEN">out, 8, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARSIZE">out, 3, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARBURST">out, 2, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARLOCK">out, 2, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARCACHE">out, 4, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARPROT">out, 3, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARQOS">out, 4, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARREGION">out, 4, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_ARUSER">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_RVALID">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_RREADY">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_RDATA">in, 32, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_RLAST">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_RID">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_RUSER">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_RRESP">in, 2, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_BVALID">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_BREADY">out, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_BRESP">in, 2, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_BID">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_BETA_BUSER">in, 1, m_axi, BETA, pointer</column>
<column name="m_axi_GAMMA_AWVALID">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWREADY">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWADDR">out, 32, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWID">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWLEN">out, 8, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWSIZE">out, 3, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWBURST">out, 2, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWLOCK">out, 2, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWCACHE">out, 4, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWPROT">out, 3, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWQOS">out, 4, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWREGION">out, 4, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_AWUSER">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_WVALID">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_WREADY">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_WDATA">out, 32, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_WSTRB">out, 4, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_WLAST">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_WID">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_WUSER">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARVALID">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARREADY">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARADDR">out, 32, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARID">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARLEN">out, 8, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARSIZE">out, 3, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARBURST">out, 2, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARLOCK">out, 2, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARCACHE">out, 4, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARPROT">out, 3, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARQOS">out, 4, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARREGION">out, 4, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_ARUSER">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_RVALID">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_RREADY">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_RDATA">in, 32, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_RLAST">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_RID">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_RUSER">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_RRESP">in, 2, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_BVALID">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_BREADY">out, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_BRESP">in, 2, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_BID">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_GAMMA_BUSER">in, 1, m_axi, GAMMA, pointer</column>
<column name="m_axi_M_M_AWVALID">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWREADY">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWADDR">out, 32, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWID">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWLEN">out, 8, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWSIZE">out, 3, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWBURST">out, 2, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWLOCK">out, 2, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWCACHE">out, 4, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWPROT">out, 3, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWQOS">out, 4, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWREGION">out, 4, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_AWUSER">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_WVALID">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_WREADY">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_WDATA">out, 32, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_WSTRB">out, 4, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_WLAST">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_WID">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_WUSER">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARVALID">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARREADY">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARADDR">out, 32, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARID">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARLEN">out, 8, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARSIZE">out, 3, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARBURST">out, 2, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARLOCK">out, 2, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARCACHE">out, 4, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARPROT">out, 3, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARQOS">out, 4, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARREGION">out, 4, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_ARUSER">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_RVALID">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_RREADY">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_RDATA">in, 32, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_RLAST">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_RID">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_RUSER">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_RRESP">in, 2, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_BVALID">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_BREADY">out, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_BRESP">in, 2, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_BID">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_M_BUSER">in, 1, m_axi, M_M, pointer</column>
<column name="m_axi_M_V_AWVALID">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWREADY">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWADDR">out, 32, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWID">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWLEN">out, 8, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWSIZE">out, 3, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWBURST">out, 2, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWLOCK">out, 2, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWCACHE">out, 4, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWPROT">out, 3, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWQOS">out, 4, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWREGION">out, 4, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_AWUSER">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_WVALID">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_WREADY">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_WDATA">out, 32, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_WSTRB">out, 4, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_WLAST">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_WID">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_WUSER">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARVALID">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARREADY">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARADDR">out, 32, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARID">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARLEN">out, 8, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARSIZE">out, 3, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARBURST">out, 2, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARLOCK">out, 2, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARCACHE">out, 4, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARPROT">out, 3, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARQOS">out, 4, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARREGION">out, 4, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_ARUSER">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_RVALID">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_RREADY">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_RDATA">in, 32, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_RLAST">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_RID">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_RUSER">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_RRESP">in, 2, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_BVALID">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_BREADY">out, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_BRESP">in, 2, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_BID">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_M_V_BUSER">in, 1, m_axi, M_V, pointer</column>
<column name="m_axi_OUT_r_AWVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_AWUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WDATA">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WSTRB">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WLAST">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_WUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARVALID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREADY">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARADDR">out, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARID">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLEN">out, 8, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARSIZE">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARBURST">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARLOCK">out, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARCACHE">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARPROT">out, 3, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARQOS">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARREGION">out, 4, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_ARUSER">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RDATA">in, 32, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RLAST">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RUSER">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_RRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BVALID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BREADY">out, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BRESP">in, 2, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BID">in, 1, m_axi, OUT_r, pointer</column>
<column name="m_axi_OUT_r_BUSER">in, 1, m_axi, OUT_r, pointer</column>
</table>
</item>
</section>
</profile>
