#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Feb 22 11:58:08 2022
# Process ID: 16416
# Current directory: D:/Bureau/Info/Script info/Master/PFE/Izhikevich
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17508 D:\Bureau\Info\Script info\Master\PFE\Izhikevich\Izhikevich.xpr
# Log file: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/vivado.log
# Journal file: D:/Bureau/Info/Script info/Master/PFE/Izhikevich\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/logiciel/xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1207.211 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_model'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/logiciel/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_model' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_model_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/model_sync_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'model_sync_5'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/sim_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_model'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xelab -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/logiciel/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.model_sync_5 [model_sync_5_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_model
Built simulation snapshot sim_model_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Bureau/Info/Script -notrace
couldn't read file "D:/Bureau/Info/Script": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 22 12:02:01 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1207.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_model_behav -key {Behavioral:sim_1:Functional:sim_model} -tclbatch {sim_model.tcl} -view {{D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}
source sim_model.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_model_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1207.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sim_model/clk} -radix dec {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Feb 22 12:14:04 2022] Launched synth_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1/runme.log
[Tue Feb 22 12:14:04 2022] Launched impl_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1404.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sim_model' is not ideal for floorplanning, since the cellview 'model_sync_5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2044.727 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2044.727 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2154.520 ; gain = 947.309
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_model'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/logiciel/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_model' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_model_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/model_sync_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'model_sync_5'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xelab -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/logiciel/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.model_sync_5 [model_sync_5_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_model
Built simulation snapshot sim_model_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_model_behav -key {Behavioral:sim_1:Functional:sim_model} -tclbatch {sim_model.tcl} -view {{D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}
source sim_model.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_model_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2177.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sim_model/clk} -radix dec {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/sim_model/clk} -radix dec {0 0ns} {1 2500ps} -repeat_every 5000ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Feb 22 12:31:49 2022] Launched synth_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1/runme.log
[Tue Feb 22 12:31:49 2022] Launched impl_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2177.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sim_model' is not ideal for floorplanning, since the cellview 'model_sync_5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2177.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2177.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2177.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_model'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/logiciel/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_model' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_model_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/model_sync_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'model_sync_5'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xelab -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/logiciel/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.model_sync_5 [model_sync_5_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_model
Built simulation snapshot sim_model_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_model_behav -key {Behavioral:sim_1:Functional:sim_model} -tclbatch {sim_model.tcl} -view {{D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}
source sim_model.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_model_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.023 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sim_model/clk} -radix dec {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/sim_model/clk} -radix dec {0 0ns} {1 1250ps} -repeat_every 2500ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Feb 22 12:46:24 2022] Launched synth_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1/runme.log
[Tue Feb 22 12:46:24 2022] Launched impl_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2222.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sim_model' is not ideal for floorplanning, since the cellview 'model_sync_5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2222.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2222.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_model'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/logiciel/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_model' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_model_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/model_sync_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'model_sync_5'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/sim_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_model'
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_model'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/logiciel/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_model' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_model_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xelab -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/logiciel/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.model_sync_5 [model_sync_5_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_model
Built simulation snapshot sim_model_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_model_behav -key {Behavioral:sim_1:Functional:sim_model} -tclbatch {sim_model.tcl} -view {{D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}
source sim_model.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_model_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2224.988 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sim_model/clk} -radix dec {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Feb 22 13:00:52 2022] Launched synth_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1/runme.log
[Tue Feb 22 13:00:52 2022] Launched impl_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/impl_1/runme.log
save_wave_config {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Feb 22 13:01:57 2022] Launched synth_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1/runme.log
[Tue Feb 22 13:01:57 2022] Launched impl_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2224.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sim_model' is not ideal for floorplanning, since the cellview 'model_sync_5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2255.418 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2255.418 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_model'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/logiciel/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_model' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_model_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/model_sync_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'model_sync_5'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xelab -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/logiciel/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.model_sync_5 [model_sync_5_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_model
Built simulation snapshot sim_model_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_model_behav -key {Behavioral:sim_1:Functional:sim_model} -tclbatch {sim_model.tcl} -view {{D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}
source sim_model.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_model_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2335.844 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sim_model/clk} -radix dec {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/sim_model/clk} -radix dec {0 0ns} {1 2500ps} -repeat_every 5000ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Feb 22 13:16:19 2022] Launched synth_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1/runme.log
[Tue Feb 22 13:16:19 2022] Launched impl_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2335.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sim_model' is not ideal for floorplanning, since the cellview 'model_sync_5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2335.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2335.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_model'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/logiciel/xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_model' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_model_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.srcs/sources_1/new/model_sync_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'model_sync_5'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
"xelab -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/logiciel/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto daeec21c3c8746dbabda0726cbf75215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_model_behav xil_defaultlib.sim_model -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.model_sync_5 [model_sync_5_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_model
Built simulation snapshot sim_model_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_model_behav -key {Behavioral:sim_1:Functional:sim_model} -tclbatch {sim_model.tcl} -view {{D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Bureau/Info/Script info/Master/PFE/Izhikevich/model_behav.wcfg}
source sim_model.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_model_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.625 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sim_model/clk} -radix dec {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/sim_model/clk} -radix dec {0 0ns} {1 1250ps} -repeat_every 2500ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Feb 22 13:38:32 2022] Launched synth_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/synth_1/runme.log
[Tue Feb 22 13:38:32 2022] Launched impl_1...
Run output will be captured here: D:/Bureau/Info/Script info/Master/PFE/Izhikevich/Izhikevich.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2374.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sim_model' is not ideal for floorplanning, since the cellview 'model_sync_5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 2379.707 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 2379.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 13:48:12 2022...
