read -sv run_verilog_mid/adder_32b_7_78_060dd9b8b9745c2d65f41e43c342eb31.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_78_060dd9b8b9745c2d65f41e43c342eb31_yosys.v
