v 20200319 2
C 48800 52700 0 0 0 title-A2.sym
{
T 48800 52700 15 10 1 1 0 0 1
netname=D?
}
T 64600 53600 9 10 1 0 0 0 1
ZARC Front Panel Control Signals
T 68900 53100 9 10 1 0 0 0 1
8/3/2019
T 69000 52800 9 10 1 0 0 0 1
Merlin Skinner
N 49500 62000 54500 62000 4
{
T 49500 62000 5 10 1 1 0 0 1
netname=\_RFSH\_
}
N 55600 62000 62000 62000 4
{
T 62000 62000 5 10 1 1 0 6 1
netname=RFSH
}
T 65000 53100 9 10 1 0 0 0 1
Control_5.sch
N 49500 66400 52000 66400 4
{
T 49500 66400 5 10 1 1 0 0 1
netname=\_LV_IOWAIT\_
}
N 49500 64500 52000 64500 4
{
T 49500 64500 5 10 1 1 0 0 1
netname=\_IORQ\_
}
N 49500 67000 54800 67000 4
{
T 49500 67000 5 10 1 1 0 0 1
netname=PNL_WAIT
}
N 58500 66500 57000 66500 4
{
T 57000 66500 5 10 1 1 0 0 1
netname=CPU_CLK_B
}
N 60500 66200 62000 66200 4
{
T 62000 66200 5 10 1 1 0 6 1
netname=\_WAIT\_
}
T 57200 65400 9 10 1 0 0 0 1
WAIT synchronizer. Speed is an issue, so LS is preferred.
C 58100 67500 1 0 0 vcc-1.sym
N 58300 67500 58300 66200 4
N 58300 66200 58500 66200 4
N 58500 67100 58300 67100 4
N 56100 66800 58500 66800 4
{
T 57000 66800 5 10 1 1 0 0 1
netname=PRE_WAIT
}
N 49500 64100 52000 64100 4
{
T 49500 64100 5 10 1 1 0 0 1
netname=\_MREQ\_
}
N 53300 64300 53300 63300 4
N 53300 63300 53500 63300 4
N 53300 64300 58500 64300 4
N 54600 63300 62000 63300 4
{
T 62000 63300 5 10 1 1 0 6 1
netname=CYCLE
}
C 58500 66100 1 0 0 74ls74-1.sym
{
T 60600 67900 5 10 0 0 0 0 1
device=74LS74
T 60600 67700 5 10 0 0 0 0 1
footprint=DIP14
T 60200 67500 5 10 1 1 0 6 1
refdes=U41
T 58500 66100 5 10 0 0 0 0 1
slot=1
}
N 58500 64700 56500 64700 4
N 56500 64700 56500 66800 4
N 59800 64500 62000 64500 4
{
T 62000 64500 5 10 1 1 0 6 1
netname=PNL_LATCH_EN
}
T 62300 64400 9 10 1 0 0 0 2
Panel data latch is transparent between cycles and
when the processor is stopped by the panel logic.
N 62000 63700 58300 63700 4
{
T 62000 63700 5 10 1 1 0 6 1
netname=\_CYCLE\_
}
N 58300 63700 58300 64300 4
C 53500 62800 1 0 0 74hct04-1.sym
{
T 53900 62900 5 10 0 1 0 0 1
device=74HCT04
T 53800 63700 5 10 1 1 0 0 1
refdes=U31
T 54100 66300 5 10 0 0 0 0 1
footprint=DIP14
T 53500 62800 5 10 0 0 0 0 1
slot=3
}
C 54500 61500 1 0 0 74hct04-1.sym
{
T 54900 61600 5 10 0 1 0 0 1
device=74HCT04
T 54800 62400 5 10 1 1 0 0 1
refdes=U31
T 55100 65000 5 10 0 0 0 0 1
footprint=DIP14
T 54500 61500 5 10 0 0 0 0 1
slot=1
}
C 58500 64000 1 0 0 74hct32-1.sym
{
T 58800 64000 5 10 0 1 0 0 1
device=74HCT32
T 58800 64900 5 10 1 1 0 0 1
refdes=U42
T 59100 66300 5 10 0 0 0 0 1
footprint=DIP14
T 58500 64000 5 10 0 0 0 0 1
slot=3
}
N 49500 61200 56000 61200 4
{
T 49500 61200 5 10 1 1 0 0 1
netname=\_RD\_
}
N 57100 61200 62000 61200 4
{
T 62000 61200 5 10 1 1 0 6 1
netname=RD
}
C 56000 60700 1 0 0 74hct04-1.sym
{
T 56400 60800 5 10 0 1 0 0 1
device=74HCT04
T 56300 61600 5 10 1 1 0 0 1
refdes=U31
T 56600 64200 5 10 0 0 0 0 1
footprint=DIP14
T 56000 60700 5 10 0 0 0 0 1
slot=5
}
C 60500 67000 1 0 0 nc-right-2.sym
{
T 60600 67500 5 10 0 0 0 0 1
value=NoConnection
T 60600 67700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 52000 63800 1 0 0 74hct08-1.sym
{
T 52300 63800 5 10 0 1 0 0 1
device=74HCT08
T 52300 64700 5 10 1 1 0 0 1
refdes=U21
T 52700 66100 5 10 0 0 0 0 1
footprint=DIP14
T 52000 63800 5 10 0 0 0 0 1
slot=2
}
C 50900 64900 1 0 0 gnd-1.sym
C 51100 65200 1 90 0 resistor-3.sym
{
T 50750 65600 5 10 0 0 90 0 1
device=RESISTOR
T 50900 65300 5 10 1 1 90 0 1
refdes=R64
T 50268 65541 5 10 0 1 90 0 1
footprint=?
T 50900 66095 5 10 1 1 90 6 1
value=10K
}
C 52000 65700 1 0 0 74hct32-1.sym
{
T 52300 65700 5 10 0 1 0 0 1
device=74HCT32
T 52300 66600 5 10 1 1 0 0 1
refdes=U42
T 52600 68000 5 10 0 0 0 0 1
footprint=DIP14
T 52000 65700 5 10 0 0 0 0 1
slot=2
}
C 54800 66300 1 0 0 74ls32-1.sym
{
T 55100 66300 5 10 0 1 0 0 1
device=74LS32
T 55100 67200 5 10 1 1 0 0 1
refdes=U40
T 55400 68600 5 10 0 0 0 0 1
footprint=DIP14
T 54800 66300 5 10 0 0 0 0 1
slot=3
}
C 53500 65700 1 0 0 74ls04-1.sym
{
T 53800 65700 5 10 0 1 0 0 1
device=74LS04
T 53800 66600 5 10 1 1 0 0 1
refdes=U7
T 54100 69200 5 10 0 0 0 0 1
footprint=DIP14
T 53500 65700 5 10 0 0 0 0 1
slot=6
}
N 53500 66200 53300 66200 4
N 52000 64500 52000 66000 4
N 51000 66200 51000 66400 4
N 54800 66600 54800 66200 4
N 54800 66200 54600 66200 4
