Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep 25 03:41:34 2025
| Host         : DESKTOP-P35DBVP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Syn_Asy_timing_summary_routed.rpt -pb Syn_Asy_timing_summary_routed.pb -rpx Syn_Asy_timing_summary_routed.rpx -warn_on_violation
| Design       : Syn_Asy
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.864        0.000                      0                    4        0.263        0.000                      0                    4        3.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.864        0.000                      0                    4        0.263        0.000                      0                    4        3.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 JK_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.863     5.937    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  JK_q_async_sig_reg/Q
                         net (fo=2, routed)           0.535     6.990    JK_Q_Asy_OBUF
    SLICE_X112Y89        LUT3 (Prop_lut3_I2_O)        0.124     7.114 r  JK_q_async_sig_i_1/O
                         net (fo=1, routed)           0.000     7.114    JK_q_async_sig_i_1_n_0
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.684    13.448    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X112Y89        FDCE (Setup_fdce_C_D)        0.077    13.978    JK_q_async_sig_reg
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 T_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.833     5.907    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  T_q_sync_sig_reg/Q
                         net (fo=2, routed)           0.535     6.960    T_Q_Syn_OBUF
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     7.084 r  T_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.000     7.084    T_q_sync_sig_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654    13.419    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/C
                         clock pessimism              0.488    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.077    13.948    T_q_sync_sig_reg
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 T_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.833     5.907    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     6.425 r  T_q_async_sig_reg/Q
                         net (fo=2, routed)           0.533     6.958    T_Q_Asy_OBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.082 r  T_q_async_sig_i_1/O
                         net (fo=1, routed)           0.000     7.082    T_q_async_sig_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654    13.419    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C
                         clock pessimism              0.488    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.077    13.948    T_q_async_sig_reg
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 JK_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.863     5.937    CLK_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  JK_q_sync_sig_reg/Q
                         net (fo=2, routed)           0.505     6.898    JK_Q_Syn_OBUF
    SLICE_X113Y89        LUT4 (Prop_lut4_I0_O)        0.124     7.022 r  JK_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.000     7.022    JK_q_sync_sig_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.684    13.448    CLK_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/C
                         clock pessimism              0.488    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X113Y89        FDRE (Setup_fdre_C_D)        0.029    13.930    JK_q_sync_sig_reg
  -------------------------------------------------------------------
                         required time                         13.930    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  6.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 JK_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.634     1.720    CLK_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  JK_q_sync_sig_reg/Q
                         net (fo=2, routed)           0.168     2.029    JK_Q_Syn_OBUF
    SLICE_X113Y89        LUT4 (Prop_lut4_I0_O)        0.045     2.074 r  JK_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.000     2.074    JK_q_sync_sig_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.906     2.248    CLK_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/C
                         clock pessimism             -0.528     1.720    
    SLICE_X113Y89        FDRE (Hold_fdre_C_D)         0.091     1.811    JK_q_sync_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.621     1.707    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  T_q_async_sig_reg/Q
                         net (fo=2, routed)           0.175     2.046    T_Q_Asy_OBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     2.091 r  T_q_async_sig_i_1/O
                         net (fo=1, routed)           0.000     2.091    T_q_async_sig_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.890     2.232    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C
                         clock pessimism             -0.525     1.707    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.120     1.827    T_q_async_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 T_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.621     1.707    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  T_q_sync_sig_reg/Q
                         net (fo=2, routed)           0.177     2.049    T_Q_Syn_OBUF
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.045     2.094 r  T_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.000     2.094    T_q_sync_sig_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.890     2.232    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/C
                         clock pessimism             -0.525     1.707    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.120     1.827    T_q_sync_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 JK_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.634     1.720    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  JK_q_async_sig_reg/Q
                         net (fo=2, routed)           0.177     2.062    JK_Q_Asy_OBUF
    SLICE_X112Y89        LUT3 (Prop_lut3_I2_O)        0.045     2.107 r  JK_q_async_sig_i_1/O
                         net (fo=1, routed)           0.000     2.107    JK_q_async_sig_i_1_n_0
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.906     2.248    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C
                         clock pessimism             -0.528     1.720    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.120     1.840    JK_q_async_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X0Y17     D_q_async_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y17     D_q_sync_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y89   JK_q_async_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y89   JK_q_sync_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y63   SR_q_async_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y63   SR_q_sync_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X0Y14     T_q_async_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y13     T_q_sync_sig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X0Y17     D_q_async_sig_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X0Y17     D_q_async_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y17     D_q_sync_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y17     D_q_sync_sig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   JK_q_async_sig_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   JK_q_async_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   JK_q_sync_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   JK_q_sync_sig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   SR_q_async_sig_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   SR_q_async_sig_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X0Y17     D_q_async_sig_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X0Y17     D_q_async_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y17     D_q_sync_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y17     D_q_sync_sig_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   JK_q_async_sig_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y89   JK_q_async_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   JK_q_sync_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y89   JK_q_sync_sig_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   SR_q_async_sig_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   SR_q_async_sig_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SR_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SR_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 4.121ns (64.081%)  route 2.310ns (35.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.860     5.934    CLK_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.518     6.452 r  SR_q_sync_sig_reg/Q
                         net (fo=1, routed)           2.310     8.762    SR_Q_Syn_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.603    12.364 r  SR_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000    12.364    SR_Q_Syn
    U17                                                               r  SR_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JK_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 4.158ns (66.589%)  route 2.086ns (33.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.863     5.937    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.518     6.455 r  JK_q_async_sig_reg/Q
                         net (fo=2, routed)           2.086     8.541    JK_Q_Asy_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.640    12.180 r  JK_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000    12.180    JK_Q_Asy
    U15                                                               r  JK_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 4.079ns (68.242%)  route 1.898ns (31.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.833     5.907    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  T_q_sync_sig_reg/Q
                         net (fo=2, routed)           1.898     8.323    T_Q_Syn_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.561    11.885 r  T_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000    11.885    T_Q_Syn
    V11                                                               r  T_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            D_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.973ns  (logic 4.106ns (68.749%)  route 1.866ns (31.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.829     5.903    CLK_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  D_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.518     6.421 r  D_q_async_sig_reg/Q
                         net (fo=1, routed)           1.866     8.287    D_Q_Asy_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    11.875 r  D_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000    11.875    D_Q_Asy
    Y11                                                               r  D_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            D_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.058ns (68.396%)  route 1.875ns (31.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.829     5.903    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  D_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456     6.359 r  D_q_sync_sig_reg/Q
                         net (fo=1, routed)           1.875     8.234    D_Q_Syn_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         3.602    11.836 r  D_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000    11.836    D_Q_Syn
    Y12                                                               r  D_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JK_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 4.034ns (70.645%)  route 1.676ns (29.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.863     5.937    CLK_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  JK_q_sync_sig_reg/Q
                         net (fo=2, routed)           1.676     8.069    JK_Q_Syn_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.578    11.647 r  JK_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000    11.647    JK_Q_Syn
    T15                                                               r  JK_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SR_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SR_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.990ns (70.406%)  route 1.677ns (29.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.860     5.934    CLK_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     6.390 r  SR_q_async_sig_reg/Q
                         net (fo=1, routed)           1.677     8.067    SR_Q_Asy_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534    11.600 r  SR_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000    11.600    SR_Q_Asy
    R16                                                               r  SR_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 4.103ns (72.699%)  route 1.541ns (27.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.833     5.907    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.518     6.425 r  T_q_async_sig_reg/Q
                         net (fo=2, routed)           1.541     7.965    T_Q_Asy_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.585    11.550 r  T_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000    11.550    T_Q_Asy
    W11                                                               r  T_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SR_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SR_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.376ns (80.745%)  route 0.328ns (19.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.632     1.718    CLK_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  SR_q_async_sig_reg/Q
                         net (fo=1, routed)           0.328     2.187    SR_Q_Asy_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.235     3.422 r  SR_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000     3.422    SR_Q_Asy
    R16                                                               r  SR_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.449ns (83.149%)  route 0.294ns (16.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.621     1.707    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.164     1.871 r  T_q_async_sig_reg/Q
                         net (fo=2, routed)           0.294     2.165    T_Q_Asy_OBUF
    W11                  OBUF (Prop_obuf_I_O)         1.285     3.450 r  T_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000     3.450    T_Q_Asy
    W11                                                               r  T_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JK_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.420ns (80.523%)  route 0.343ns (19.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.634     1.720    CLK_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  JK_q_sync_sig_reg/Q
                         net (fo=2, routed)           0.343     2.205    JK_Q_Syn_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.483 r  JK_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000     3.483    JK_Q_Syn
    T15                                                               r  JK_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            T_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.426ns (76.897%)  route 0.428ns (23.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.621     1.707    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  T_q_sync_sig_reg/Q
                         net (fo=2, routed)           0.428     2.300    T_Q_Syn_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.262     3.562 r  T_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000     3.562    T_Q_Syn
    V11                                                               r  T_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            D_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.452ns (78.134%)  route 0.406ns (21.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.619     1.705    CLK_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  D_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.164     1.869 r  D_q_async_sig_reg/Q
                         net (fo=1, routed)           0.406     2.276    D_Q_Asy_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.288     3.564 r  D_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000     3.564    D_Q_Asy
    Y11                                                               r  D_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            D_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.443ns (77.370%)  route 0.422ns (22.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.619     1.705    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  D_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  D_q_sync_sig_reg/Q
                         net (fo=1, routed)           0.422     2.268    D_Q_Syn_OBUF
    Y12                  OBUF (Prop_obuf_I_O)         1.302     3.570 r  D_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000     3.570    D_Q_Syn
    Y12                                                               r  D_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JK_q_async_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            JK_Q_Asy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.503ns (74.482%)  route 0.515ns (25.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.634     1.720    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  JK_q_async_sig_reg/Q
                         net (fo=2, routed)           0.515     2.399    JK_Q_Asy_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.339     3.739 r  JK_Q_Asy_OBUF_inst/O
                         net (fo=0)                   0.000     3.739    JK_Q_Asy
    U15                                                               r  JK_Q_Asy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SR_q_sync_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SR_Q_Syn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.467ns (69.696%)  route 0.638ns (30.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.632     1.718    CLK_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  SR_q_sync_sig_reg/Q
                         net (fo=1, routed)           0.638     2.520    SR_Q_Syn_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.303     3.823 r  SR_Q_Syn_OBUF_inst/O
                         net (fo=0)                   0.000     3.823    SR_Q_Syn
    U17                                                               r  SR_Q_Syn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T
                            (input port)
  Destination:            T_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.279ns  (logic 1.666ns (20.125%)  route 6.613ns (79.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  T (IN)
                         net (fo=0)                   0.000     0.000    T
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  T_IBUF_inst/O
                         net (fo=2, routed)           6.613     8.155    T_IBUF
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     8.279 r  T_q_async_sig_i_1/O
                         net (fo=1, routed)           0.000     8.279    T_q_async_sig_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.419    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C

Slack:                    inf
  Source:                 T
                            (input port)
  Destination:            T_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.156ns  (logic 1.666ns (20.429%)  route 6.490ns (79.571%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  T (IN)
                         net (fo=0)                   0.000     0.000    T
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  T_IBUF_inst/O
                         net (fo=2, routed)           6.490     8.032    T_IBUF
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.124     8.156 r  T_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.000     8.156    T_q_sync_sig_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.419    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  T_q_sync_sig_reg/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            D_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.533ns (19.094%)  route 6.494ns (80.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  D_IBUF_inst/O
                         net (fo=2, routed)           6.494     8.027    D_IBUF
    SLICE_X0Y17          FDCE                                         r  D_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.651     5.416    CLK_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  D_q_async_sig_reg/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            D_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.533ns (19.094%)  route 6.494ns (80.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  D_IBUF_inst/O
                         net (fo=2, routed)           6.494     8.027    D_IBUF
    SLICE_X1Y17          FDRE                                         r  D_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.651     5.416    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  D_q_sync_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            T_q_async_sig_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.232ns  (logic 1.490ns (20.607%)  route 5.742ns (79.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.742     7.232    RESET_IBUF
    SLICE_X0Y14          FDCE                                         f  T_q_async_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.654     5.419    CLK_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  T_q_async_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            D_q_async_sig_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.833ns  (logic 1.490ns (21.810%)  route 5.343ns (78.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.343     6.833    RESET_IBUF
    SLICE_X0Y17          FDCE                                         f  D_q_async_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.651     5.416    CLK_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  D_q_async_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            D_q_sync_sig_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.833ns  (logic 1.490ns (21.810%)  route 5.343ns (78.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           5.343     6.833    RESET_IBUF
    SLICE_X1Y17          FDRE                                         r  D_q_sync_sig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.651     5.416    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  D_q_sync_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SR_q_sync_sig_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.876ns  (logic 1.614ns (41.653%)  route 2.261ns (58.347%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RESET_IBUF_inst/O
                         net (fo=8, routed)           1.597     3.087    RESET_IBUF
    SLICE_X112Y63        LUT3 (Prop_lut3_I0_O)        0.124     3.211 r  SR_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.665     3.876    SR_q_sync_sig
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.681     5.445    CLK_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/C

Slack:                    inf
  Source:                 SR[1]
                            (input port)
  Destination:            SR_q_async_sig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.610ns  (logic 1.650ns (45.710%)  route 1.960ns (54.290%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SR[1] (IN)
                         net (fo=0)                   0.000     0.000    SR[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SR_IBUF[1]_inst/O
                         net (fo=3, routed)           1.388     2.886    SR_IBUF[1]
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.152     3.038 r  SR_q_async_sig_i_1/O
                         net (fo=2, routed)           0.572     3.610    SR_q_async_sig_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.681     5.445    CLK_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            JK_q_async_sig_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.452ns  (logic 1.490ns (43.168%)  route 1.962ns (56.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           1.962     3.452    RESET_IBUF
    SLICE_X112Y89        FDCE                                         f  JK_q_async_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.684     5.448    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SR[0]
                            (input port)
  Destination:            SR_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.311ns (43.751%)  route 0.400ns (56.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SR[0] (IN)
                         net (fo=0)                   0.000     0.000    SR[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 f  SR_IBUF[0]_inst/O
                         net (fo=4, routed)           0.400     0.667    SR_IBUF[0]
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.045     0.712 r  SR_q_async_sig_i_2/O
                         net (fo=1, routed)           0.000     0.712    SR_q_async_sig_i_2_n_0
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.903     2.245    CLK_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/C

Slack:                    inf
  Source:                 SR[0]
                            (input port)
  Destination:            SR_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.311ns (42.095%)  route 0.428ns (57.905%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  SR[0] (IN)
                         net (fo=0)                   0.000     0.000    SR[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 f  SR_IBUF[0]_inst/O
                         net (fo=4, routed)           0.428     0.695    SR_IBUF[0]
    SLICE_X112Y63        LUT2 (Prop_lut2_I1_O)        0.045     0.740 r  SR_q_sync_sig_i_2/O
                         net (fo=1, routed)           0.000     0.740    SR_q_sync_sig_i_2_n_0
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.903     2.245    CLK_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/C

Slack:                    inf
  Source:                 JK[1]
                            (input port)
  Destination:            JK_q_async_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.359ns (46.545%)  route 0.412ns (53.455%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  JK[1] (IN)
                         net (fo=0)                   0.000     0.000    JK[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  JK_IBUF[1]_inst/O
                         net (fo=2, routed)           0.412     0.725    JK_IBUF[1]
    SLICE_X112Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.770 r  JK_q_async_sig_i_1/O
                         net (fo=1, routed)           0.000     0.770    JK_q_async_sig_i_1_n_0
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.906     2.248    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SR_q_async_sig_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.258ns (33.164%)  route 0.520ns (66.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         0.258     0.258 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           0.520     0.778    RESET_IBUF
    SLICE_X113Y63        FDCE                                         f  SR_q_async_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.903     2.245    CLK_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/C

Slack:                    inf
  Source:                 JK[0]
                            (input port)
  Destination:            JK_q_sync_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.344ns (41.726%)  route 0.480ns (58.274%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  JK[0] (IN)
                         net (fo=0)                   0.000     0.000    JK[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  JK_IBUF[0]_inst/O
                         net (fo=2, routed)           0.480     0.779    JK_IBUF[0]
    SLICE_X113Y89        LUT4 (Prop_lut4_I1_O)        0.045     0.824 r  JK_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.000     0.824    JK_q_sync_sig_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.906     2.248    CLK_IBUF_BUFG
    SLICE_X113Y89        FDRE                                         r  JK_q_sync_sig_reg/C

Slack:                    inf
  Source:                 SR[0]
                            (input port)
  Destination:            SR_q_sync_sig_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.309ns (36.080%)  route 0.548ns (63.920%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SR[0] (IN)
                         net (fo=0)                   0.000     0.000    SR[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SR_IBUF[0]_inst/O
                         net (fo=4, routed)           0.428     0.695    SR_IBUF[0]
    SLICE_X112Y63        LUT2 (Prop_lut2_I1_O)        0.043     0.738 r  SR_q_async_sig_i_1/O
                         net (fo=2, routed)           0.120     0.857    SR_q_async_sig_i_1_n_0
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.903     2.245    CLK_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/C

Slack:                    inf
  Source:                 SR[0]
                            (input port)
  Destination:            SR_q_async_sig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.309ns (33.711%)  route 0.608ns (66.289%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SR[0] (IN)
                         net (fo=0)                   0.000     0.000    SR[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SR_IBUF[0]_inst/O
                         net (fo=4, routed)           0.428     0.695    SR_IBUF[0]
    SLICE_X112Y63        LUT2 (Prop_lut2_I1_O)        0.043     0.738 r  SR_q_async_sig_i_1/O
                         net (fo=2, routed)           0.180     0.918    SR_q_async_sig_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.903     2.245    CLK_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  SR_q_async_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            JK_q_async_sig_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.258ns (24.956%)  route 0.776ns (75.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         0.258     0.258 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           0.776     1.034    RESET_IBUF
    SLICE_X112Y89        FDCE                                         f  JK_q_async_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.906     2.248    CLK_IBUF_BUFG
    SLICE_X112Y89        FDCE                                         r  JK_q_async_sig_reg/C

Slack:                    inf
  Source:                 SR[0]
                            (input port)
  Destination:            SR_q_sync_sig_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.311ns (29.117%)  route 0.758ns (70.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SR[0] (IN)
                         net (fo=0)                   0.000     0.000    SR[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SR_IBUF[0]_inst/O
                         net (fo=4, routed)           0.428     0.695    SR_IBUF[0]
    SLICE_X112Y63        LUT3 (Prop_lut3_I1_O)        0.045     0.740 r  SR_q_sync_sig_i_1/O
                         net (fo=1, routed)           0.330     1.069    SR_q_sync_sig
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.903     2.245    CLK_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  SR_q_sync_sig_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            D_q_async_sig_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.706ns  (logic 0.258ns (9.538%)  route 2.448ns (90.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    W18                  IBUF (Prop_ibuf_I_O)         0.258     0.258 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           2.448     2.706    RESET_IBUF
    SLICE_X0Y17          FDCE                                         f  D_q_async_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.887     2.229    CLK_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  D_q_async_sig_reg/C





