// Seed: 1939945798
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2
);
  always @(*) $signed(30);
  ;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  parameter id_4 = 1;
  assign id_0 = id_2;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output uwire id_2,
    input tri0 id_3
);
  parameter id_5 = ~1;
  tri id_6;
  assign id_6 = id_5 == 1;
  logic [1 'd0 : 1] id_7 = id_5;
endmodule
