// Seed: 3088989870
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  wire id_13;
  ;
  wire [1 : -1] id_14;
  always @(id_8);
  wire [1  ==  1 'b0 : 1] id_15;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wor id_2,
    input tri0 id_3
);
  logic [-1 : 1 'b0] id_5;
  wor id_6;
  ;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6
  );
endmodule
