

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_121_1'
================================================================
* Date:           Mon Jun 26 10:21:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        9|        9|  0.450 us|  0.450 us|    9|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |ref_tmp1_ap_fixed_base_fu_103  |ap_fixed_base  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1  |        7|        7|         3|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|     210|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     210|     95|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_132_p2               |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_126_p2              |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          10|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |X_BUS_blk_n_R                  |   9|          2|    1|          2|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_97_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_i_7           |   9|          2|    3|          6|
    |i_fu_66                        |   9|          2|    3|          6|
    |shiftreg5238_fu_62             |   9|          2|   64|        128|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  68|         15|  201|        530|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |X_BUS_addr_read_reg_221           |  128|   0|  128|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |empty_60_reg_217                  |    1|   0|    1|          0|
    |empty_60_reg_217_pp0_iter1_reg    |    1|   0|    1|          0|
    |i_7_reg_208                       |    3|   0|    3|          0|
    |i_7_reg_208_pp0_iter1_reg         |    3|   0|    3|          0|
    |i_fu_66                           |    3|   0|    3|          0|
    |icmp_ln121_reg_213                |    1|   0|    1|          0|
    |icmp_ln121_reg_213_pp0_iter1_reg  |    1|   0|    1|          0|
    |shiftreg5238_fu_62                |   64|   0|   64|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  210|   0|  210|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|atol_loc_V_ap_fixed_base_fu_2370_p_din1   |  out|   64|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|atol_loc_V_ap_fixed_base_fu_2370_p_dout0  |   in|   85|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|atol_loc_V_ap_fixed_base_fu_2370_p_ready  |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_121_1|  return value|
|m_axi_X_BUS_AWVALID                       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWREADY                       |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWADDR                        |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWID                          |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWLEN                         |  out|   32|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWSIZE                        |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWBURST                       |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWLOCK                        |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWCACHE                       |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWPROT                        |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWQOS                         |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWREGION                      |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWUSER                        |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WVALID                        |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WREADY                        |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WDATA                         |  out|  128|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WSTRB                         |  out|   16|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WLAST                         |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WID                           |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WUSER                         |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARVALID                       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARREADY                       |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARADDR                        |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARID                          |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARLEN                         |  out|   32|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARSIZE                        |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARBURST                       |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARLOCK                        |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARCACHE                       |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARPROT                        |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARQOS                         |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARREGION                      |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARUSER                        |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RVALID                        |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RREADY                        |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RDATA                         |   in|  128|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RLAST                         |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RID                           |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RFIFONUM                      |   in|    5|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RUSER                         |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RRESP                         |   in|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BVALID                        |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BREADY                        |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BRESP                         |   in|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BID                           |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BUSER                         |   in|    1|       m_axi|                                     X_BUS|       pointer|
|sext_ln121                                |   in|   60|     ap_none|                                sext_ln121|        scalar|
|yy_loc_V_address0                         |  out|   15|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_ce0                              |  out|    1|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_we0                              |  out|    1|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_d0                               |  out|   85|   ap_memory|                                  yy_loc_V|         array|
+------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

