{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:05:34 2018 " "Info: Processing started: Wed Jan 03 21:05:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cz_jcq -c cz_jcq --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cz_jcq -c cz_jcq --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "c_o~reg0 en CLK 3.831 ns register " "Info: tsu for register \"c_o~reg0\" (data pin = \"en\", clock pin = \"CLK\") is 3.831 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.191 ns + Longest pin register " "Info: + Longest pin to register delay is 6.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns en 1 PIN PIN_AA11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 2; PIN Node = 'en'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.636 ns) + CELL(0.746 ns) 6.191 ns c_o~reg0 2 REG LCFF_X15_Y18_N19 1 " "Info: 2: + IC(4.636 ns) + CELL(0.746 ns) = 6.191 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { en c_o~reg0 } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.555 ns ( 25.12 % ) " "Info: Total cell delay = 1.555 ns ( 25.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.636 ns ( 74.88 % ) " "Info: Total interconnect delay = 4.636 ns ( 74.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { en c_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { en {} en~combout {} c_o~reg0 {} } { 0.000ns 0.000ns 4.636ns } { 0.000ns 0.809ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.450 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.618 ns) 2.450 ns c_o~reg0 3 REG LCFF_X15_Y18_N19 1 " "Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CLK~clkctrl c_o~reg0 } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.08 % ) " "Info: Total cell delay = 1.472 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 39.92 % ) " "Info: Total interconnect delay = 0.978 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl c_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_o~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { en c_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { en {} en~combout {} c_o~reg0 {} } { 0.000ns 0.000ns 4.636ns } { 0.000ns 0.809ns 0.746ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl c_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_o~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK c_o c_o~reg0 6.871 ns register " "Info: tco from clock \"CLK\" to destination pin \"c_o\" through register \"c_o~reg0\" is 6.871 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.450 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.618 ns) 2.450 ns c_o~reg0 3 REG LCFF_X15_Y18_N19 1 " "Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CLK~clkctrl c_o~reg0 } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.08 % ) " "Info: Total cell delay = 1.472 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 39.92 % ) " "Info: Total interconnect delay = 0.978 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl c_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_o~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.327 ns + Longest register pin " "Info: + Longest register to pin delay is 4.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c_o~reg0 1 REG LCFF_X15_Y18_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_o~reg0 } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(2.154 ns) 4.327 ns c_o 2 PIN PIN_F1 0 " "Info: 2: + IC(2.173 ns) + CELL(2.154 ns) = 4.327 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'c_o'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { c_o~reg0 c_o } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 49.78 % ) " "Info: Total cell delay = 2.154 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.173 ns ( 50.22 % ) " "Info: Total interconnect delay = 2.173 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { c_o~reg0 c_o } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { c_o~reg0 {} c_o {} } { 0.000ns 2.173ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl c_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} c_o~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { c_o~reg0 c_o } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { c_o~reg0 {} c_o {} } { 0.000ns 2.173ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "z_o~reg0 z_i CLK -2.296 ns register " "Info: th for register \"z_o~reg0\" (data pin = \"z_i\", clock pin = \"CLK\") is -2.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.450 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.618 ns) 2.450 ns z_o~reg0 3 REG LCFF_X15_Y18_N17 1 " "Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N17; Fanout = 1; REG Node = 'z_o~reg0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { CLK~clkctrl z_o~reg0 } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.08 % ) " "Info: Total cell delay = 1.472 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 39.92 % ) " "Info: Total interconnect delay = 0.978 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl z_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} z_o~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.895 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns z_i 1 PIN PIN_K16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K16; Fanout = 1; PIN Node = 'z_i'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_i } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.907 ns) + CELL(0.053 ns) 4.740 ns z_o~reg0feeder 2 COMB LCCOMB_X15_Y18_N16 1 " "Info: 2: + IC(3.907 ns) + CELL(0.053 ns) = 4.740 ns; Loc. = LCCOMB_X15_Y18_N16; Fanout = 1; COMB Node = 'z_o~reg0feeder'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.960 ns" { z_i z_o~reg0feeder } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.895 ns z_o~reg0 3 REG LCFF_X15_Y18_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.895 ns; Loc. = LCFF_X15_Y18_N17; Fanout = 1; REG Node = 'z_o~reg0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { z_o~reg0feeder z_o~reg0 } "NODE_NAME" } } { "cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/cz_jcq/cz_jcq.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 20.18 % ) " "Info: Total cell delay = 0.988 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.907 ns ( 79.82 % ) " "Info: Total interconnect delay = 3.907 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { z_i z_o~reg0feeder z_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.895 ns" { z_i {} z_i~combout {} z_o~reg0feeder {} z_o~reg0 {} } { 0.000ns 0.000ns 3.907ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { CLK CLK~clkctrl z_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { CLK {} CLK~combout {} CLK~clkctrl {} z_o~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { z_i z_o~reg0feeder z_o~reg0 } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "4.895 ns" { z_i {} z_i~combout {} z_o~reg0feeder {} z_o~reg0 {} } { 0.000ns 0.000ns 3.907ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:05:35 2018 " "Info: Processing ended: Wed Jan 03 21:05:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
