#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 14 13:42:34 2023
# Process ID: 10116
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\AXI_Buffer_output\AXI_Buffer.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\AXI_Buffer_output\AXI_Buffer.tcl}
# set project_name "AXI_Buffer"
# set project_dir "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer_output"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
# add_files -norecurse {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer/AXI_Buffer.sv}
# set boardpath {E:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# ipx::package_project -root_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer_output -vendor xilinx.com -library user -taxonomy /UserIP
CRITICAL WARNING: [IP_Flow 19-459] IP file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer/AXI_Buffer.sv' appears to be outside of the project area 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer_output'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
CRITICAL WARNING: [IP_Flow 19-459] IP file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer/AXI_Buffer.sv' appears to be outside of the project area 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer_output'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
CRITICAL WARNING: [HDL 9-806] Syntax error near "S_AXI_AWID". [e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer/AXI_Buffer.sv:4]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer/AXI_Buffer.sv'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer/AXI_Buffer.sv'.
ERROR: [Common 17-39] 'ipx::package_project' failed due to earlier errors.

    while executing
"ipx::package_project -root_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/AXI_Buffer_output -vendor xilinx.com -library user -taxonomy /UserIP"
    (file "E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\AXI_Buffer_output\AXI_Buffer.tcl" line 16)
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 13:42:43 2023...
