OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[WARNING STA-0337] port 'clk' not found.
number instances in verilog is 1560
[WARNING IFP-0028] Core area lower left (10.000, 10.000) snapped to (10.070, 11.200).
[INFO IFP-0001] Added 131 rows of 973 sites.
[INFO RSZ-0026] Removed 106 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 799.05

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2552_ (positive level-sensitive latch)
Endpoint: rdata_a_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.06    0.00    0.00 ^ _2552_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2552_/Q (DLH_X1)
     2    4.03                           mem[15][10] (net)
                  0.01    0.00    0.07 ^ _2290_/A2 (NAND2_X1)
                  0.01    0.01    0.09 v _2290_/ZN (NAND2_X1)
     1    1.84                           _0441_ (net)
                  0.01    0.00    0.09 v _2292_/A2 (NAND3_X1)
                  0.01    0.02    0.10 ^ _2292_/ZN (NAND3_X1)
     1    1.96                           _0443_ (net)
                  0.01    0.00    0.10 ^ _2293_/A2 (NOR2_X1)
                  0.00    0.01    0.12 v _2293_/ZN (NOR2_X1)
     1    1.81                           _0444_ (net)
                  0.00    0.00    0.12 v _2294_/A2 (NAND2_X1)
                  0.00    0.01    0.13 ^ _2294_/ZN (NAND2_X1)
     1    0.31                           rdata_a_o[10] (net)
                  0.00    0.00    0.13 ^ rdata_a_o[10] (out)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                100.13   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     4    9.88                           raddr_a_i[1] (net)
                  0.00    0.00  100.00 ^ _1888_/A (INV_X1)
                  0.00    0.00  100.00 v _1888_/ZN (INV_X1)
     1    1.72                           _0049_ (net)
                  0.00    0.00  100.00 v _1889_/A1 (NOR2_X1)
                  0.72    0.79  100.80 ^ _1889_/ZN (NOR2_X1)
    64  154.57                           _0050_ (net)
                  0.72    0.00  100.80 ^ _1894_/A2 (NAND3_X1)
                  0.12    0.05  100.85 v _1894_/ZN (NAND3_X1)
     1    1.81                           _0055_ (net)
                  0.12    0.00  100.85 v _1895_/A2 (NAND2_X1)
                  0.03    0.05  100.90 ^ _1895_/ZN (NAND2_X1)
     1    2.02                           _0056_ (net)
                  0.03    0.00  100.90 ^ _1901_/A1 (NOR2_X1)
                  0.01    0.01  100.91 v _1901_/ZN (NOR2_X1)
     1    1.81                           _0062_ (net)
                  0.01    0.00  100.91 v _1902_/A2 (NAND2_X1)
                  0.01    0.02  100.93 ^ _1902_/ZN (NAND2_X1)
     1    2.01                           _0063_ (net)
                  0.01    0.00  100.93 ^ _1903_/A (INV_X1)
                  0.00    0.01  100.94 v _1903_/ZN (INV_X1)
     1    1.84                           _0064_ (net)
                  0.00    0.00  100.94 v _1933_/A1 (NAND2_X1)
                  0.01    0.01  100.95 ^ _1933_/ZN (NAND2_X1)
     1    0.31                           rdata_a_o[0] (net)
                  0.01    0.00  100.95 ^ rdata_a_o[0] (out)
                                100.95   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.95   data arrival time
-----------------------------------------------------------------------------
                                799.05   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     4    9.88                           raddr_a_i[1] (net)
                  0.00    0.00  100.00 ^ _1888_/A (INV_X1)
                  0.00    0.00  100.00 v _1888_/ZN (INV_X1)
     1    1.72                           _0049_ (net)
                  0.00    0.00  100.00 v _1889_/A1 (NOR2_X1)
                  0.72    0.79  100.80 ^ _1889_/ZN (NOR2_X1)
    64  154.57                           _0050_ (net)
                  0.72    0.00  100.80 ^ _1894_/A2 (NAND3_X1)
                  0.12    0.05  100.85 v _1894_/ZN (NAND3_X1)
     1    1.81                           _0055_ (net)
                  0.12    0.00  100.85 v _1895_/A2 (NAND2_X1)
                  0.03    0.05  100.90 ^ _1895_/ZN (NAND2_X1)
     1    2.02                           _0056_ (net)
                  0.03    0.00  100.90 ^ _1901_/A1 (NOR2_X1)
                  0.01    0.01  100.91 v _1901_/ZN (NOR2_X1)
     1    1.81                           _0062_ (net)
                  0.01    0.00  100.91 v _1902_/A2 (NAND2_X1)
                  0.01    0.02  100.93 ^ _1902_/ZN (NAND2_X1)
     1    2.01                           _0063_ (net)
                  0.01    0.00  100.93 ^ _1903_/A (INV_X1)
                  0.00    0.01  100.94 v _1903_/ZN (INV_X1)
     1    1.84                           _0064_ (net)
                  0.00    0.00  100.94 v _1933_/A1 (NAND2_X1)
                  0.01    0.01  100.95 ^ _1933_/ZN (NAND2_X1)
     1    0.31                           rdata_a_o[0] (net)
                  0.01    0.00  100.95 ^ rdata_a_o[0] (out)
                                100.95   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.95   data arrival time
-----------------------------------------------------------------------------
                                799.05   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.81e-07   9.42e-08   8.88e-06   9.16e-06  29.8%
Combinational          1.87e-07   2.53e-07   2.12e-05   2.16e-05  70.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-07   3.48e-07   3.00e-05   3.07e-05 100.0%
                           1.2%       1.1%      97.7%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 1810 u^2 5% utilization.
Core area = 135620632000

Elapsed time: 0:00.70[h:]min:sec. CPU time: user 0.50 sys 0.05 (79%). Peak memory: 97204KB.
