Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 23:30:27 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.113        0.000                      0                  803        2.552        0.000                       0                  1499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.113        0.000                      0                  803        2.552        0.000                       0                  1011  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.113ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.087ns (27.013%)  route 2.937ns (72.987%))
  Logic Levels:           8  (LUT3=2 LUT5=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 8.412 - 6.250 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.616ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.562ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.530     2.671    dut_inst/clk_c
    SLICE_X97Y575        FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y575        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.767 r  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/Q
                         net (fo=2, routed)           0.468     3.235    dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/muon_i_o_o_o_4
    SLICE_X95Y578        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.297 r  dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.180     3.477    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_59_0
    SLICE_X95Y583        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.577 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.292     3.869    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_50_0
    SLICE_X97Y583        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     4.048 r  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.307     4.355    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_49_0
    SLICE_X100Y584       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.453 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.401     4.854    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_0_3
    SLICE_X95Y586        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     4.993 r  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.317     5.310    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_3_0
    SLICE_X93Y588        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     5.431 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.405     5.836    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_70_0
    SLICE_X96Y589        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.978 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=3, routed)           0.497     6.475    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/idx_45_0
    SLICE_X93Y589        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     6.625 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=1, routed)           0.070     6.695    shift_reg_tap_o/idx_lut6_2_o6_2_4
    SLICE_X93Y589        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.332     8.412    shift_reg_tap_o/clk_c
    SLICE_X93Y589        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[47]/C
                         clock pessimism              0.404     8.816    
                         clock uncertainty           -0.035     8.781    
    SLICE_X93Y589        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     8.808    shift_reg_tap_o/sr_p.sr_1[47]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.087ns (27.013%)  route 2.937ns (72.987%))
  Logic Levels:           8  (LUT3=2 LUT5=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 8.412 - 6.250 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.616ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.562ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.530     2.671    dut_inst/clk_c
    SLICE_X97Y575        FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y575        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.767 f  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/Q
                         net (fo=2, routed)           0.468     3.235    dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/muon_i_o_o_o_4
    SLICE_X95Y578        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.297 f  dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.180     3.477    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_59_0
    SLICE_X95Y583        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.577 f  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.292     3.869    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_50_0
    SLICE_X97Y583        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     4.048 f  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.307     4.355    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_49_0
    SLICE_X100Y584       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.453 f  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.401     4.854    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_0_3
    SLICE_X95Y586        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     4.993 f  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.317     5.310    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_3_0
    SLICE_X93Y588        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     5.431 f  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.405     5.836    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_70_0
    SLICE_X96Y589        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.978 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=3, routed)           0.497     6.475    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/idx_45_0
    SLICE_X93Y589        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     6.625 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=1, routed)           0.070     6.695    shift_reg_tap_o/idx_lut6_2_o6_2_4
    SLICE_X93Y589        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.332     8.412    shift_reg_tap_o/clk_c
    SLICE_X93Y589        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[47]/C
                         clock pessimism              0.404     8.816    
                         clock uncertainty           -0.035     8.781    
    SLICE_X93Y589        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     8.808    shift_reg_tap_o/sr_p.sr_1[47]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.113ns (27.728%)  route 2.901ns (72.272%))
  Logic Levels:           8  (LUT3=2 LUT5=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 8.412 - 6.250 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.616ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.562ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.530     2.671    dut_inst/clk_c
    SLICE_X97Y575        FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y575        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.767 r  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/Q
                         net (fo=2, routed)           0.468     3.235    dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/muon_i_o_o_o_4
    SLICE_X95Y578        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.297 r  dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.180     3.477    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_59_0
    SLICE_X95Y583        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.577 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.292     3.869    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_50_0
    SLICE_X97Y583        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     4.048 r  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.307     4.355    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_49_0
    SLICE_X100Y584       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.453 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.401     4.854    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_0_3
    SLICE_X95Y586        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     4.993 r  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.317     5.310    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_3_0
    SLICE_X93Y588        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     5.431 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.405     5.836    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_70_0
    SLICE_X96Y589        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.978 r  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=3, routed)           0.497     6.475    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/idx_45_0
    SLICE_X93Y589        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.176     6.651 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=1, routed)           0.034     6.685    shift_reg_tap_o/idx_lut6_2_o5_4_4
    SLICE_X93Y589        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.332     8.412    shift_reg_tap_o/clk_c
    SLICE_X93Y589        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[60]/C
                         clock pessimism              0.404     8.816    
                         clock uncertainty           -0.035     8.781    
    SLICE_X93Y589        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     8.808    shift_reg_tap_o/sr_p.sr_1[60]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.113ns (27.728%)  route 2.901ns (72.272%))
  Logic Levels:           8  (LUT3=2 LUT5=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 8.412 - 6.250 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.616ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.562ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.530     2.671    dut_inst/clk_c
    SLICE_X97Y575        FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y575        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.767 f  dut_inst/ret_array_1_12.idx_ret_14_8_DOUT[0]/Q
                         net (fo=2, routed)           0.468     3.235    dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/muon_i_o_o_o_4
    SLICE_X95Y578        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     3.297 f  dut_inst/stage_g.0.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.180     3.477    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_59_0
    SLICE_X95Y583        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.577 f  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.292     3.869    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_50_0
    SLICE_X97Y583        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     4.048 f  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.307     4.355    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_49_0
    SLICE_X100Y584       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.453 f  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=2, routed)           0.401     4.854    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_0_3
    SLICE_X95Y586        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     4.993 f  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.317     5.310    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_3_0
    SLICE_X93Y588        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     5.431 f  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=2, routed)           0.405     5.836    dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/idx_70_0
    SLICE_X96Y589        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.978 f  dut_inst/stage_g.6.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[4]/O
                         net (fo=3, routed)           0.497     6.475    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/idx_45_0
    SLICE_X93Y589        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.176     6.651 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=1, routed)           0.034     6.685    shift_reg_tap_o/idx_lut6_2_o5_4_4
    SLICE_X93Y589        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.332     8.412    shift_reg_tap_o/clk_c
    SLICE_X93Y589        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[60]/C
                         clock pessimism              0.404     8.816    
                         clock uncertainty           -0.035     8.781    
    SLICE_X93Y589        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027     8.808    shift_reg_tap_o/sr_p.sr_1[60]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_2_3_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[71]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.133ns (28.925%)  route 2.784ns (71.075%))
  Logic Levels:           7  (LUT3=1 LUT5=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 8.403 - 6.250 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.616ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.562ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.564     2.705    dut_inst/clk_c
    SLICE_X107Y586       FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_2_3_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y586       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.800 r  dut_inst/ret_array_1_12.idx_ret_2_3_DOUT[0]/Q
                         net (fo=2, routed)           0.510     3.310    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/muon_i_o_o_o_37
    SLICE_X101Y585       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     3.478 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/m346_lut6_2_o5_lut6_2_o5/O
                         net (fo=3, routed)           0.338     3.816    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/i21_i
    SLICE_X99Y587        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.169     3.985 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/m298_lut6_2_o5_lut6_2_o5/O
                         net (fo=4, routed)           0.424     4.409    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/N_299
    SLICE_X94Y588        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     4.527 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=4, routed)           0.340     4.867    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_26_0
    SLICE_X97Y588        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     5.006 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx_i_m4_5_lut6_2_o5_lut6_2_o5[2]/O
                         net (fo=2, routed)           0.326     5.332    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/N_160_0
    SLICE_X95Y588        LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.176     5.508 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/m128_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.437     5.945    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/N_129_0
    SLICE_X96Y592        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.168     6.113 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/m130_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.339     6.452    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/N_131_0
    SLICE_X95Y592        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     6.552 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/N_147_i_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.070     6.622    shift_reg_tap_o/N_147_i_lut6_2_o6
    SLICE_X95Y592        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1010, routed)        1.323     8.403    shift_reg_tap_o/clk_c
    SLICE_X95Y592        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[71]/C
                         clock pessimism              0.404     8.807    
                         clock uncertainty           -0.035     8.772    
    SLICE_X95Y592        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     8.799    shift_reg_tap_o/sr_p.sr_1[71]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  2.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X102Y581  dut_inst/ret_array_1_12.idx_ret_0_0_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X102Y581  dut_inst/ret_array_1_12.idx_ret_0_10_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y578  dut_inst/ret_array_1_12.idx_ret_0_11_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y575  dut_inst/ret_array_1_12.idx_ret_0_12_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X93Y583   dut_inst/ret_array_1_12.idx_ret_13_16_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X93Y580   dut_inst/ret_array_1_12.idx_ret_13_5_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y586  dut_inst/ret_array_1_12.idx_ret_2_2_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y584  dut_inst/ret_array_1_12.idx_ret_2_4_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y584  dut_inst/ret_array_1_12.idx_ret_2_4_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y586  dut_inst/ret_array_1_12.idx_ret_2_3_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y579   dut_inst/ret_array_1_12.idx_ret_14_12_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y579   dut_inst/ret_array_1_12.idx_ret_14_15_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y579   dut_inst/ret_array_1_12.idx_ret_11_10_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y579   dut_inst/ret_array_1_12.idx_ret_11_11_ret_array_1_12.idx_ret_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y585         lsfr_1/shiftreg_vector[116]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y585         lsfr_1/shiftreg_vector[117]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y585         lsfr_1/shiftreg_vector[118]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y585         lsfr_1/shiftreg_vector[116]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y585         lsfr_1/shiftreg_vector[117]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y585         lsfr_1/shiftreg_vector[118]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X97Y582          lsfr_1/shiftreg_vector[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y586         lsfr_1/shiftreg_vector[124]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y586         lsfr_1/shiftreg_vector[125]/C



