$date
	Fri Nov  1 20:21:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module oneBitComparator_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & eq_in $end
$var reg 1 ' gt_in $end
$var reg 1 ( lt_in $end
$scope module ut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # eq $end
$var wire 1 & eq_in $end
$var wire 1 " gt $end
$var wire 1 ' gt_in $end
$var wire 1 ! lt $end
$var wire 1 ( lt_in $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1#
1&
#40
0#
1"
1$
#60
1!
0"
1%
0$
#80
1#
0!
1$
#100
