Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 22 18:05:40 2022
| Host         : DESKTOP-S66I69I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ES_DCMotor_Main_timing_summary_routed.rpt -pb ES_DCMotor_Main_timing_summary_routed.pb -rpx ES_DCMotor_Main_timing_summary_routed.rpx -warn_on_violation
| Design       : ES_DCMotor_Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.893        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.893        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.527%)  route 3.219ns (57.473%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.113    10.916    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.014    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[28]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    MainProcess.pwmCt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.527%)  route 3.219ns (57.473%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.113    10.916    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.014    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[29]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    MainProcess.pwmCt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.527%)  route 3.219ns (57.473%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.113    10.916    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.014    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[30]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    MainProcess.pwmCt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.382ns (42.527%)  route 3.219ns (57.473%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          1.113    10.916    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.591    15.014    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[31]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    MainProcess.pwmCt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.382ns (43.605%)  route 3.081ns (56.395%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          0.974    10.777    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.013    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[24]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    MainProcess.pwmCt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.382ns (43.605%)  route 3.081ns (56.395%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          0.974    10.777    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.013    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[25]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    MainProcess.pwmCt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.382ns (43.605%)  route 3.081ns (56.395%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          0.974    10.777    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.013    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[26]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    MainProcess.pwmCt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.382ns (43.605%)  route 3.081ns (56.395%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          0.974    10.777    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.590    15.013    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[27]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    MainProcess.pwmCt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.382ns (44.822%)  route 2.932ns (55.178%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          0.826    10.629    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.588    15.011    CLK100MHz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[20]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.805    MainProcess.pwmCt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 MainProcess.pwmCt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.382ns (44.822%)  route 2.932ns (55.178%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.712     5.315    CLK100MHz_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  MainProcess.pwmCt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MainProcess.pwmCt_reg[0]/Q
                         net (fo=5, routed)           0.539     6.310    pwmCt[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.905 r  MainProcess.pwmCt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.905    MainProcess.pwmCt_reg[0]_i_13_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.022 r  MainProcess.pwmCt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.022    MainProcess.pwmCt_reg[0]_i_14_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  MainProcess.pwmCt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.139    MainProcess.pwmCt_reg[0]_i_15_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  MainProcess.pwmCt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.256    MainProcess.pwmCt_reg[0]_i_17_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  MainProcess.pwmCt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.382    MainProcess.pwmCt_reg[0]_i_16_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  MainProcess.pwmCt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.499    MainProcess.pwmCt_reg[0]_i_10_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.814 f  MainProcess.pwmCt_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.807     8.621    p_0_in[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.307     8.928 r  MainProcess.pwmCt[0]_i_4/O
                         net (fo=1, routed)           0.751     9.679    MainProcess.pwmCt[0]_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.803 r  MainProcess.pwmCt[0]_i_1/O
                         net (fo=32, routed)          0.826    10.629    MainProcess.pwmCt[0]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.588    15.011    CLK100MHz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[21]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.805    MainProcess.pwmCt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.510    CLK100MHz_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  MainProcess.pwmCt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  MainProcess.pwmCt_reg[19]/Q
                         net (fo=2, routed)           0.119     1.770    MainProcess.pwmCt_reg_n_0_[19]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  MainProcess.pwmCt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    MainProcess.pwmCt_reg[16]_i_1_n_4
    SLICE_X3Y74          FDRE                                         r  MainProcess.pwmCt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     2.026    CLK100MHz_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  MainProcess.pwmCt_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    MainProcess.pwmCt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.510    CLK100MHz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  MainProcess.pwmCt_reg[23]/Q
                         net (fo=2, routed)           0.119     1.770    MainProcess.pwmCt_reg_n_0_[23]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  MainProcess.pwmCt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    MainProcess.pwmCt_reg[20]_i_1_n_4
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     2.026    CLK100MHz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[23]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    MainProcess.pwmCt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  MainProcess.pwmCt_reg[31]/Q
                         net (fo=2, routed)           0.119     1.773    MainProcess.pwmCt_reg_n_0_[31]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  MainProcess.pwmCt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    MainProcess.pwmCt_reg[28]_i_1_n_4
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[31]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    MainProcess.pwmCt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.511    CLK100MHz_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  MainProcess.pwmCt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  MainProcess.pwmCt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    MainProcess.pwmCt_reg_n_0_[15]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  MainProcess.pwmCt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    MainProcess.pwmCt_reg[12]_i_1_n_4
    SLICE_X3Y73          FDRE                                         r  MainProcess.pwmCt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  MainProcess.pwmCt_reg[15]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    MainProcess.pwmCt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.511    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  MainProcess.pwmCt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.771    MainProcess.pwmCt_reg_n_0_[27]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  MainProcess.pwmCt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    MainProcess.pwmCt_reg[24]_i_1_n_4
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[27]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    MainProcess.pwmCt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.510    CLK100MHz_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  MainProcess.pwmCt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  MainProcess.pwmCt_reg[18]/Q
                         net (fo=2, routed)           0.120     1.772    MainProcess.pwmCt_reg_n_0_[18]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  MainProcess.pwmCt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    MainProcess.pwmCt_reg[16]_i_1_n_5
    SLICE_X3Y74          FDRE                                         r  MainProcess.pwmCt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     2.026    CLK100MHz_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  MainProcess.pwmCt_reg[18]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    MainProcess.pwmCt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.591     1.510    CLK100MHz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  MainProcess.pwmCt_reg[22]/Q
                         net (fo=2, routed)           0.120     1.772    MainProcess.pwmCt_reg_n_0_[22]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  MainProcess.pwmCt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    MainProcess.pwmCt_reg[20]_i_1_n_5
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.861     2.026    CLK100MHz_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  MainProcess.pwmCt_reg[22]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    MainProcess.pwmCt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  MainProcess.pwmCt_reg[30]/Q
                         net (fo=2, routed)           0.120     1.775    MainProcess.pwmCt_reg_n_0_[30]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  MainProcess.pwmCt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    MainProcess.pwmCt_reg[28]_i_1_n_5
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    CLK100MHz_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  MainProcess.pwmCt_reg[30]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    MainProcess.pwmCt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.511    CLK100MHz_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  MainProcess.pwmCt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  MainProcess.pwmCt_reg[14]/Q
                         net (fo=2, routed)           0.120     1.773    MainProcess.pwmCt_reg_n_0_[14]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  MainProcess.pwmCt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    MainProcess.pwmCt_reg[12]_i_1_n_5
    SLICE_X3Y73          FDRE                                         r  MainProcess.pwmCt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  MainProcess.pwmCt_reg[14]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    MainProcess.pwmCt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MainProcess.pwmCt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MainProcess.pwmCt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.592     1.511    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  MainProcess.pwmCt_reg[26]/Q
                         net (fo=2, routed)           0.120     1.773    MainProcess.pwmCt_reg_n_0_[26]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  MainProcess.pwmCt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    MainProcess.pwmCt_reg[24]_i_1_n_5
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     2.027    CLK100MHz_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  MainProcess.pwmCt_reg[26]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    MainProcess.pwmCt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     Brake_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     Dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y117    LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     LED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     LED_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y70     LED_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y55     LED_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     MainProcess.clockCt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     MainProcess.clockCt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MainProcess.clockCt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MainProcess.clockCt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MainProcess.clockCt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MainProcess.clockCt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     MainProcess.clockCt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     MainProcess.clockCt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     LED_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     Brake_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     Dir_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     Dir_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y117    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y117    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y70     LED_reg[12]/C



