// Seed: 2768036433
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri0 id_4
);
  always
  fork : id_6
    #1;
    begin : id_7
      $display();
    end
    $display;
  join : id_8
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  string id_3;
  initial id_3 = "";
  not (id_1, id_0);
  module_0(
      id_1, id_0, id_1, id_0, id_1
  );
endmodule
module module_2 (
    input  tri0  id_0,
    input  wire  id_1,
    input  wor   id_2,
    input  tri1  id_3,
    output logic id_4
);
  initial begin
    id_4 <= 1;
    id_4 <= "";
  end
endmodule
module module_3 (
    inout  logic id_0,
    input  uwire id_1,
    output logic id_2
);
  reg id_4;
  initial begin
    id_2 = (1);
    id_0 <= 1;
    id_2 <= id_0;
    id_2 = 1'h0;
    id_4 <= 1;
  end
  module_2(
      id_1, id_1, id_1, id_1, id_2
  );
endmodule
