{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700834486710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700834486718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:01:26 2023 " "Processing started: Fri Nov 24 21:01:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700834486718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700834486718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_lab3 -c top_lab3 " "Command: quartus_sta top_lab3 -c top_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700834486719 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700834486883 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[1\] 0 " "Incompatible bus dimensions on node name \"SW\[1\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[2\] 0 " "Incompatible bus dimensions on node name \"SW\[2\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[3\] 0 " "Incompatible bus dimensions on node name \"SW\[3\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[4\] 0 " "Incompatible bus dimensions on node name \"SW\[4\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[5\] 0 " "Incompatible bus dimensions on node name \"SW\[5\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[6\] 0 " "Incompatible bus dimensions on node name \"SW\[6\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[7\] 0 " "Incompatible bus dimensions on node name \"SW\[7\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[8\] 0 " "Incompatible bus dimensions on node name \"SW\[8\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "SW\[9\] 0 " "Incompatible bus dimensions on node name \"SW\[9\]\", expecting <= 0 dimension(s) " {  } { { "top_lab3.sv" "" { Text "D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv" 4 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1700834487484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700834487786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700834487786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834487838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834487838 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_lab3.sdc " "Synopsys Design Constraints File file not found: 'top_lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700834488471 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834488471 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider_0_5Hz:clkw\|CLOCK_2SEC clockDivider_0_5Hz:clkw\|CLOCK_2SEC " "create_clock -period 1.000 -name clockDivider_0_5Hz:clkw\|CLOCK_2SEC clockDivider_0_5Hz:clkw\|CLOCK_2SEC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700834488479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700834488479 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider_1Hz:clkr\|CLOCK_2SEC clockDivider_1Hz:clkr\|CLOCK_2SEC " "create_clock -period 1.000 -name clockDivider_1Hz:clkr\|CLOCK_2SEC clockDivider_1Hz:clkr\|CLOCK_2SEC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700834488479 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700834488479 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700834488480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700834488488 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700834488488 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700834488502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700834488539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700834488539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.391 " "Worst-case setup slack is -5.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.391            -201.848 CLOCK_50  " "   -5.391            -201.848 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.041            -102.590 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -3.041            -102.590 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.923             -26.094 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -2.923             -26.094 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834488541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "    0.461               0.000 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "    0.514               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834488545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834488547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834488550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.803 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -2.174            -114.803 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -28.272 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -2.174             -28.272 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725             -61.182 CLOCK_50  " "   -0.725             -61.182 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834488552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834488552 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700834488571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700834488628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700834490092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700834490213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700834490220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700834490220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.429 " "Worst-case setup slack is -5.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.429            -202.115 CLOCK_50  " "   -5.429            -202.115 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.011             -96.570 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -3.011             -96.570 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784             -25.236 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -2.784             -25.236 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834490220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 CLOCK_50  " "    0.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "    0.448               0.000 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "    0.506               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834490228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834490228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834490238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.005 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -2.174            -114.005 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -28.106 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -2.174             -28.106 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760             -56.271 CLOCK_50  " "   -0.760             -56.271 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834490238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834490238 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700834490251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700834490488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700834491828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700834491908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700834491912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700834491912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.380 " "Worst-case setup slack is -3.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.380             -81.056 CLOCK_50  " "   -3.380             -81.056 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579             -47.403 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -1.579             -47.403 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579             -13.253 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -1.579             -13.253 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834491915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "    0.020               0.000 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "    0.079               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 CLOCK_50  " "    0.203               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834491920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834491922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834491925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -96.306 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -2.174             -96.306 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -24.872 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -2.174             -24.872 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814             -42.158 CLOCK_50  " "   -0.814             -42.158 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834491927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834491927 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700834491945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700834492148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700834492158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700834492158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.861 " "Worst-case setup slack is -2.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861             -70.068 CLOCK_50  " "   -2.861             -70.068 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411             -11.569 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -1.411             -11.569 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372             -38.021 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -1.372             -38.021 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834492160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.024 " "Worst-case hold slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -0.024              -0.024 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "    0.050               0.000 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 CLOCK_50  " "    0.193               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834492164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834492164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700834492169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -95.958 clockDivider_1Hz:clkr\|CLOCK_2SEC  " "   -2.174             -95.958 clockDivider_1Hz:clkr\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -24.781 clockDivider_0_5Hz:clkw\|CLOCK_2SEC  " "   -2.174             -24.781 clockDivider_0_5Hz:clkw\|CLOCK_2SEC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845             -49.987 CLOCK_50  " "   -0.845             -49.987 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700834492169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700834492169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700834494433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700834494433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5176 " "Peak virtual memory: 5176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700834494528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:01:34 2023 " "Processing ended: Fri Nov 24 21:01:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700834494528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700834494528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700834494528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700834494528 ""}
