EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ATtiny13-20SSU-MCU_Microchip_ATtiny
#
DEF ATtiny13-20SSU-MCU_Microchip_ATtiny U 0 20 Y Y 1 F N
F0 "U" -500 550 50 H V L BNN
F1 "ATtiny13-20SSU-MCU_Microchip_ATtiny" 100 -550 50 H V L TNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
$ENDFPLIST
DRAW
S -500 -500 500 500 0 1 10 f
X ~{RESET}/PB5 1 600 -200 100 L 50 50 1 1 B
X PB3 2 600 0 100 L 50 50 1 1 B
X PB4 3 600 -100 100 L 50 50 1 1 B
X GND 4 0 -600 100 U 50 50 1 1 W
X PB0 5 600 300 100 L 50 50 1 1 B
X PB1 6 600 200 100 L 50 50 1 1 B
X PB2 7 600 100 100 L 50 50 1 1 B
X VCC 8 0 600 100 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# CP1_Small-Device
#
DEF CP1_Small-Device C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "CP1_Small-Device" 10 -80 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 CP_*
$ENDFPLIST
DRAW
P 2 0 1 12 -60 20 60 20 N
P 2 0 1 0 -50 60 -30 60 N
P 2 0 1 0 -40 50 -40 70 N
A 0 -140 125 614 1186 0 1 12 N 60 -30 -60 -30
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# D_Schottky_Small_ALT-Device
#
DEF D_Schottky_Small_ALT-Device D 0 10 N N 1 F N
F0 "D" -50 80 50 H V L CNN
F1 "D_Schottky_Small_ALT-Device" -280 -80 50 H V L CNN
F2 "" 0 0 50 V I C CNN
F3 "" 0 0 50 V I C CNN
$FPLIST
 TO-???*
 *_Diode_*
 *SingleDiode*
 D_*
$ENDFPLIST
DRAW
P 2 0 1 0 -30 0 30 0 N
P 4 0 1 10 30 -40 -30 0 30 40 30 -40 F
P 6 0 1 10 -50 30 -50 40 -30 40 -30 -40 -10 -40 -10 -30 N
X K 1 -100 0 70 R 50 50 1 1 P
X A 2 100 0 70 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# L_Core_Ferrite_Small-Device
#
DEF L_Core_Ferrite_Small-Device L 0 10 N N 1 F N
F0 "L" 50 40 50 H V L CNN
F1 "L_Core_Ferrite_Small-Device" 50 -50 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Choke_*
 *Coil*
 Inductor_*
 L_*
$ENDFPLIST
DRAW
A 0 -60 20 -899 899 0 1 0 N 0 -80 0 -40
A 0 -20 20 -899 899 0 1 0 N 0 -40 0 0
P 2 0 1 0 30 -75 30 -65 N
P 2 0 1 0 30 -55 30 -45 N
P 2 0 1 0 30 -35 30 -25 N
P 2 0 1 0 30 -15 30 -5 N
P 2 0 1 0 30 5 30 15 N
P 2 0 1 0 30 25 30 35 N
P 2 0 1 0 30 45 30 55 N
P 2 0 1 0 30 65 30 75 N
P 2 0 1 0 40 -65 40 -75 N
P 2 0 1 0 40 -45 40 -55 N
P 2 0 1 0 40 -25 40 -35 N
P 2 0 1 0 40 -5 40 -15 N
P 2 0 1 0 40 15 40 5 N
P 2 0 1 0 40 35 40 25 N
P 2 0 1 0 40 55 40 45 N
P 2 0 1 0 40 75 40 65 N
A 0 20 20 -899 899 0 1 0 N 0 0 0 40
A 0 60 20 -899 899 0 1 0 N 0 40 0 80
X ~ 1 0 100 20 D 50 50 1 1 P
X ~ 2 0 -100 20 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# P2003EVG-Transistor_FET
#
DEF P2003EVG-Transistor_FET Q 0 20 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "P2003EVG-Transistor_FET" 200 0 50 H V L CNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
S -50 150 50 150 0 1 0 N
S 0 -150 100 -150 0 1 0 N
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 70 130 70 130 -70 30 -70 N
P 4 0 1 0 90 0 50 15 50 -15 90 0 F
P 4 0 1 0 110 -20 115 -15 145 -15 150 -10 N
P 4 0 1 0 130 -15 115 10 145 10 130 -15 N
C 50 150 10 0 1 0 F
S 50 150 150 150 0 1 0 N
C 65 0 110 0 1 10 N
C 100 -150 10 0 1 0 F
S 100 -150 200 -150 0 1 0 N
S 100 -100 100 -150 0 1 0 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
S 100 150 100 100 0 1 0 N
C 100 150 10 0 1 0 F
C 150 150 10 0 1 0 F
S 150 150 250 150 0 1 0 N
X S 1 0 -250 100 U 50 50 1 1 P
X S 2 100 -250 100 U 50 50 1 1 P
X S 3 200 -250 100 U 50 50 1 1 P
X G 4 -200 0 100 R 50 50 1 1 I
X D 5 250 250 100 D 50 50 1 1 P
X D 6 150 250 100 D 50 50 1 1 P
X D 7 -50 250 100 D 50 50 1 1 P
X D 8 50 250 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
