
BLE_Klient_dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008264  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  080083f4  080083f4  000183f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000084  08008788  08008788  00018788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000110  0800880c  0800880c  0001880c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0800891c  0800891c  0001891c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08008920  08008920  00018920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000084  20000000  08008924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00001594  20000084  080089a8  00020084  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20001618  080089a8  00021618  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 11 .debug_info   000374dd  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00005fcd  00000000  00000000  00057591  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00014375  00000000  00000000  0005d55e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a80  00000000  00000000  000718d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f30  00000000  00000000  00073358  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00010ca3  00000000  00000000  00075288  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000b304  00000000  00000000  00085f2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0009122f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005948  00000000  00000000  000912ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080083dc 	.word	0x080083dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	080083dc 	.word	0x080083dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f001 b8f6 	b.w	8001c48 <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	468c      	mov	ip, r1
 8000a7a:	460d      	mov	r5, r1
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	9e08      	ldr	r6, [sp, #32]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d151      	bne.n	8000b28 <__udivmoddi4+0xb4>
 8000a84:	428a      	cmp	r2, r1
 8000a86:	4617      	mov	r7, r2
 8000a88:	d96d      	bls.n	8000b66 <__udivmoddi4+0xf2>
 8000a8a:	fab2 fe82 	clz	lr, r2
 8000a8e:	f1be 0f00 	cmp.w	lr, #0
 8000a92:	d00b      	beq.n	8000aac <__udivmoddi4+0x38>
 8000a94:	f1ce 0c20 	rsb	ip, lr, #32
 8000a98:	fa01 f50e 	lsl.w	r5, r1, lr
 8000a9c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000aa0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000aa4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000aa8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000aac:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ab0:	0c25      	lsrs	r5, r4, #16
 8000ab2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ab6:	fa1f f987 	uxth.w	r9, r7
 8000aba:	fb0a cc18 	mls	ip, sl, r8, ip
 8000abe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ac2:	fb08 f309 	mul.w	r3, r8, r9
 8000ac6:	42ab      	cmp	r3, r5
 8000ac8:	d90a      	bls.n	8000ae0 <__udivmoddi4+0x6c>
 8000aca:	19ed      	adds	r5, r5, r7
 8000acc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ad0:	f080 8123 	bcs.w	8000d1a <__udivmoddi4+0x2a6>
 8000ad4:	42ab      	cmp	r3, r5
 8000ad6:	f240 8120 	bls.w	8000d1a <__udivmoddi4+0x2a6>
 8000ada:	f1a8 0802 	sub.w	r8, r8, #2
 8000ade:	443d      	add	r5, r7
 8000ae0:	1aed      	subs	r5, r5, r3
 8000ae2:	b2a4      	uxth	r4, r4
 8000ae4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ae8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000aec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000af0:	fb00 f909 	mul.w	r9, r0, r9
 8000af4:	45a1      	cmp	r9, r4
 8000af6:	d909      	bls.n	8000b0c <__udivmoddi4+0x98>
 8000af8:	19e4      	adds	r4, r4, r7
 8000afa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000afe:	f080 810a 	bcs.w	8000d16 <__udivmoddi4+0x2a2>
 8000b02:	45a1      	cmp	r9, r4
 8000b04:	f240 8107 	bls.w	8000d16 <__udivmoddi4+0x2a2>
 8000b08:	3802      	subs	r0, #2
 8000b0a:	443c      	add	r4, r7
 8000b0c:	eba4 0409 	sub.w	r4, r4, r9
 8000b10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b14:	2100      	movs	r1, #0
 8000b16:	2e00      	cmp	r6, #0
 8000b18:	d061      	beq.n	8000bde <__udivmoddi4+0x16a>
 8000b1a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b1e:	2300      	movs	r3, #0
 8000b20:	6034      	str	r4, [r6, #0]
 8000b22:	6073      	str	r3, [r6, #4]
 8000b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b28:	428b      	cmp	r3, r1
 8000b2a:	d907      	bls.n	8000b3c <__udivmoddi4+0xc8>
 8000b2c:	2e00      	cmp	r6, #0
 8000b2e:	d054      	beq.n	8000bda <__udivmoddi4+0x166>
 8000b30:	2100      	movs	r1, #0
 8000b32:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b36:	4608      	mov	r0, r1
 8000b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3c:	fab3 f183 	clz	r1, r3
 8000b40:	2900      	cmp	r1, #0
 8000b42:	f040 808e 	bne.w	8000c62 <__udivmoddi4+0x1ee>
 8000b46:	42ab      	cmp	r3, r5
 8000b48:	d302      	bcc.n	8000b50 <__udivmoddi4+0xdc>
 8000b4a:	4282      	cmp	r2, r0
 8000b4c:	f200 80fa 	bhi.w	8000d44 <__udivmoddi4+0x2d0>
 8000b50:	1a84      	subs	r4, r0, r2
 8000b52:	eb65 0503 	sbc.w	r5, r5, r3
 8000b56:	2001      	movs	r0, #1
 8000b58:	46ac      	mov	ip, r5
 8000b5a:	2e00      	cmp	r6, #0
 8000b5c:	d03f      	beq.n	8000bde <__udivmoddi4+0x16a>
 8000b5e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b66:	b912      	cbnz	r2, 8000b6e <__udivmoddi4+0xfa>
 8000b68:	2701      	movs	r7, #1
 8000b6a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b6e:	fab7 fe87 	clz	lr, r7
 8000b72:	f1be 0f00 	cmp.w	lr, #0
 8000b76:	d134      	bne.n	8000be2 <__udivmoddi4+0x16e>
 8000b78:	1beb      	subs	r3, r5, r7
 8000b7a:	0c3a      	lsrs	r2, r7, #16
 8000b7c:	fa1f fc87 	uxth.w	ip, r7
 8000b80:	2101      	movs	r1, #1
 8000b82:	fbb3 f8f2 	udiv	r8, r3, r2
 8000b86:	0c25      	lsrs	r5, r4, #16
 8000b88:	fb02 3318 	mls	r3, r2, r8, r3
 8000b8c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000b90:	fb0c f308 	mul.w	r3, ip, r8
 8000b94:	42ab      	cmp	r3, r5
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0x134>
 8000b98:	19ed      	adds	r5, r5, r7
 8000b9a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x132>
 8000ba0:	42ab      	cmp	r3, r5
 8000ba2:	f200 80d1 	bhi.w	8000d48 <__udivmoddi4+0x2d4>
 8000ba6:	4680      	mov	r8, r0
 8000ba8:	1aed      	subs	r5, r5, r3
 8000baa:	b2a3      	uxth	r3, r4
 8000bac:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bb0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bb4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bb8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bbc:	45a4      	cmp	ip, r4
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x15c>
 8000bc0:	19e4      	adds	r4, r4, r7
 8000bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x15a>
 8000bc8:	45a4      	cmp	ip, r4
 8000bca:	f200 80b8 	bhi.w	8000d3e <__udivmoddi4+0x2ca>
 8000bce:	4618      	mov	r0, r3
 8000bd0:	eba4 040c 	sub.w	r4, r4, ip
 8000bd4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bd8:	e79d      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000bda:	4631      	mov	r1, r6
 8000bdc:	4630      	mov	r0, r6
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	f1ce 0420 	rsb	r4, lr, #32
 8000be6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000bea:	fa07 f70e 	lsl.w	r7, r7, lr
 8000bee:	fa20 f804 	lsr.w	r8, r0, r4
 8000bf2:	0c3a      	lsrs	r2, r7, #16
 8000bf4:	fa25 f404 	lsr.w	r4, r5, r4
 8000bf8:	ea48 0803 	orr.w	r8, r8, r3
 8000bfc:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c00:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c04:	fb02 4411 	mls	r4, r2, r1, r4
 8000c08:	fa1f fc87 	uxth.w	ip, r7
 8000c0c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c10:	fb01 f30c 	mul.w	r3, r1, ip
 8000c14:	42ab      	cmp	r3, r5
 8000c16:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x1bc>
 8000c1c:	19ed      	adds	r5, r5, r7
 8000c1e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c22:	f080 808a 	bcs.w	8000d3a <__udivmoddi4+0x2c6>
 8000c26:	42ab      	cmp	r3, r5
 8000c28:	f240 8087 	bls.w	8000d3a <__udivmoddi4+0x2c6>
 8000c2c:	3902      	subs	r1, #2
 8000c2e:	443d      	add	r5, r7
 8000c30:	1aeb      	subs	r3, r5, r3
 8000c32:	fa1f f588 	uxth.w	r5, r8
 8000c36:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c3a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c3e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c42:	fb00 f30c 	mul.w	r3, r0, ip
 8000c46:	42ab      	cmp	r3, r5
 8000c48:	d907      	bls.n	8000c5a <__udivmoddi4+0x1e6>
 8000c4a:	19ed      	adds	r5, r5, r7
 8000c4c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c50:	d26f      	bcs.n	8000d32 <__udivmoddi4+0x2be>
 8000c52:	42ab      	cmp	r3, r5
 8000c54:	d96d      	bls.n	8000d32 <__udivmoddi4+0x2be>
 8000c56:	3802      	subs	r0, #2
 8000c58:	443d      	add	r5, r7
 8000c5a:	1aeb      	subs	r3, r5, r3
 8000c5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c60:	e78f      	b.n	8000b82 <__udivmoddi4+0x10e>
 8000c62:	f1c1 0720 	rsb	r7, r1, #32
 8000c66:	fa22 f807 	lsr.w	r8, r2, r7
 8000c6a:	408b      	lsls	r3, r1
 8000c6c:	fa05 f401 	lsl.w	r4, r5, r1
 8000c70:	ea48 0303 	orr.w	r3, r8, r3
 8000c74:	fa20 fe07 	lsr.w	lr, r0, r7
 8000c78:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000c7c:	40fd      	lsrs	r5, r7
 8000c7e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000c82:	fbb5 f9fc 	udiv	r9, r5, ip
 8000c86:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000c8a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000c8e:	fa1f f883 	uxth.w	r8, r3
 8000c92:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000c96:	fb09 f408 	mul.w	r4, r9, r8
 8000c9a:	42ac      	cmp	r4, r5
 8000c9c:	fa02 f201 	lsl.w	r2, r2, r1
 8000ca0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x244>
 8000ca6:	18ed      	adds	r5, r5, r3
 8000ca8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cac:	d243      	bcs.n	8000d36 <__udivmoddi4+0x2c2>
 8000cae:	42ac      	cmp	r4, r5
 8000cb0:	d941      	bls.n	8000d36 <__udivmoddi4+0x2c2>
 8000cb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cb6:	441d      	add	r5, r3
 8000cb8:	1b2d      	subs	r5, r5, r4
 8000cba:	fa1f fe8e 	uxth.w	lr, lr
 8000cbe:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cc2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cc6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cca:	fb00 f808 	mul.w	r8, r0, r8
 8000cce:	45a0      	cmp	r8, r4
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x26e>
 8000cd2:	18e4      	adds	r4, r4, r3
 8000cd4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cd8:	d229      	bcs.n	8000d2e <__udivmoddi4+0x2ba>
 8000cda:	45a0      	cmp	r8, r4
 8000cdc:	d927      	bls.n	8000d2e <__udivmoddi4+0x2ba>
 8000cde:	3802      	subs	r0, #2
 8000ce0:	441c      	add	r4, r3
 8000ce2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ce6:	eba4 0408 	sub.w	r4, r4, r8
 8000cea:	fba0 8902 	umull	r8, r9, r0, r2
 8000cee:	454c      	cmp	r4, r9
 8000cf0:	46c6      	mov	lr, r8
 8000cf2:	464d      	mov	r5, r9
 8000cf4:	d315      	bcc.n	8000d22 <__udivmoddi4+0x2ae>
 8000cf6:	d012      	beq.n	8000d1e <__udivmoddi4+0x2aa>
 8000cf8:	b156      	cbz	r6, 8000d10 <__udivmoddi4+0x29c>
 8000cfa:	ebba 030e 	subs.w	r3, sl, lr
 8000cfe:	eb64 0405 	sbc.w	r4, r4, r5
 8000d02:	fa04 f707 	lsl.w	r7, r4, r7
 8000d06:	40cb      	lsrs	r3, r1
 8000d08:	431f      	orrs	r7, r3
 8000d0a:	40cc      	lsrs	r4, r1
 8000d0c:	6037      	str	r7, [r6, #0]
 8000d0e:	6074      	str	r4, [r6, #4]
 8000d10:	2100      	movs	r1, #0
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	4618      	mov	r0, r3
 8000d18:	e6f8      	b.n	8000b0c <__udivmoddi4+0x98>
 8000d1a:	4690      	mov	r8, r2
 8000d1c:	e6e0      	b.n	8000ae0 <__udivmoddi4+0x6c>
 8000d1e:	45c2      	cmp	sl, r8
 8000d20:	d2ea      	bcs.n	8000cf8 <__udivmoddi4+0x284>
 8000d22:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d26:	eb69 0503 	sbc.w	r5, r9, r3
 8000d2a:	3801      	subs	r0, #1
 8000d2c:	e7e4      	b.n	8000cf8 <__udivmoddi4+0x284>
 8000d2e:	4628      	mov	r0, r5
 8000d30:	e7d7      	b.n	8000ce2 <__udivmoddi4+0x26e>
 8000d32:	4640      	mov	r0, r8
 8000d34:	e791      	b.n	8000c5a <__udivmoddi4+0x1e6>
 8000d36:	4681      	mov	r9, r0
 8000d38:	e7be      	b.n	8000cb8 <__udivmoddi4+0x244>
 8000d3a:	4601      	mov	r1, r0
 8000d3c:	e778      	b.n	8000c30 <__udivmoddi4+0x1bc>
 8000d3e:	3802      	subs	r0, #2
 8000d40:	443c      	add	r4, r7
 8000d42:	e745      	b.n	8000bd0 <__udivmoddi4+0x15c>
 8000d44:	4608      	mov	r0, r1
 8000d46:	e708      	b.n	8000b5a <__udivmoddi4+0xe6>
 8000d48:	f1a8 0802 	sub.w	r8, r8, #2
 8000d4c:	443d      	add	r5, r7
 8000d4e:	e72b      	b.n	8000ba8 <__udivmoddi4+0x134>

08000d50 <selfrel_offset31>:
 8000d50:	6803      	ldr	r3, [r0, #0]
 8000d52:	005a      	lsls	r2, r3, #1
 8000d54:	bf4c      	ite	mi
 8000d56:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000d5a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000d5e:	4418      	add	r0, r3
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <search_EIT_table>:
 8000d64:	b361      	cbz	r1, 8000dc0 <search_EIT_table+0x5c>
 8000d66:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d6a:	f101 3aff 	add.w	sl, r1, #4294967295
 8000d6e:	4690      	mov	r8, r2
 8000d70:	4606      	mov	r6, r0
 8000d72:	46d1      	mov	r9, sl
 8000d74:	2700      	movs	r7, #0
 8000d76:	eb07 0409 	add.w	r4, r7, r9
 8000d7a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000d7e:	1064      	asrs	r4, r4, #1
 8000d80:	00e5      	lsls	r5, r4, #3
 8000d82:	1971      	adds	r1, r6, r5
 8000d84:	4608      	mov	r0, r1
 8000d86:	f7ff ffe3 	bl	8000d50 <selfrel_offset31>
 8000d8a:	45a2      	cmp	sl, r4
 8000d8c:	4683      	mov	fp, r0
 8000d8e:	f105 0008 	add.w	r0, r5, #8
 8000d92:	4430      	add	r0, r6
 8000d94:	d009      	beq.n	8000daa <search_EIT_table+0x46>
 8000d96:	f7ff ffdb 	bl	8000d50 <selfrel_offset31>
 8000d9a:	45c3      	cmp	fp, r8
 8000d9c:	f100 30ff 	add.w	r0, r0, #4294967295
 8000da0:	d805      	bhi.n	8000dae <search_EIT_table+0x4a>
 8000da2:	4540      	cmp	r0, r8
 8000da4:	d209      	bcs.n	8000dba <search_EIT_table+0x56>
 8000da6:	1c67      	adds	r7, r4, #1
 8000da8:	e7e5      	b.n	8000d76 <search_EIT_table+0x12>
 8000daa:	45c3      	cmp	fp, r8
 8000dac:	d905      	bls.n	8000dba <search_EIT_table+0x56>
 8000dae:	42a7      	cmp	r7, r4
 8000db0:	d002      	beq.n	8000db8 <search_EIT_table+0x54>
 8000db2:	f104 39ff 	add.w	r9, r4, #4294967295
 8000db6:	e7de      	b.n	8000d76 <search_EIT_table+0x12>
 8000db8:	2100      	movs	r1, #0
 8000dba:	4608      	mov	r0, r1
 8000dbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dc0:	4608      	mov	r0, r1
 8000dc2:	4770      	bx	lr

08000dc4 <__gnu_unwind_get_pr_addr>:
 8000dc4:	2801      	cmp	r0, #1
 8000dc6:	d007      	beq.n	8000dd8 <__gnu_unwind_get_pr_addr+0x14>
 8000dc8:	2802      	cmp	r0, #2
 8000dca:	d007      	beq.n	8000ddc <__gnu_unwind_get_pr_addr+0x18>
 8000dcc:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <__gnu_unwind_get_pr_addr+0x1c>)
 8000dce:	2800      	cmp	r0, #0
 8000dd0:	bf0c      	ite	eq
 8000dd2:	4618      	moveq	r0, r3
 8000dd4:	2000      	movne	r0, #0
 8000dd6:	4770      	bx	lr
 8000dd8:	4802      	ldr	r0, [pc, #8]	; (8000de4 <__gnu_unwind_get_pr_addr+0x20>)
 8000dda:	4770      	bx	lr
 8000ddc:	4802      	ldr	r0, [pc, #8]	; (8000de8 <__gnu_unwind_get_pr_addr+0x24>)
 8000dde:	4770      	bx	lr
 8000de0:	080014c9 	.word	0x080014c9
 8000de4:	080014cd 	.word	0x080014cd
 8000de8:	080014d1 	.word	0x080014d1

08000dec <get_eit_entry>:
 8000dec:	b530      	push	{r4, r5, lr}
 8000dee:	4b24      	ldr	r3, [pc, #144]	; (8000e80 <get_eit_entry+0x94>)
 8000df0:	b083      	sub	sp, #12
 8000df2:	4604      	mov	r4, r0
 8000df4:	1e8d      	subs	r5, r1, #2
 8000df6:	b37b      	cbz	r3, 8000e58 <get_eit_entry+0x6c>
 8000df8:	a901      	add	r1, sp, #4
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	f3af 8000 	nop.w
 8000e00:	b320      	cbz	r0, 8000e4c <get_eit_entry+0x60>
 8000e02:	9901      	ldr	r1, [sp, #4]
 8000e04:	462a      	mov	r2, r5
 8000e06:	f7ff ffad 	bl	8000d64 <search_EIT_table>
 8000e0a:	4601      	mov	r1, r0
 8000e0c:	b1f0      	cbz	r0, 8000e4c <get_eit_entry+0x60>
 8000e0e:	f7ff ff9f 	bl	8000d50 <selfrel_offset31>
 8000e12:	684b      	ldr	r3, [r1, #4]
 8000e14:	64a0      	str	r0, [r4, #72]	; 0x48
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d012      	beq.n	8000e40 <get_eit_entry+0x54>
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f101 0004 	add.w	r0, r1, #4
 8000e20:	db20      	blt.n	8000e64 <get_eit_entry+0x78>
 8000e22:	f7ff ff95 	bl	8000d50 <selfrel_offset31>
 8000e26:	2300      	movs	r3, #0
 8000e28:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000e2a:	6523      	str	r3, [r4, #80]	; 0x50
 8000e2c:	6803      	ldr	r3, [r0, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db1c      	blt.n	8000e6c <get_eit_entry+0x80>
 8000e32:	f7ff ff8d 	bl	8000d50 <selfrel_offset31>
 8000e36:	2300      	movs	r3, #0
 8000e38:	6120      	str	r0, [r4, #16]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	b003      	add	sp, #12
 8000e3e:	bd30      	pop	{r4, r5, pc}
 8000e40:	2300      	movs	r3, #0
 8000e42:	6123      	str	r3, [r4, #16]
 8000e44:	2305      	movs	r3, #5
 8000e46:	4618      	mov	r0, r3
 8000e48:	b003      	add	sp, #12
 8000e4a:	bd30      	pop	{r4, r5, pc}
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	6123      	str	r3, [r4, #16]
 8000e50:	2309      	movs	r3, #9
 8000e52:	4618      	mov	r0, r3
 8000e54:	b003      	add	sp, #12
 8000e56:	bd30      	pop	{r4, r5, pc}
 8000e58:	490a      	ldr	r1, [pc, #40]	; (8000e84 <get_eit_entry+0x98>)
 8000e5a:	480b      	ldr	r0, [pc, #44]	; (8000e88 <get_eit_entry+0x9c>)
 8000e5c:	1a09      	subs	r1, r1, r0
 8000e5e:	10c9      	asrs	r1, r1, #3
 8000e60:	9101      	str	r1, [sp, #4]
 8000e62:	e7cf      	b.n	8000e04 <get_eit_entry+0x18>
 8000e64:	2301      	movs	r3, #1
 8000e66:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000e68:	6523      	str	r3, [r4, #80]	; 0x50
 8000e6a:	e7df      	b.n	8000e2c <get_eit_entry+0x40>
 8000e6c:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000e70:	f7ff ffa8 	bl	8000dc4 <__gnu_unwind_get_pr_addr>
 8000e74:	2800      	cmp	r0, #0
 8000e76:	6120      	str	r0, [r4, #16]
 8000e78:	bf14      	ite	ne
 8000e7a:	2300      	movne	r3, #0
 8000e7c:	2309      	moveq	r3, #9
 8000e7e:	e7dc      	b.n	8000e3a <get_eit_entry+0x4e>
 8000e80:	00000000 	.word	0x00000000
 8000e84:	0800891c 	.word	0x0800891c
 8000e88:	0800880c 	.word	0x0800880c

08000e8c <restore_non_core_regs>:
 8000e8c:	6803      	ldr	r3, [r0, #0]
 8000e8e:	07da      	lsls	r2, r3, #31
 8000e90:	b510      	push	{r4, lr}
 8000e92:	4604      	mov	r4, r0
 8000e94:	d406      	bmi.n	8000ea4 <restore_non_core_regs+0x18>
 8000e96:	079b      	lsls	r3, r3, #30
 8000e98:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000e9c:	d509      	bpl.n	8000eb2 <restore_non_core_regs+0x26>
 8000e9e:	f000 fc51 	bl	8001744 <__gnu_Unwind_Restore_VFP_D>
 8000ea2:	6823      	ldr	r3, [r4, #0]
 8000ea4:	0759      	lsls	r1, r3, #29
 8000ea6:	d509      	bpl.n	8000ebc <restore_non_core_regs+0x30>
 8000ea8:	071a      	lsls	r2, r3, #28
 8000eaa:	d50e      	bpl.n	8000eca <restore_non_core_regs+0x3e>
 8000eac:	06db      	lsls	r3, r3, #27
 8000eae:	d513      	bpl.n	8000ed8 <restore_non_core_regs+0x4c>
 8000eb0:	bd10      	pop	{r4, pc}
 8000eb2:	f000 fc3f 	bl	8001734 <__gnu_Unwind_Restore_VFP>
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	0759      	lsls	r1, r3, #29
 8000eba:	d4f5      	bmi.n	8000ea8 <restore_non_core_regs+0x1c>
 8000ebc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000ec0:	f000 fc48 	bl	8001754 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000ec4:	6823      	ldr	r3, [r4, #0]
 8000ec6:	071a      	lsls	r2, r3, #28
 8000ec8:	d4f0      	bmi.n	8000eac <restore_non_core_regs+0x20>
 8000eca:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000ece:	f000 fc49 	bl	8001764 <__gnu_Unwind_Restore_WMMXD>
 8000ed2:	6823      	ldr	r3, [r4, #0]
 8000ed4:	06db      	lsls	r3, r3, #27
 8000ed6:	d4eb      	bmi.n	8000eb0 <restore_non_core_regs+0x24>
 8000ed8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000ee0:	f000 bc84 	b.w	80017ec <__gnu_Unwind_Restore_WMMXC>

08000ee4 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000ee4:	6803      	ldr	r3, [r0, #0]
 8000ee6:	b103      	cbz	r3, 8000eea <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000ee8:	4403      	add	r3, r0
 8000eea:	4618      	mov	r0, r3
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <__gnu_unwind_24bit.isra.1>:
 8000ef0:	2009      	movs	r0, #9
 8000ef2:	4770      	bx	lr

08000ef4 <_Unwind_DebugHook>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <unwind_phase2>:
 8000ef8:	b570      	push	{r4, r5, r6, lr}
 8000efa:	4604      	mov	r4, r0
 8000efc:	460d      	mov	r5, r1
 8000efe:	e008      	b.n	8000f12 <unwind_phase2+0x1a>
 8000f00:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000f02:	6163      	str	r3, [r4, #20]
 8000f04:	462a      	mov	r2, r5
 8000f06:	6923      	ldr	r3, [r4, #16]
 8000f08:	4621      	mov	r1, r4
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	4798      	blx	r3
 8000f0e:	2808      	cmp	r0, #8
 8000f10:	d108      	bne.n	8000f24 <unwind_phase2+0x2c>
 8000f12:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000f14:	4620      	mov	r0, r4
 8000f16:	f7ff ff69 	bl	8000dec <get_eit_entry>
 8000f1a:	4606      	mov	r6, r0
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	d0ef      	beq.n	8000f00 <unwind_phase2+0x8>
 8000f20:	f007 fa10 	bl	8008344 <abort>
 8000f24:	2807      	cmp	r0, #7
 8000f26:	d1fb      	bne.n	8000f20 <unwind_phase2+0x28>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000f2c:	f7ff ffe2 	bl	8000ef4 <_Unwind_DebugHook>
 8000f30:	1d28      	adds	r0, r5, #4
 8000f32:	f000 fbf3 	bl	800171c <__restore_core_regs>
 8000f36:	bf00      	nop

08000f38 <unwind_phase2_forced>:
 8000f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f3c:	1d0c      	adds	r4, r1, #4
 8000f3e:	4605      	mov	r5, r0
 8000f40:	4692      	mov	sl, r2
 8000f42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f44:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000f48:	ae03      	add	r6, sp, #12
 8000f4a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f4e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f52:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f54:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f58:	ac02      	add	r4, sp, #8
 8000f5a:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8000f5e:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8000f62:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8000f66:	2300      	movs	r3, #0
 8000f68:	4628      	mov	r0, r5
 8000f6a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000f6c:	6023      	str	r3, [r4, #0]
 8000f6e:	f7ff ff3d 	bl	8000dec <get_eit_entry>
 8000f72:	f1ba 0f00 	cmp.w	sl, #0
 8000f76:	4607      	mov	r7, r0
 8000f78:	bf14      	ite	ne
 8000f7a:	260a      	movne	r6, #10
 8000f7c:	2609      	moveq	r6, #9
 8000f7e:	b17f      	cbz	r7, 8000fa0 <unwind_phase2_forced+0x68>
 8000f80:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000f82:	f046 0110 	orr.w	r1, r6, #16
 8000f86:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000f8a:	462a      	mov	r2, r5
 8000f8c:	6463      	str	r3, [r4, #68]	; 0x44
 8000f8e:	2001      	movs	r0, #1
 8000f90:	462b      	mov	r3, r5
 8000f92:	47c0      	blx	r8
 8000f94:	bb78      	cbnz	r0, 8000ff6 <unwind_phase2_forced+0xbe>
 8000f96:	4638      	mov	r0, r7
 8000f98:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fa2:	616b      	str	r3, [r5, #20]
 8000fa4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000fa8:	4621      	mov	r1, r4
 8000faa:	a87a      	add	r0, sp, #488	; 0x1e8
 8000fac:	f006 fb8c 	bl	80076c8 <memcpy>
 8000fb0:	692b      	ldr	r3, [r5, #16]
 8000fb2:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000fb4:	4629      	mov	r1, r5
 8000fb6:	4630      	mov	r0, r6
 8000fb8:	4798      	blx	r3
 8000fba:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8000fbc:	4682      	mov	sl, r0
 8000fbe:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000fc2:	4631      	mov	r1, r6
 8000fc4:	6463      	str	r3, [r4, #68]	; 0x44
 8000fc6:	462a      	mov	r2, r5
 8000fc8:	462b      	mov	r3, r5
 8000fca:	2001      	movs	r0, #1
 8000fcc:	47c0      	blx	r8
 8000fce:	b990      	cbnz	r0, 8000ff6 <unwind_phase2_forced+0xbe>
 8000fd0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000fd4:	a97a      	add	r1, sp, #488	; 0x1e8
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	f006 fb76 	bl	80076c8 <memcpy>
 8000fdc:	f1ba 0f08 	cmp.w	sl, #8
 8000fe0:	d106      	bne.n	8000ff0 <unwind_phase2_forced+0xb8>
 8000fe2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000fe4:	4628      	mov	r0, r5
 8000fe6:	f7ff ff01 	bl	8000dec <get_eit_entry>
 8000fea:	2609      	movs	r6, #9
 8000fec:	4607      	mov	r7, r0
 8000fee:	e7c6      	b.n	8000f7e <unwind_phase2_forced+0x46>
 8000ff0:	f1ba 0f07 	cmp.w	sl, #7
 8000ff4:	d005      	beq.n	8001002 <unwind_phase2_forced+0xca>
 8000ff6:	2709      	movs	r7, #9
 8000ff8:	4638      	mov	r0, r7
 8000ffa:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001002:	4638      	mov	r0, r7
 8001004:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001006:	f7ff ff75 	bl	8000ef4 <_Unwind_DebugHook>
 800100a:	a803      	add	r0, sp, #12
 800100c:	f000 fb86 	bl	800171c <__restore_core_regs>

08001010 <_Unwind_GetCFA>:
 8001010:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8001012:	4770      	bx	lr

08001014 <__gnu_Unwind_RaiseException>:
 8001014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001016:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001018:	640b      	str	r3, [r1, #64]	; 0x40
 800101a:	1d0e      	adds	r6, r1, #4
 800101c:	460f      	mov	r7, r1
 800101e:	4604      	mov	r4, r0
 8001020:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001022:	b0f9      	sub	sp, #484	; 0x1e4
 8001024:	ad01      	add	r5, sp, #4
 8001026:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001028:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800102a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800102c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800102e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001030:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001034:	f04f 36ff 	mov.w	r6, #4294967295
 8001038:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800103c:	9600      	str	r6, [sp, #0]
 800103e:	e006      	b.n	800104e <__gnu_Unwind_RaiseException+0x3a>
 8001040:	6923      	ldr	r3, [r4, #16]
 8001042:	466a      	mov	r2, sp
 8001044:	4621      	mov	r1, r4
 8001046:	4798      	blx	r3
 8001048:	2808      	cmp	r0, #8
 800104a:	4605      	mov	r5, r0
 800104c:	d108      	bne.n	8001060 <__gnu_Unwind_RaiseException+0x4c>
 800104e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001050:	4620      	mov	r0, r4
 8001052:	f7ff fecb 	bl	8000dec <get_eit_entry>
 8001056:	2800      	cmp	r0, #0
 8001058:	d0f2      	beq.n	8001040 <__gnu_Unwind_RaiseException+0x2c>
 800105a:	2009      	movs	r0, #9
 800105c:	b079      	add	sp, #484	; 0x1e4
 800105e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001060:	4668      	mov	r0, sp
 8001062:	f7ff ff13 	bl	8000e8c <restore_non_core_regs>
 8001066:	2d06      	cmp	r5, #6
 8001068:	d1f7      	bne.n	800105a <__gnu_Unwind_RaiseException+0x46>
 800106a:	4639      	mov	r1, r7
 800106c:	4620      	mov	r0, r4
 800106e:	f7ff ff43 	bl	8000ef8 <unwind_phase2>
 8001072:	bf00      	nop

08001074 <__gnu_Unwind_ForcedUnwind>:
 8001074:	b430      	push	{r4, r5}
 8001076:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001078:	60c1      	str	r1, [r0, #12]
 800107a:	6182      	str	r2, [r0, #24]
 800107c:	4619      	mov	r1, r3
 800107e:	641d      	str	r5, [r3, #64]	; 0x40
 8001080:	2200      	movs	r2, #0
 8001082:	bc30      	pop	{r4, r5}
 8001084:	e758      	b.n	8000f38 <unwind_phase2_forced>
 8001086:	bf00      	nop

08001088 <__gnu_Unwind_Resume>:
 8001088:	b570      	push	{r4, r5, r6, lr}
 800108a:	68c6      	ldr	r6, [r0, #12]
 800108c:	6943      	ldr	r3, [r0, #20]
 800108e:	640b      	str	r3, [r1, #64]	; 0x40
 8001090:	b126      	cbz	r6, 800109c <__gnu_Unwind_Resume+0x14>
 8001092:	2201      	movs	r2, #1
 8001094:	f7ff ff50 	bl	8000f38 <unwind_phase2_forced>
 8001098:	f007 f954 	bl	8008344 <abort>
 800109c:	6903      	ldr	r3, [r0, #16]
 800109e:	460a      	mov	r2, r1
 80010a0:	4604      	mov	r4, r0
 80010a2:	460d      	mov	r5, r1
 80010a4:	4601      	mov	r1, r0
 80010a6:	2002      	movs	r0, #2
 80010a8:	4798      	blx	r3
 80010aa:	2807      	cmp	r0, #7
 80010ac:	d007      	beq.n	80010be <__gnu_Unwind_Resume+0x36>
 80010ae:	2808      	cmp	r0, #8
 80010b0:	d103      	bne.n	80010ba <__gnu_Unwind_Resume+0x32>
 80010b2:	4629      	mov	r1, r5
 80010b4:	4620      	mov	r0, r4
 80010b6:	f7ff ff1f 	bl	8000ef8 <unwind_phase2>
 80010ba:	f007 f943 	bl	8008344 <abort>
 80010be:	4630      	mov	r0, r6
 80010c0:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80010c2:	f7ff ff17 	bl	8000ef4 <_Unwind_DebugHook>
 80010c6:	1d28      	adds	r0, r5, #4
 80010c8:	f000 fb28 	bl	800171c <__restore_core_regs>

080010cc <__gnu_Unwind_Resume_or_Rethrow>:
 80010cc:	68c2      	ldr	r2, [r0, #12]
 80010ce:	b11a      	cbz	r2, 80010d8 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 80010d0:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80010d2:	640a      	str	r2, [r1, #64]	; 0x40
 80010d4:	2200      	movs	r2, #0
 80010d6:	e72f      	b.n	8000f38 <unwind_phase2_forced>
 80010d8:	e79c      	b.n	8001014 <__gnu_Unwind_RaiseException>
 80010da:	bf00      	nop

080010dc <_Unwind_Complete>:
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <_Unwind_DeleteException>:
 80010e0:	6883      	ldr	r3, [r0, #8]
 80010e2:	b113      	cbz	r3, 80010ea <_Unwind_DeleteException+0xa>
 80010e4:	4601      	mov	r1, r0
 80010e6:	2001      	movs	r0, #1
 80010e8:	4718      	bx	r3
 80010ea:	4770      	bx	lr

080010ec <_Unwind_VRS_Get>:
 80010ec:	b500      	push	{lr}
 80010ee:	2904      	cmp	r1, #4
 80010f0:	d807      	bhi.n	8001102 <_Unwind_VRS_Get+0x16>
 80010f2:	e8df f001 	tbb	[pc, r1]
 80010f6:	0903      	.short	0x0903
 80010f8:	0906      	.short	0x0906
 80010fa:	09          	.byte	0x09
 80010fb:	00          	.byte	0x00
 80010fc:	b90b      	cbnz	r3, 8001102 <_Unwind_VRS_Get+0x16>
 80010fe:	2a0f      	cmp	r2, #15
 8001100:	d905      	bls.n	800110e <_Unwind_VRS_Get+0x22>
 8001102:	2002      	movs	r0, #2
 8001104:	f85d fb04 	ldr.w	pc, [sp], #4
 8001108:	2001      	movs	r0, #1
 800110a:	f85d fb04 	ldr.w	pc, [sp], #4
 800110e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001112:	4618      	mov	r0, r3
 8001114:	6853      	ldr	r3, [r2, #4]
 8001116:	9a01      	ldr	r2, [sp, #4]
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	f85d fb04 	ldr.w	pc, [sp], #4
 800111e:	bf00      	nop

08001120 <_Unwind_GetGR>:
 8001120:	b510      	push	{r4, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	2300      	movs	r3, #0
 8001126:	ac03      	add	r4, sp, #12
 8001128:	460a      	mov	r2, r1
 800112a:	9400      	str	r4, [sp, #0]
 800112c:	4619      	mov	r1, r3
 800112e:	f7ff ffdd 	bl	80010ec <_Unwind_VRS_Get>
 8001132:	9803      	ldr	r0, [sp, #12]
 8001134:	b004      	add	sp, #16
 8001136:	bd10      	pop	{r4, pc}

08001138 <_Unwind_VRS_Set>:
 8001138:	b500      	push	{lr}
 800113a:	2904      	cmp	r1, #4
 800113c:	d807      	bhi.n	800114e <_Unwind_VRS_Set+0x16>
 800113e:	e8df f001 	tbb	[pc, r1]
 8001142:	0903      	.short	0x0903
 8001144:	0906      	.short	0x0906
 8001146:	09          	.byte	0x09
 8001147:	00          	.byte	0x00
 8001148:	b90b      	cbnz	r3, 800114e <_Unwind_VRS_Set+0x16>
 800114a:	2a0f      	cmp	r2, #15
 800114c:	d905      	bls.n	800115a <_Unwind_VRS_Set+0x22>
 800114e:	2002      	movs	r0, #2
 8001150:	f85d fb04 	ldr.w	pc, [sp], #4
 8001154:	2001      	movs	r0, #1
 8001156:	f85d fb04 	ldr.w	pc, [sp], #4
 800115a:	9901      	ldr	r1, [sp, #4]
 800115c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001160:	6809      	ldr	r1, [r1, #0]
 8001162:	6051      	str	r1, [r2, #4]
 8001164:	4618      	mov	r0, r3
 8001166:	f85d fb04 	ldr.w	pc, [sp], #4
 800116a:	bf00      	nop

0800116c <_Unwind_SetGR>:
 800116c:	b510      	push	{r4, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	ac04      	add	r4, sp, #16
 8001172:	2300      	movs	r3, #0
 8001174:	f844 2d04 	str.w	r2, [r4, #-4]!
 8001178:	460a      	mov	r2, r1
 800117a:	9400      	str	r4, [sp, #0]
 800117c:	4619      	mov	r1, r3
 800117e:	f7ff ffdb 	bl	8001138 <_Unwind_VRS_Set>
 8001182:	b004      	add	sp, #16
 8001184:	bd10      	pop	{r4, pc}
 8001186:	bf00      	nop

08001188 <__gnu_Unwind_Backtrace>:
 8001188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800118c:	6413      	str	r3, [r2, #64]	; 0x40
 800118e:	1d15      	adds	r5, r2, #4
 8001190:	4607      	mov	r7, r0
 8001192:	460e      	mov	r6, r1
 8001194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001196:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800119a:	ac17      	add	r4, sp, #92	; 0x5c
 800119c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800119e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80011aa:	f04f 35ff 	mov.w	r5, #4294967295
 80011ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80011b2:	9516      	str	r5, [sp, #88]	; 0x58
 80011b4:	e010      	b.n	80011d8 <__gnu_Unwind_Backtrace+0x50>
 80011b6:	a816      	add	r0, sp, #88	; 0x58
 80011b8:	f7ff ffd8 	bl	800116c <_Unwind_SetGR>
 80011bc:	4631      	mov	r1, r6
 80011be:	a816      	add	r0, sp, #88	; 0x58
 80011c0:	47b8      	blx	r7
 80011c2:	aa16      	add	r2, sp, #88	; 0x58
 80011c4:	4669      	mov	r1, sp
 80011c6:	b978      	cbnz	r0, 80011e8 <__gnu_Unwind_Backtrace+0x60>
 80011c8:	9b04      	ldr	r3, [sp, #16]
 80011ca:	2008      	movs	r0, #8
 80011cc:	4798      	blx	r3
 80011ce:	2805      	cmp	r0, #5
 80011d0:	4604      	mov	r4, r0
 80011d2:	d00a      	beq.n	80011ea <__gnu_Unwind_Backtrace+0x62>
 80011d4:	2809      	cmp	r0, #9
 80011d6:	d007      	beq.n	80011e8 <__gnu_Unwind_Backtrace+0x60>
 80011d8:	9926      	ldr	r1, [sp, #152]	; 0x98
 80011da:	4668      	mov	r0, sp
 80011dc:	f7ff fe06 	bl	8000dec <get_eit_entry>
 80011e0:	466a      	mov	r2, sp
 80011e2:	210c      	movs	r1, #12
 80011e4:	2800      	cmp	r0, #0
 80011e6:	d0e6      	beq.n	80011b6 <__gnu_Unwind_Backtrace+0x2e>
 80011e8:	2409      	movs	r4, #9
 80011ea:	a816      	add	r0, sp, #88	; 0x58
 80011ec:	f7ff fe4e 	bl	8000e8c <restore_non_core_regs>
 80011f0:	4620      	mov	r0, r4
 80011f2:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 80011f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080011f8 <__gnu_unwind_pr_common>:
 80011f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011fc:	460d      	mov	r5, r1
 80011fe:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8001200:	b08b      	sub	sp, #44	; 0x2c
 8001202:	1d0c      	adds	r4, r1, #4
 8001204:	6809      	ldr	r1, [r1, #0]
 8001206:	9107      	str	r1, [sp, #28]
 8001208:	4691      	mov	r9, r2
 800120a:	9408      	str	r4, [sp, #32]
 800120c:	f000 0b03 	and.w	fp, r0, #3
 8001210:	461e      	mov	r6, r3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d160      	bne.n	80012d8 <__gnu_unwind_pr_common+0xe0>
 8001216:	0209      	lsls	r1, r1, #8
 8001218:	2303      	movs	r3, #3
 800121a:	9107      	str	r1, [sp, #28]
 800121c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8001220:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001224:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001226:	f1bb 0f02 	cmp.w	fp, #2
 800122a:	bf08      	it	eq
 800122c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800122e:	f013 0301 	ands.w	r3, r3, #1
 8001232:	d140      	bne.n	80012b6 <__gnu_unwind_pr_common+0xbe>
 8001234:	9301      	str	r3, [sp, #4]
 8001236:	f000 0308 	and.w	r3, r0, #8
 800123a:	9303      	str	r3, [sp, #12]
 800123c:	f8d4 8000 	ldr.w	r8, [r4]
 8001240:	f1b8 0f00 	cmp.w	r8, #0
 8001244:	d039      	beq.n	80012ba <__gnu_unwind_pr_common+0xc2>
 8001246:	2e02      	cmp	r6, #2
 8001248:	d043      	beq.n	80012d2 <__gnu_unwind_pr_common+0xda>
 800124a:	f8b4 8000 	ldrh.w	r8, [r4]
 800124e:	8867      	ldrh	r7, [r4, #2]
 8001250:	3404      	adds	r4, #4
 8001252:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001254:	f027 0a01 	bic.w	sl, r7, #1
 8001258:	210f      	movs	r1, #15
 800125a:	4648      	mov	r0, r9
 800125c:	449a      	add	sl, r3
 800125e:	f7ff ff5f 	bl	8001120 <_Unwind_GetGR>
 8001262:	4582      	cmp	sl, r0
 8001264:	d833      	bhi.n	80012ce <__gnu_unwind_pr_common+0xd6>
 8001266:	f028 0301 	bic.w	r3, r8, #1
 800126a:	449a      	add	sl, r3
 800126c:	4550      	cmp	r0, sl
 800126e:	bf2c      	ite	cs
 8001270:	2000      	movcs	r0, #0
 8001272:	2001      	movcc	r0, #1
 8001274:	007f      	lsls	r7, r7, #1
 8001276:	f007 0702 	and.w	r7, r7, #2
 800127a:	f008 0801 	and.w	r8, r8, #1
 800127e:	ea47 0708 	orr.w	r7, r7, r8
 8001282:	2f01      	cmp	r7, #1
 8001284:	d03e      	beq.n	8001304 <__gnu_unwind_pr_common+0x10c>
 8001286:	d335      	bcc.n	80012f4 <__gnu_unwind_pr_common+0xfc>
 8001288:	2f02      	cmp	r7, #2
 800128a:	d11c      	bne.n	80012c6 <__gnu_unwind_pr_common+0xce>
 800128c:	6823      	ldr	r3, [r4, #0]
 800128e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001292:	9202      	str	r2, [sp, #8]
 8001294:	f1bb 0f00 	cmp.w	fp, #0
 8001298:	d176      	bne.n	8001388 <__gnu_unwind_pr_common+0x190>
 800129a:	b128      	cbz	r0, 80012a8 <__gnu_unwind_pr_common+0xb0>
 800129c:	9903      	ldr	r1, [sp, #12]
 800129e:	2900      	cmp	r1, #0
 80012a0:	d07e      	beq.n	80013a0 <__gnu_unwind_pr_common+0x1a8>
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	f000 80a6 	beq.w	80013f4 <__gnu_unwind_pr_common+0x1fc>
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	db77      	blt.n	800139c <__gnu_unwind_pr_common+0x1a4>
 80012ac:	9b02      	ldr	r3, [sp, #8]
 80012ae:	3301      	adds	r3, #1
 80012b0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80012b4:	e7c2      	b.n	800123c <__gnu_unwind_pr_common+0x44>
 80012b6:	2300      	movs	r3, #0
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	2e02      	cmp	r6, #2
 80012bc:	dd3e      	ble.n	800133c <__gnu_unwind_pr_common+0x144>
 80012be:	f7ff fe17 	bl	8000ef0 <__gnu_unwind_24bit.isra.1>
 80012c2:	2800      	cmp	r0, #0
 80012c4:	d040      	beq.n	8001348 <__gnu_unwind_pr_common+0x150>
 80012c6:	2009      	movs	r0, #9
 80012c8:	b00b      	add	sp, #44	; 0x2c
 80012ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012ce:	2000      	movs	r0, #0
 80012d0:	e7d0      	b.n	8001274 <__gnu_unwind_pr_common+0x7c>
 80012d2:	6867      	ldr	r7, [r4, #4]
 80012d4:	3408      	adds	r4, #8
 80012d6:	e7bc      	b.n	8001252 <__gnu_unwind_pr_common+0x5a>
 80012d8:	2b02      	cmp	r3, #2
 80012da:	dca3      	bgt.n	8001224 <__gnu_unwind_pr_common+0x2c>
 80012dc:	0c0b      	lsrs	r3, r1, #16
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	0409      	lsls	r1, r1, #16
 80012e2:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 80012e6:	2302      	movs	r3, #2
 80012e8:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80012ec:	9107      	str	r1, [sp, #28]
 80012ee:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80012f2:	e797      	b.n	8001224 <__gnu_unwind_pr_common+0x2c>
 80012f4:	f1bb 0f00 	cmp.w	fp, #0
 80012f8:	d002      	beq.n	8001300 <__gnu_unwind_pr_common+0x108>
 80012fa:	2800      	cmp	r0, #0
 80012fc:	f040 80bd 	bne.w	800147a <__gnu_unwind_pr_common+0x282>
 8001300:	3404      	adds	r4, #4
 8001302:	e79b      	b.n	800123c <__gnu_unwind_pr_common+0x44>
 8001304:	f1bb 0f00 	cmp.w	fp, #0
 8001308:	d125      	bne.n	8001356 <__gnu_unwind_pr_common+0x15e>
 800130a:	b1a8      	cbz	r0, 8001338 <__gnu_unwind_pr_common+0x140>
 800130c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001310:	1c99      	adds	r1, r3, #2
 8001312:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001316:	d0d6      	beq.n	80012c6 <__gnu_unwind_pr_common+0xce>
 8001318:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800131c:	3301      	adds	r3, #1
 800131e:	9106      	str	r1, [sp, #24]
 8001320:	f000 80a3 	beq.w	800146a <__gnu_unwind_pr_common+0x272>
 8001324:	1d20      	adds	r0, r4, #4
 8001326:	f7ff fddd 	bl	8000ee4 <_Unwind_decode_typeinfo_ptr.isra.0>
 800132a:	ab06      	add	r3, sp, #24
 800132c:	4601      	mov	r1, r0
 800132e:	4628      	mov	r0, r5
 8001330:	f3af 8000 	nop.w
 8001334:	2800      	cmp	r0, #0
 8001336:	d177      	bne.n	8001428 <__gnu_unwind_pr_common+0x230>
 8001338:	3408      	adds	r4, #8
 800133a:	e77f      	b.n	800123c <__gnu_unwind_pr_common+0x44>
 800133c:	a907      	add	r1, sp, #28
 800133e:	4648      	mov	r0, r9
 8001340:	f000 faee 	bl	8001920 <__gnu_unwind_execute>
 8001344:	2800      	cmp	r0, #0
 8001346:	d1be      	bne.n	80012c6 <__gnu_unwind_pr_common+0xce>
 8001348:	9b01      	ldr	r3, [sp, #4]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d15c      	bne.n	8001408 <__gnu_unwind_pr_common+0x210>
 800134e:	2008      	movs	r0, #8
 8001350:	b00b      	add	sp, #44	; 0x2c
 8001352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001356:	210d      	movs	r1, #13
 8001358:	4648      	mov	r0, r9
 800135a:	6a2f      	ldr	r7, [r5, #32]
 800135c:	f7ff fee0 	bl	8001120 <_Unwind_GetGR>
 8001360:	4287      	cmp	r7, r0
 8001362:	d1e9      	bne.n	8001338 <__gnu_unwind_pr_common+0x140>
 8001364:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001366:	429c      	cmp	r4, r3
 8001368:	d1e6      	bne.n	8001338 <__gnu_unwind_pr_common+0x140>
 800136a:	4620      	mov	r0, r4
 800136c:	f7ff fcf0 	bl	8000d50 <selfrel_offset31>
 8001370:	210f      	movs	r1, #15
 8001372:	4602      	mov	r2, r0
 8001374:	4648      	mov	r0, r9
 8001376:	f7ff fef9 	bl	800116c <_Unwind_SetGR>
 800137a:	4648      	mov	r0, r9
 800137c:	462a      	mov	r2, r5
 800137e:	2100      	movs	r1, #0
 8001380:	f7ff fef4 	bl	800116c <_Unwind_SetGR>
 8001384:	2007      	movs	r0, #7
 8001386:	e79f      	b.n	80012c8 <__gnu_unwind_pr_common+0xd0>
 8001388:	210d      	movs	r1, #13
 800138a:	4648      	mov	r0, r9
 800138c:	6a2f      	ldr	r7, [r5, #32]
 800138e:	f7ff fec7 	bl	8001120 <_Unwind_GetGR>
 8001392:	4287      	cmp	r7, r0
 8001394:	d058      	beq.n	8001448 <__gnu_unwind_pr_common+0x250>
 8001396:	6823      	ldr	r3, [r4, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	da87      	bge.n	80012ac <__gnu_unwind_pr_common+0xb4>
 800139c:	3404      	adds	r4, #4
 800139e:	e785      	b.n	80012ac <__gnu_unwind_pr_common+0xb4>
 80013a0:	9b02      	ldr	r3, [sp, #8]
 80013a2:	b33b      	cbz	r3, 80013f4 <__gnu_unwind_pr_common+0x1fc>
 80013a4:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80013a8:	1d27      	adds	r7, r4, #4
 80013aa:	f8cd b010 	str.w	fp, [sp, #16]
 80013ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80013b2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80013b6:	9605      	str	r6, [sp, #20]
 80013b8:	46a3      	mov	fp, r4
 80013ba:	461c      	mov	r4, r3
 80013bc:	e002      	b.n	80013c4 <__gnu_unwind_pr_common+0x1cc>
 80013be:	45b2      	cmp	sl, r6
 80013c0:	46b0      	mov	r8, r6
 80013c2:	d016      	beq.n	80013f2 <__gnu_unwind_pr_common+0x1fa>
 80013c4:	4638      	mov	r0, r7
 80013c6:	9406      	str	r4, [sp, #24]
 80013c8:	f7ff fd8c 	bl	8000ee4 <_Unwind_decode_typeinfo_ptr.isra.0>
 80013cc:	ab06      	add	r3, sp, #24
 80013ce:	4601      	mov	r1, r0
 80013d0:	2200      	movs	r2, #0
 80013d2:	4628      	mov	r0, r5
 80013d4:	f3af 8000 	nop.w
 80013d8:	f108 0601 	add.w	r6, r8, #1
 80013dc:	3704      	adds	r7, #4
 80013de:	2800      	cmp	r0, #0
 80013e0:	d0ed      	beq.n	80013be <__gnu_unwind_pr_common+0x1c6>
 80013e2:	9b02      	ldr	r3, [sp, #8]
 80013e4:	9e05      	ldr	r6, [sp, #20]
 80013e6:	4543      	cmp	r3, r8
 80013e8:	465c      	mov	r4, fp
 80013ea:	f8dd b010 	ldr.w	fp, [sp, #16]
 80013ee:	d1d2      	bne.n	8001396 <__gnu_unwind_pr_common+0x19e>
 80013f0:	e000      	b.n	80013f4 <__gnu_unwind_pr_common+0x1fc>
 80013f2:	465c      	mov	r4, fp
 80013f4:	4648      	mov	r0, r9
 80013f6:	210d      	movs	r1, #13
 80013f8:	f7ff fe92 	bl	8001120 <_Unwind_GetGR>
 80013fc:	9b06      	ldr	r3, [sp, #24]
 80013fe:	6228      	str	r0, [r5, #32]
 8001400:	62ac      	str	r4, [r5, #40]	; 0x28
 8001402:	626b      	str	r3, [r5, #36]	; 0x24
 8001404:	2006      	movs	r0, #6
 8001406:	e75f      	b.n	80012c8 <__gnu_unwind_pr_common+0xd0>
 8001408:	210f      	movs	r1, #15
 800140a:	4648      	mov	r0, r9
 800140c:	f7ff fe88 	bl	8001120 <_Unwind_GetGR>
 8001410:	210e      	movs	r1, #14
 8001412:	4602      	mov	r2, r0
 8001414:	4648      	mov	r0, r9
 8001416:	f7ff fea9 	bl	800116c <_Unwind_SetGR>
 800141a:	4648      	mov	r0, r9
 800141c:	4a29      	ldr	r2, [pc, #164]	; (80014c4 <__gnu_unwind_pr_common+0x2cc>)
 800141e:	210f      	movs	r1, #15
 8001420:	f7ff fea4 	bl	800116c <_Unwind_SetGR>
 8001424:	2007      	movs	r0, #7
 8001426:	e74f      	b.n	80012c8 <__gnu_unwind_pr_common+0xd0>
 8001428:	4607      	mov	r7, r0
 800142a:	210d      	movs	r1, #13
 800142c:	4648      	mov	r0, r9
 800142e:	f7ff fe77 	bl	8001120 <_Unwind_GetGR>
 8001432:	2f02      	cmp	r7, #2
 8001434:	6228      	str	r0, [r5, #32]
 8001436:	d11d      	bne.n	8001474 <__gnu_unwind_pr_common+0x27c>
 8001438:	462b      	mov	r3, r5
 800143a:	9a06      	ldr	r2, [sp, #24]
 800143c:	f843 2f2c 	str.w	r2, [r3, #44]!
 8001440:	626b      	str	r3, [r5, #36]	; 0x24
 8001442:	62ac      	str	r4, [r5, #40]	; 0x28
 8001444:	2006      	movs	r0, #6
 8001446:	e73f      	b.n	80012c8 <__gnu_unwind_pr_common+0xd0>
 8001448:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800144a:	429c      	cmp	r4, r3
 800144c:	d1a3      	bne.n	8001396 <__gnu_unwind_pr_common+0x19e>
 800144e:	2204      	movs	r2, #4
 8001450:	2700      	movs	r7, #0
 8001452:	18a3      	adds	r3, r4, r2
 8001454:	9902      	ldr	r1, [sp, #8]
 8001456:	62a9      	str	r1, [r5, #40]	; 0x28
 8001458:	62ef      	str	r7, [r5, #44]	; 0x2c
 800145a:	632a      	str	r2, [r5, #48]	; 0x30
 800145c:	636b      	str	r3, [r5, #52]	; 0x34
 800145e:	6823      	ldr	r3, [r4, #0]
 8001460:	42bb      	cmp	r3, r7
 8001462:	db1d      	blt.n	80014a0 <__gnu_unwind_pr_common+0x2a8>
 8001464:	2301      	movs	r3, #1
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	e720      	b.n	80012ac <__gnu_unwind_pr_common+0xb4>
 800146a:	4648      	mov	r0, r9
 800146c:	210d      	movs	r1, #13
 800146e:	f7ff fe57 	bl	8001120 <_Unwind_GetGR>
 8001472:	6228      	str	r0, [r5, #32]
 8001474:	9b06      	ldr	r3, [sp, #24]
 8001476:	626b      	str	r3, [r5, #36]	; 0x24
 8001478:	e7e3      	b.n	8001442 <__gnu_unwind_pr_common+0x24a>
 800147a:	4620      	mov	r0, r4
 800147c:	f7ff fc68 	bl	8000d50 <selfrel_offset31>
 8001480:	3404      	adds	r4, #4
 8001482:	4606      	mov	r6, r0
 8001484:	63ac      	str	r4, [r5, #56]	; 0x38
 8001486:	4628      	mov	r0, r5
 8001488:	f3af 8000 	nop.w
 800148c:	2800      	cmp	r0, #0
 800148e:	f43f af1a 	beq.w	80012c6 <__gnu_unwind_pr_common+0xce>
 8001492:	4648      	mov	r0, r9
 8001494:	4632      	mov	r2, r6
 8001496:	210f      	movs	r1, #15
 8001498:	f7ff fe68 	bl	800116c <_Unwind_SetGR>
 800149c:	2007      	movs	r0, #7
 800149e:	e713      	b.n	80012c8 <__gnu_unwind_pr_common+0xd0>
 80014a0:	4608      	mov	r0, r1
 80014a2:	3001      	adds	r0, #1
 80014a4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80014a8:	f7ff fc52 	bl	8000d50 <selfrel_offset31>
 80014ac:	210f      	movs	r1, #15
 80014ae:	4602      	mov	r2, r0
 80014b0:	4648      	mov	r0, r9
 80014b2:	f7ff fe5b 	bl	800116c <_Unwind_SetGR>
 80014b6:	4648      	mov	r0, r9
 80014b8:	462a      	mov	r2, r5
 80014ba:	4639      	mov	r1, r7
 80014bc:	f7ff fe56 	bl	800116c <_Unwind_SetGR>
 80014c0:	2007      	movs	r0, #7
 80014c2:	e701      	b.n	80012c8 <__gnu_unwind_pr_common+0xd0>
 80014c4:	00000000 	.word	0x00000000

080014c8 <__aeabi_unwind_cpp_pr0>:
 80014c8:	2300      	movs	r3, #0
 80014ca:	e695      	b.n	80011f8 <__gnu_unwind_pr_common>

080014cc <__aeabi_unwind_cpp_pr1>:
 80014cc:	2301      	movs	r3, #1
 80014ce:	e693      	b.n	80011f8 <__gnu_unwind_pr_common>

080014d0 <__aeabi_unwind_cpp_pr2>:
 80014d0:	2302      	movs	r3, #2
 80014d2:	e691      	b.n	80011f8 <__gnu_unwind_pr_common>

080014d4 <_Unwind_VRS_Pop>:
 80014d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014d6:	4604      	mov	r4, r0
 80014d8:	b0c5      	sub	sp, #276	; 0x114
 80014da:	2904      	cmp	r1, #4
 80014dc:	d80d      	bhi.n	80014fa <_Unwind_VRS_Pop+0x26>
 80014de:	e8df f001 	tbb	[pc, r1]
 80014e2:	0353      	.short	0x0353
 80014e4:	310c      	.short	0x310c
 80014e6:	0f          	.byte	0x0f
 80014e7:	00          	.byte	0x00
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	ea4f 4612 	mov.w	r6, r2, lsr #16
 80014ee:	b295      	uxth	r5, r2
 80014f0:	d162      	bne.n	80015b8 <_Unwind_VRS_Pop+0xe4>
 80014f2:	1972      	adds	r2, r6, r5
 80014f4:	2a10      	cmp	r2, #16
 80014f6:	f240 809b 	bls.w	8001630 <_Unwind_VRS_Pop+0x15c>
 80014fa:	2002      	movs	r0, #2
 80014fc:	b045      	add	sp, #276	; 0x114
 80014fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001500:	2b00      	cmp	r3, #0
 8001502:	d1fa      	bne.n	80014fa <_Unwind_VRS_Pop+0x26>
 8001504:	2a10      	cmp	r2, #16
 8001506:	d8f8      	bhi.n	80014fa <_Unwind_VRS_Pop+0x26>
 8001508:	6823      	ldr	r3, [r4, #0]
 800150a:	06d8      	lsls	r0, r3, #27
 800150c:	f100 80c6 	bmi.w	800169c <_Unwind_VRS_Pop+0x1c8>
 8001510:	ae22      	add	r6, sp, #136	; 0x88
 8001512:	4630      	mov	r0, r6
 8001514:	9201      	str	r2, [sp, #4]
 8001516:	f000 f973 	bl	8001800 <__gnu_Unwind_Save_WMMXC>
 800151a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800151c:	9a01      	ldr	r2, [sp, #4]
 800151e:	2300      	movs	r3, #0
 8001520:	2501      	movs	r5, #1
 8001522:	fa05 f103 	lsl.w	r1, r5, r3
 8001526:	4211      	tst	r1, r2
 8001528:	d003      	beq.n	8001532 <_Unwind_VRS_Pop+0x5e>
 800152a:	6801      	ldr	r1, [r0, #0]
 800152c:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8001530:	3004      	adds	r0, #4
 8001532:	3301      	adds	r3, #1
 8001534:	2b04      	cmp	r3, #4
 8001536:	d1f4      	bne.n	8001522 <_Unwind_VRS_Pop+0x4e>
 8001538:	63a0      	str	r0, [r4, #56]	; 0x38
 800153a:	4630      	mov	r0, r6
 800153c:	f000 f956 	bl	80017ec <__gnu_Unwind_Restore_WMMXC>
 8001540:	2000      	movs	r0, #0
 8001542:	e7db      	b.n	80014fc <_Unwind_VRS_Pop+0x28>
 8001544:	2b03      	cmp	r3, #3
 8001546:	d1d8      	bne.n	80014fa <_Unwind_VRS_Pop+0x26>
 8001548:	0c15      	lsrs	r5, r2, #16
 800154a:	b297      	uxth	r7, r2
 800154c:	19eb      	adds	r3, r5, r7
 800154e:	2b10      	cmp	r3, #16
 8001550:	d8d3      	bhi.n	80014fa <_Unwind_VRS_Pop+0x26>
 8001552:	6823      	ldr	r3, [r4, #0]
 8001554:	071e      	lsls	r6, r3, #28
 8001556:	f100 80b5 	bmi.w	80016c4 <_Unwind_VRS_Pop+0x1f0>
 800155a:	ae22      	add	r6, sp, #136	; 0x88
 800155c:	4630      	mov	r0, r6
 800155e:	f000 f923 	bl	80017a8 <__gnu_Unwind_Save_WMMXD>
 8001562:	00ed      	lsls	r5, r5, #3
 8001564:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001566:	b14f      	cbz	r7, 800157c <_Unwind_VRS_Pop+0xa8>
 8001568:	3d04      	subs	r5, #4
 800156a:	1971      	adds	r1, r6, r5
 800156c:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8001570:	f853 2b04 	ldr.w	r2, [r3], #4
 8001574:	f841 2f04 	str.w	r2, [r1, #4]!
 8001578:	4283      	cmp	r3, r0
 800157a:	d1f9      	bne.n	8001570 <_Unwind_VRS_Pop+0x9c>
 800157c:	4630      	mov	r0, r6
 800157e:	63a3      	str	r3, [r4, #56]	; 0x38
 8001580:	f000 f8f0 	bl	8001764 <__gnu_Unwind_Restore_WMMXD>
 8001584:	2000      	movs	r0, #0
 8001586:	e7b9      	b.n	80014fc <_Unwind_VRS_Pop+0x28>
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1b6      	bne.n	80014fa <_Unwind_VRS_Pop+0x26>
 800158c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800158e:	b297      	uxth	r7, r2
 8001590:	1d20      	adds	r0, r4, #4
 8001592:	2601      	movs	r6, #1
 8001594:	fa06 f103 	lsl.w	r1, r6, r3
 8001598:	4239      	tst	r1, r7
 800159a:	f103 0301 	add.w	r3, r3, #1
 800159e:	d002      	beq.n	80015a6 <_Unwind_VRS_Pop+0xd2>
 80015a0:	6829      	ldr	r1, [r5, #0]
 80015a2:	6001      	str	r1, [r0, #0]
 80015a4:	3504      	adds	r5, #4
 80015a6:	2b10      	cmp	r3, #16
 80015a8:	f100 0004 	add.w	r0, r0, #4
 80015ac:	d1f2      	bne.n	8001594 <_Unwind_VRS_Pop+0xc0>
 80015ae:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80015b2:	d13b      	bne.n	800162c <_Unwind_VRS_Pop+0x158>
 80015b4:	63a5      	str	r5, [r4, #56]	; 0x38
 80015b6:	e7a1      	b.n	80014fc <_Unwind_VRS_Pop+0x28>
 80015b8:	2b05      	cmp	r3, #5
 80015ba:	d19e      	bne.n	80014fa <_Unwind_VRS_Pop+0x26>
 80015bc:	1977      	adds	r7, r6, r5
 80015be:	2f20      	cmp	r7, #32
 80015c0:	d89b      	bhi.n	80014fa <_Unwind_VRS_Pop+0x26>
 80015c2:	2e0f      	cmp	r6, #15
 80015c4:	d966      	bls.n	8001694 <_Unwind_VRS_Pop+0x1c0>
 80015c6:	462f      	mov	r7, r5
 80015c8:	2d00      	cmp	r5, #0
 80015ca:	d13a      	bne.n	8001642 <_Unwind_VRS_Pop+0x16e>
 80015cc:	462a      	mov	r2, r5
 80015ce:	2700      	movs	r7, #0
 80015d0:	2a00      	cmp	r2, #0
 80015d2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80015d4:	dd72      	ble.n	80016bc <_Unwind_VRS_Pop+0x1e8>
 80015d6:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80015da:	4601      	mov	r1, r0
 80015dc:	a844      	add	r0, sp, #272	; 0x110
 80015de:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 80015e2:	388c      	subs	r0, #140	; 0x8c
 80015e4:	f851 5b04 	ldr.w	r5, [r1], #4
 80015e8:	f840 5f04 	str.w	r5, [r0, #4]!
 80015ec:	4291      	cmp	r1, r2
 80015ee:	d1f9      	bne.n	80015e4 <_Unwind_VRS_Pop+0x110>
 80015f0:	4608      	mov	r0, r1
 80015f2:	b197      	cbz	r7, 800161a <_Unwind_VRS_Pop+0x146>
 80015f4:	2e10      	cmp	r6, #16
 80015f6:	4632      	mov	r2, r6
 80015f8:	a944      	add	r1, sp, #272	; 0x110
 80015fa:	bf38      	it	cc
 80015fc:	2210      	movcc	r2, #16
 80015fe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8001602:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8001606:	0079      	lsls	r1, r7, #1
 8001608:	3a04      	subs	r2, #4
 800160a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800160e:	f850 5b04 	ldr.w	r5, [r0], #4
 8001612:	f842 5f04 	str.w	r5, [r2, #4]!
 8001616:	4288      	cmp	r0, r1
 8001618:	d1f9      	bne.n	800160e <_Unwind_VRS_Pop+0x13a>
 800161a:	2b01      	cmp	r3, #1
 800161c:	d048      	beq.n	80016b0 <_Unwind_VRS_Pop+0x1dc>
 800161e:	2e0f      	cmp	r6, #15
 8001620:	63a1      	str	r1, [r4, #56]	; 0x38
 8001622:	d933      	bls.n	800168c <_Unwind_VRS_Pop+0x1b8>
 8001624:	b117      	cbz	r7, 800162c <_Unwind_VRS_Pop+0x158>
 8001626:	a802      	add	r0, sp, #8
 8001628:	f000 f894 	bl	8001754 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800162c:	2000      	movs	r0, #0
 800162e:	e765      	b.n	80014fc <_Unwind_VRS_Pop+0x28>
 8001630:	2e0f      	cmp	r6, #15
 8001632:	f63f af62 	bhi.w	80014fa <_Unwind_VRS_Pop+0x26>
 8001636:	2700      	movs	r7, #0
 8001638:	6822      	ldr	r2, [r4, #0]
 800163a:	07d1      	lsls	r1, r2, #31
 800163c:	d417      	bmi.n	800166e <_Unwind_VRS_Pop+0x19a>
 800163e:	2f00      	cmp	r7, #0
 8001640:	d060      	beq.n	8001704 <_Unwind_VRS_Pop+0x230>
 8001642:	6822      	ldr	r2, [r4, #0]
 8001644:	0751      	lsls	r1, r2, #29
 8001646:	d445      	bmi.n	80016d4 <_Unwind_VRS_Pop+0x200>
 8001648:	2b01      	cmp	r3, #1
 800164a:	d04d      	beq.n	80016e8 <_Unwind_VRS_Pop+0x214>
 800164c:	2e0f      	cmp	r6, #15
 800164e:	d806      	bhi.n	800165e <_Unwind_VRS_Pop+0x18a>
 8001650:	a822      	add	r0, sp, #136	; 0x88
 8001652:	9301      	str	r3, [sp, #4]
 8001654:	f000 f87a 	bl	800174c <__gnu_Unwind_Save_VFP_D>
 8001658:	9b01      	ldr	r3, [sp, #4]
 800165a:	2f00      	cmp	r7, #0
 800165c:	d0b6      	beq.n	80015cc <_Unwind_VRS_Pop+0xf8>
 800165e:	a802      	add	r0, sp, #8
 8001660:	9301      	str	r3, [sp, #4]
 8001662:	f000 f87b 	bl	800175c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001666:	9b01      	ldr	r3, [sp, #4]
 8001668:	f1c6 0210 	rsb	r2, r6, #16
 800166c:	e7b0      	b.n	80015d0 <_Unwind_VRS_Pop+0xfc>
 800166e:	f022 0101 	bic.w	r1, r2, #1
 8001672:	2b05      	cmp	r3, #5
 8001674:	6021      	str	r1, [r4, #0]
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	4620      	mov	r0, r4
 800167a:	d03b      	beq.n	80016f4 <_Unwind_VRS_Pop+0x220>
 800167c:	f022 0203 	bic.w	r2, r2, #3
 8001680:	f840 2b48 	str.w	r2, [r0], #72
 8001684:	f000 f85a 	bl	800173c <__gnu_Unwind_Save_VFP>
 8001688:	9b01      	ldr	r3, [sp, #4]
 800168a:	e7d8      	b.n	800163e <_Unwind_VRS_Pop+0x16a>
 800168c:	a822      	add	r0, sp, #136	; 0x88
 800168e:	f000 f859 	bl	8001744 <__gnu_Unwind_Restore_VFP_D>
 8001692:	e7c7      	b.n	8001624 <_Unwind_VRS_Pop+0x150>
 8001694:	2f10      	cmp	r7, #16
 8001696:	d9ce      	bls.n	8001636 <_Unwind_VRS_Pop+0x162>
 8001698:	3f10      	subs	r7, #16
 800169a:	e7cd      	b.n	8001638 <_Unwind_VRS_Pop+0x164>
 800169c:	f023 0310 	bic.w	r3, r3, #16
 80016a0:	6023      	str	r3, [r4, #0]
 80016a2:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80016a6:	9201      	str	r2, [sp, #4]
 80016a8:	f000 f8aa 	bl	8001800 <__gnu_Unwind_Save_WMMXC>
 80016ac:	9a01      	ldr	r2, [sp, #4]
 80016ae:	e72f      	b.n	8001510 <_Unwind_VRS_Pop+0x3c>
 80016b0:	3104      	adds	r1, #4
 80016b2:	63a1      	str	r1, [r4, #56]	; 0x38
 80016b4:	a822      	add	r0, sp, #136	; 0x88
 80016b6:	f000 f83d 	bl	8001734 <__gnu_Unwind_Restore_VFP>
 80016ba:	e7b7      	b.n	800162c <_Unwind_VRS_Pop+0x158>
 80016bc:	2f00      	cmp	r7, #0
 80016be:	d199      	bne.n	80015f4 <_Unwind_VRS_Pop+0x120>
 80016c0:	4601      	mov	r1, r0
 80016c2:	e7aa      	b.n	800161a <_Unwind_VRS_Pop+0x146>
 80016c4:	f023 0308 	bic.w	r3, r3, #8
 80016c8:	6023      	str	r3, [r4, #0]
 80016ca:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80016ce:	f000 f86b 	bl	80017a8 <__gnu_Unwind_Save_WMMXD>
 80016d2:	e742      	b.n	800155a <_Unwind_VRS_Pop+0x86>
 80016d4:	4620      	mov	r0, r4
 80016d6:	f022 0204 	bic.w	r2, r2, #4
 80016da:	f840 2bd0 	str.w	r2, [r0], #208
 80016de:	9301      	str	r3, [sp, #4]
 80016e0:	f000 f83c 	bl	800175c <__gnu_Unwind_Save_VFP_D_16_to_31>
 80016e4:	9b01      	ldr	r3, [sp, #4]
 80016e6:	e7af      	b.n	8001648 <_Unwind_VRS_Pop+0x174>
 80016e8:	a822      	add	r0, sp, #136	; 0x88
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	f000 f826 	bl	800173c <__gnu_Unwind_Save_VFP>
 80016f0:	9b01      	ldr	r3, [sp, #4]
 80016f2:	e7b9      	b.n	8001668 <_Unwind_VRS_Pop+0x194>
 80016f4:	f041 0102 	orr.w	r1, r1, #2
 80016f8:	f840 1b48 	str.w	r1, [r0], #72
 80016fc:	f000 f826 	bl	800174c <__gnu_Unwind_Save_VFP_D>
 8001700:	9b01      	ldr	r3, [sp, #4]
 8001702:	e79c      	b.n	800163e <_Unwind_VRS_Pop+0x16a>
 8001704:	2b01      	cmp	r3, #1
 8001706:	d003      	beq.n	8001710 <_Unwind_VRS_Pop+0x23c>
 8001708:	2e0f      	cmp	r6, #15
 800170a:	f63f af5f 	bhi.w	80015cc <_Unwind_VRS_Pop+0xf8>
 800170e:	e79f      	b.n	8001650 <_Unwind_VRS_Pop+0x17c>
 8001710:	a822      	add	r0, sp, #136	; 0x88
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	f000 f812 	bl	800173c <__gnu_Unwind_Save_VFP>
 8001718:	9b01      	ldr	r3, [sp, #4]
 800171a:	e757      	b.n	80015cc <_Unwind_VRS_Pop+0xf8>

0800171c <__restore_core_regs>:
 800171c:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001720:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001724:	469c      	mov	ip, r3
 8001726:	46a6      	mov	lr, r4
 8001728:	f84c 5d04 	str.w	r5, [ip, #-4]!
 800172c:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001730:	46e5      	mov	sp, ip
 8001732:	bd00      	pop	{pc}

08001734 <__gnu_Unwind_Restore_VFP>:
 8001734:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop

0800173c <__gnu_Unwind_Save_VFP>:
 800173c:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop

08001744 <__gnu_Unwind_Restore_VFP_D>:
 8001744:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop

0800174c <__gnu_Unwind_Save_VFP_D>:
 800174c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop

08001754 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8001754:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop

0800175c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 800175c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop

08001764 <__gnu_Unwind_Restore_WMMXD>:
 8001764:	ecf0 0102 	ldfe	f0, [r0], #8
 8001768:	ecf0 1102 	ldfe	f1, [r0], #8
 800176c:	ecf0 2102 	ldfe	f2, [r0], #8
 8001770:	ecf0 3102 	ldfe	f3, [r0], #8
 8001774:	ecf0 4102 	ldfe	f4, [r0], #8
 8001778:	ecf0 5102 	ldfe	f5, [r0], #8
 800177c:	ecf0 6102 	ldfe	f6, [r0], #8
 8001780:	ecf0 7102 	ldfe	f7, [r0], #8
 8001784:	ecf0 8102 	ldfp	f0, [r0], #8
 8001788:	ecf0 9102 	ldfp	f1, [r0], #8
 800178c:	ecf0 a102 	ldfp	f2, [r0], #8
 8001790:	ecf0 b102 	ldfp	f3, [r0], #8
 8001794:	ecf0 c102 	ldfp	f4, [r0], #8
 8001798:	ecf0 d102 	ldfp	f5, [r0], #8
 800179c:	ecf0 e102 	ldfp	f6, [r0], #8
 80017a0:	ecf0 f102 	ldfp	f7, [r0], #8
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop

080017a8 <__gnu_Unwind_Save_WMMXD>:
 80017a8:	ece0 0102 	stfe	f0, [r0], #8
 80017ac:	ece0 1102 	stfe	f1, [r0], #8
 80017b0:	ece0 2102 	stfe	f2, [r0], #8
 80017b4:	ece0 3102 	stfe	f3, [r0], #8
 80017b8:	ece0 4102 	stfe	f4, [r0], #8
 80017bc:	ece0 5102 	stfe	f5, [r0], #8
 80017c0:	ece0 6102 	stfe	f6, [r0], #8
 80017c4:	ece0 7102 	stfe	f7, [r0], #8
 80017c8:	ece0 8102 	stfp	f0, [r0], #8
 80017cc:	ece0 9102 	stfp	f1, [r0], #8
 80017d0:	ece0 a102 	stfp	f2, [r0], #8
 80017d4:	ece0 b102 	stfp	f3, [r0], #8
 80017d8:	ece0 c102 	stfp	f4, [r0], #8
 80017dc:	ece0 d102 	stfp	f5, [r0], #8
 80017e0:	ece0 e102 	stfp	f6, [r0], #8
 80017e4:	ece0 f102 	stfp	f7, [r0], #8
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop

080017ec <__gnu_Unwind_Restore_WMMXC>:
 80017ec:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 80017f0:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 80017f4:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 80017f8:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop

08001800 <__gnu_Unwind_Save_WMMXC>:
 8001800:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001804:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001808:	fca0 a101 	stc2	1, cr10, [r0], #4
 800180c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop

08001814 <_Unwind_RaiseException>:
 8001814:	46ec      	mov	ip, sp
 8001816:	b500      	push	{lr}
 8001818:	e92d 5000 	stmdb	sp!, {ip, lr}
 800181c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001820:	f04f 0300 	mov.w	r3, #0
 8001824:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001828:	a901      	add	r1, sp, #4
 800182a:	f7ff fbf3 	bl	8001014 <__gnu_Unwind_RaiseException>
 800182e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001832:	b012      	add	sp, #72	; 0x48
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop

08001838 <_Unwind_Resume>:
 8001838:	46ec      	mov	ip, sp
 800183a:	b500      	push	{lr}
 800183c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001840:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001844:	f04f 0300 	mov.w	r3, #0
 8001848:	e92d 000c 	stmdb	sp!, {r2, r3}
 800184c:	a901      	add	r1, sp, #4
 800184e:	f7ff fc1b 	bl	8001088 <__gnu_Unwind_Resume>
 8001852:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001856:	b012      	add	sp, #72	; 0x48
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop

0800185c <_Unwind_Resume_or_Rethrow>:
 800185c:	46ec      	mov	ip, sp
 800185e:	b500      	push	{lr}
 8001860:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001864:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001868:	f04f 0300 	mov.w	r3, #0
 800186c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001870:	a901      	add	r1, sp, #4
 8001872:	f7ff fc2b 	bl	80010cc <__gnu_Unwind_Resume_or_Rethrow>
 8001876:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800187a:	b012      	add	sp, #72	; 0x48
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop

08001880 <_Unwind_ForcedUnwind>:
 8001880:	46ec      	mov	ip, sp
 8001882:	b500      	push	{lr}
 8001884:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001888:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800188c:	f04f 0300 	mov.w	r3, #0
 8001890:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001894:	ab01      	add	r3, sp, #4
 8001896:	f7ff fbed 	bl	8001074 <__gnu_Unwind_ForcedUnwind>
 800189a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800189e:	b012      	add	sp, #72	; 0x48
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop

080018a4 <_Unwind_Backtrace>:
 80018a4:	46ec      	mov	ip, sp
 80018a6:	b500      	push	{lr}
 80018a8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80018ac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80018b0:	f04f 0300 	mov.w	r3, #0
 80018b4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80018b8:	aa01      	add	r2, sp, #4
 80018ba:	f7ff fc65 	bl	8001188 <__gnu_Unwind_Backtrace>
 80018be:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80018c2:	b012      	add	sp, #72	; 0x48
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop

080018c8 <next_unwind_byte>:
 80018c8:	7a02      	ldrb	r2, [r0, #8]
 80018ca:	b91a      	cbnz	r2, 80018d4 <next_unwind_byte+0xc>
 80018cc:	7a43      	ldrb	r3, [r0, #9]
 80018ce:	b943      	cbnz	r3, 80018e2 <next_unwind_byte+0x1a>
 80018d0:	20b0      	movs	r0, #176	; 0xb0
 80018d2:	4770      	bx	lr
 80018d4:	6803      	ldr	r3, [r0, #0]
 80018d6:	3a01      	subs	r2, #1
 80018d8:	7202      	strb	r2, [r0, #8]
 80018da:	021a      	lsls	r2, r3, #8
 80018dc:	6002      	str	r2, [r0, #0]
 80018de:	0e18      	lsrs	r0, r3, #24
 80018e0:	4770      	bx	lr
 80018e2:	6842      	ldr	r2, [r0, #4]
 80018e4:	3b01      	subs	r3, #1
 80018e6:	b410      	push	{r4}
 80018e8:	7243      	strb	r3, [r0, #9]
 80018ea:	6813      	ldr	r3, [r2, #0]
 80018ec:	2103      	movs	r1, #3
 80018ee:	1d14      	adds	r4, r2, #4
 80018f0:	7201      	strb	r1, [r0, #8]
 80018f2:	021a      	lsls	r2, r3, #8
 80018f4:	6044      	str	r4, [r0, #4]
 80018f6:	6002      	str	r2, [r0, #0]
 80018f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018fc:	0e18      	lsrs	r0, r3, #24
 80018fe:	4770      	bx	lr

08001900 <_Unwind_GetGR.constprop.0>:
 8001900:	b500      	push	{lr}
 8001902:	b085      	sub	sp, #20
 8001904:	aa03      	add	r2, sp, #12
 8001906:	2300      	movs	r3, #0
 8001908:	9200      	str	r2, [sp, #0]
 800190a:	4619      	mov	r1, r3
 800190c:	220c      	movs	r2, #12
 800190e:	f7ff fbed 	bl	80010ec <_Unwind_VRS_Get>
 8001912:	9803      	ldr	r0, [sp, #12]
 8001914:	b005      	add	sp, #20
 8001916:	f85d fb04 	ldr.w	pc, [sp], #4
 800191a:	bf00      	nop

0800191c <unwind_UCB_from_context>:
 800191c:	e7f0      	b.n	8001900 <_Unwind_GetGR.constprop.0>
 800191e:	bf00      	nop

08001920 <__gnu_unwind_execute>:
 8001920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001924:	4606      	mov	r6, r0
 8001926:	b085      	sub	sp, #20
 8001928:	460f      	mov	r7, r1
 800192a:	f04f 0800 	mov.w	r8, #0
 800192e:	4638      	mov	r0, r7
 8001930:	f7ff ffca 	bl	80018c8 <next_unwind_byte>
 8001934:	28b0      	cmp	r0, #176	; 0xb0
 8001936:	4604      	mov	r4, r0
 8001938:	d023      	beq.n	8001982 <__gnu_unwind_execute+0x62>
 800193a:	0605      	lsls	r5, r0, #24
 800193c:	d427      	bmi.n	800198e <__gnu_unwind_execute+0x6e>
 800193e:	2300      	movs	r3, #0
 8001940:	f10d 090c 	add.w	r9, sp, #12
 8001944:	4619      	mov	r1, r3
 8001946:	0085      	lsls	r5, r0, #2
 8001948:	220d      	movs	r2, #13
 800194a:	f8cd 9000 	str.w	r9, [sp]
 800194e:	4630      	mov	r0, r6
 8001950:	f7ff fbcc 	bl	80010ec <_Unwind_VRS_Get>
 8001954:	b2ed      	uxtb	r5, r5
 8001956:	9b03      	ldr	r3, [sp, #12]
 8001958:	f8cd 9000 	str.w	r9, [sp]
 800195c:	0660      	lsls	r0, r4, #25
 800195e:	f105 0504 	add.w	r5, r5, #4
 8001962:	bf4c      	ite	mi
 8001964:	1b5d      	submi	r5, r3, r5
 8001966:	18ed      	addpl	r5, r5, r3
 8001968:	2300      	movs	r3, #0
 800196a:	4619      	mov	r1, r3
 800196c:	220d      	movs	r2, #13
 800196e:	4630      	mov	r0, r6
 8001970:	9503      	str	r5, [sp, #12]
 8001972:	f7ff fbe1 	bl	8001138 <_Unwind_VRS_Set>
 8001976:	4638      	mov	r0, r7
 8001978:	f7ff ffa6 	bl	80018c8 <next_unwind_byte>
 800197c:	28b0      	cmp	r0, #176	; 0xb0
 800197e:	4604      	mov	r4, r0
 8001980:	d1db      	bne.n	800193a <__gnu_unwind_execute+0x1a>
 8001982:	f1b8 0f00 	cmp.w	r8, #0
 8001986:	f000 8095 	beq.w	8001ab4 <__gnu_unwind_execute+0x194>
 800198a:	2000      	movs	r0, #0
 800198c:	e01c      	b.n	80019c8 <__gnu_unwind_execute+0xa8>
 800198e:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001992:	2b80      	cmp	r3, #128	; 0x80
 8001994:	d05d      	beq.n	8001a52 <__gnu_unwind_execute+0x132>
 8001996:	2b90      	cmp	r3, #144	; 0x90
 8001998:	d019      	beq.n	80019ce <__gnu_unwind_execute+0xae>
 800199a:	2ba0      	cmp	r3, #160	; 0xa0
 800199c:	d02c      	beq.n	80019f8 <__gnu_unwind_execute+0xd8>
 800199e:	2bb0      	cmp	r3, #176	; 0xb0
 80019a0:	d03f      	beq.n	8001a22 <__gnu_unwind_execute+0x102>
 80019a2:	2bc0      	cmp	r3, #192	; 0xc0
 80019a4:	d06c      	beq.n	8001a80 <__gnu_unwind_execute+0x160>
 80019a6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80019aa:	2bd0      	cmp	r3, #208	; 0xd0
 80019ac:	d10b      	bne.n	80019c6 <__gnu_unwind_execute+0xa6>
 80019ae:	f000 0207 	and.w	r2, r0, #7
 80019b2:	3201      	adds	r2, #1
 80019b4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80019b8:	2305      	movs	r3, #5
 80019ba:	2101      	movs	r1, #1
 80019bc:	4630      	mov	r0, r6
 80019be:	f7ff fd89 	bl	80014d4 <_Unwind_VRS_Pop>
 80019c2:	2800      	cmp	r0, #0
 80019c4:	d0b3      	beq.n	800192e <__gnu_unwind_execute+0xe>
 80019c6:	2009      	movs	r0, #9
 80019c8:	b005      	add	sp, #20
 80019ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019ce:	f000 030d 	and.w	r3, r0, #13
 80019d2:	2b0d      	cmp	r3, #13
 80019d4:	d0f7      	beq.n	80019c6 <__gnu_unwind_execute+0xa6>
 80019d6:	ad03      	add	r5, sp, #12
 80019d8:	2300      	movs	r3, #0
 80019da:	f000 020f 	and.w	r2, r0, #15
 80019de:	4619      	mov	r1, r3
 80019e0:	9500      	str	r5, [sp, #0]
 80019e2:	4630      	mov	r0, r6
 80019e4:	f7ff fb82 	bl	80010ec <_Unwind_VRS_Get>
 80019e8:	2300      	movs	r3, #0
 80019ea:	9500      	str	r5, [sp, #0]
 80019ec:	4619      	mov	r1, r3
 80019ee:	220d      	movs	r2, #13
 80019f0:	4630      	mov	r0, r6
 80019f2:	f7ff fba1 	bl	8001138 <_Unwind_VRS_Set>
 80019f6:	e79a      	b.n	800192e <__gnu_unwind_execute+0xe>
 80019f8:	43c2      	mvns	r2, r0
 80019fa:	f002 0307 	and.w	r3, r2, #7
 80019fe:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001a02:	411a      	asrs	r2, r3
 8001a04:	0701      	lsls	r1, r0, #28
 8001a06:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001a0a:	f04f 0300 	mov.w	r3, #0
 8001a0e:	bf48      	it	mi
 8001a10:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001a14:	4619      	mov	r1, r3
 8001a16:	4630      	mov	r0, r6
 8001a18:	f7ff fd5c 	bl	80014d4 <_Unwind_VRS_Pop>
 8001a1c:	2800      	cmp	r0, #0
 8001a1e:	d1d2      	bne.n	80019c6 <__gnu_unwind_execute+0xa6>
 8001a20:	e785      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001a22:	28b1      	cmp	r0, #177	; 0xb1
 8001a24:	d057      	beq.n	8001ad6 <__gnu_unwind_execute+0x1b6>
 8001a26:	28b2      	cmp	r0, #178	; 0xb2
 8001a28:	d068      	beq.n	8001afc <__gnu_unwind_execute+0x1dc>
 8001a2a:	28b3      	cmp	r0, #179	; 0xb3
 8001a2c:	f000 8095 	beq.w	8001b5a <__gnu_unwind_execute+0x23a>
 8001a30:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001a34:	2bb4      	cmp	r3, #180	; 0xb4
 8001a36:	d0c6      	beq.n	80019c6 <__gnu_unwind_execute+0xa6>
 8001a38:	f000 0207 	and.w	r2, r0, #7
 8001a3c:	3201      	adds	r2, #1
 8001a3e:	2301      	movs	r3, #1
 8001a40:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001a44:	4619      	mov	r1, r3
 8001a46:	4630      	mov	r0, r6
 8001a48:	f7ff fd44 	bl	80014d4 <_Unwind_VRS_Pop>
 8001a4c:	2800      	cmp	r0, #0
 8001a4e:	d1ba      	bne.n	80019c6 <__gnu_unwind_execute+0xa6>
 8001a50:	e76d      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001a52:	4638      	mov	r0, r7
 8001a54:	f7ff ff38 	bl	80018c8 <next_unwind_byte>
 8001a58:	0224      	lsls	r4, r4, #8
 8001a5a:	4304      	orrs	r4, r0
 8001a5c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001a60:	d0b1      	beq.n	80019c6 <__gnu_unwind_execute+0xa6>
 8001a62:	0124      	lsls	r4, r4, #4
 8001a64:	2300      	movs	r3, #0
 8001a66:	b2a2      	uxth	r2, r4
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4630      	mov	r0, r6
 8001a6c:	f7ff fd32 	bl	80014d4 <_Unwind_VRS_Pop>
 8001a70:	2800      	cmp	r0, #0
 8001a72:	d1a8      	bne.n	80019c6 <__gnu_unwind_execute+0xa6>
 8001a74:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001a78:	bf18      	it	ne
 8001a7a:	f04f 0801 	movne.w	r8, #1
 8001a7e:	e756      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001a80:	28c6      	cmp	r0, #198	; 0xc6
 8001a82:	d07d      	beq.n	8001b80 <__gnu_unwind_execute+0x260>
 8001a84:	28c7      	cmp	r0, #199	; 0xc7
 8001a86:	f000 8086 	beq.w	8001b96 <__gnu_unwind_execute+0x276>
 8001a8a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001a8e:	2bc0      	cmp	r3, #192	; 0xc0
 8001a90:	f000 8094 	beq.w	8001bbc <__gnu_unwind_execute+0x29c>
 8001a94:	28c8      	cmp	r0, #200	; 0xc8
 8001a96:	f000 809f 	beq.w	8001bd8 <__gnu_unwind_execute+0x2b8>
 8001a9a:	28c9      	cmp	r0, #201	; 0xc9
 8001a9c:	d193      	bne.n	80019c6 <__gnu_unwind_execute+0xa6>
 8001a9e:	4638      	mov	r0, r7
 8001aa0:	f7ff ff12 	bl	80018c8 <next_unwind_byte>
 8001aa4:	0302      	lsls	r2, r0, #12
 8001aa6:	f000 000f 	and.w	r0, r0, #15
 8001aaa:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001aae:	3001      	adds	r0, #1
 8001ab0:	4302      	orrs	r2, r0
 8001ab2:	e781      	b.n	80019b8 <__gnu_unwind_execute+0x98>
 8001ab4:	ac03      	add	r4, sp, #12
 8001ab6:	4643      	mov	r3, r8
 8001ab8:	220e      	movs	r2, #14
 8001aba:	4641      	mov	r1, r8
 8001abc:	9400      	str	r4, [sp, #0]
 8001abe:	4630      	mov	r0, r6
 8001ac0:	f7ff fb14 	bl	80010ec <_Unwind_VRS_Get>
 8001ac4:	9400      	str	r4, [sp, #0]
 8001ac6:	4630      	mov	r0, r6
 8001ac8:	4643      	mov	r3, r8
 8001aca:	220f      	movs	r2, #15
 8001acc:	4641      	mov	r1, r8
 8001ace:	f7ff fb33 	bl	8001138 <_Unwind_VRS_Set>
 8001ad2:	4640      	mov	r0, r8
 8001ad4:	e778      	b.n	80019c8 <__gnu_unwind_execute+0xa8>
 8001ad6:	4638      	mov	r0, r7
 8001ad8:	f7ff fef6 	bl	80018c8 <next_unwind_byte>
 8001adc:	2800      	cmp	r0, #0
 8001ade:	f43f af72 	beq.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001ae2:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001ae6:	f47f af6e 	bne.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001aea:	4602      	mov	r2, r0
 8001aec:	4619      	mov	r1, r3
 8001aee:	4630      	mov	r0, r6
 8001af0:	f7ff fcf0 	bl	80014d4 <_Unwind_VRS_Pop>
 8001af4:	2800      	cmp	r0, #0
 8001af6:	f47f af66 	bne.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001afa:	e718      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001afc:	2300      	movs	r3, #0
 8001afe:	f10d 090c 	add.w	r9, sp, #12
 8001b02:	220d      	movs	r2, #13
 8001b04:	4619      	mov	r1, r3
 8001b06:	f8cd 9000 	str.w	r9, [sp]
 8001b0a:	4630      	mov	r0, r6
 8001b0c:	f7ff faee 	bl	80010ec <_Unwind_VRS_Get>
 8001b10:	4638      	mov	r0, r7
 8001b12:	f7ff fed9 	bl	80018c8 <next_unwind_byte>
 8001b16:	0602      	lsls	r2, r0, #24
 8001b18:	f04f 0402 	mov.w	r4, #2
 8001b1c:	d50c      	bpl.n	8001b38 <__gnu_unwind_execute+0x218>
 8001b1e:	9b03      	ldr	r3, [sp, #12]
 8001b20:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001b24:	40a0      	lsls	r0, r4
 8001b26:	4403      	add	r3, r0
 8001b28:	4638      	mov	r0, r7
 8001b2a:	9303      	str	r3, [sp, #12]
 8001b2c:	f7ff fecc 	bl	80018c8 <next_unwind_byte>
 8001b30:	0603      	lsls	r3, r0, #24
 8001b32:	f104 0407 	add.w	r4, r4, #7
 8001b36:	d4f2      	bmi.n	8001b1e <__gnu_unwind_execute+0x1fe>
 8001b38:	9b03      	ldr	r3, [sp, #12]
 8001b3a:	f8cd 9000 	str.w	r9, [sp]
 8001b3e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001b42:	40a2      	lsls	r2, r4
 8001b44:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001b48:	2300      	movs	r3, #0
 8001b4a:	4414      	add	r4, r2
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	220d      	movs	r2, #13
 8001b50:	4630      	mov	r0, r6
 8001b52:	9403      	str	r4, [sp, #12]
 8001b54:	f7ff faf0 	bl	8001138 <_Unwind_VRS_Set>
 8001b58:	e6e9      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001b5a:	4638      	mov	r0, r7
 8001b5c:	f7ff feb4 	bl	80018c8 <next_unwind_byte>
 8001b60:	0301      	lsls	r1, r0, #12
 8001b62:	f000 000f 	and.w	r0, r0, #15
 8001b66:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001b6a:	1c42      	adds	r2, r0, #1
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	4630      	mov	r0, r6
 8001b72:	4619      	mov	r1, r3
 8001b74:	f7ff fcae 	bl	80014d4 <_Unwind_VRS_Pop>
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	f47f af24 	bne.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001b7e:	e6d6      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001b80:	4638      	mov	r0, r7
 8001b82:	f7ff fea1 	bl	80018c8 <next_unwind_byte>
 8001b86:	0301      	lsls	r1, r0, #12
 8001b88:	f000 000f 	and.w	r0, r0, #15
 8001b8c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001b90:	1c42      	adds	r2, r0, #1
 8001b92:	2303      	movs	r3, #3
 8001b94:	e7eb      	b.n	8001b6e <__gnu_unwind_execute+0x24e>
 8001b96:	4638      	mov	r0, r7
 8001b98:	f7ff fe96 	bl	80018c8 <next_unwind_byte>
 8001b9c:	2800      	cmp	r0, #0
 8001b9e:	f43f af12 	beq.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001ba2:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001ba6:	f47f af0e 	bne.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001baa:	4602      	mov	r2, r0
 8001bac:	2104      	movs	r1, #4
 8001bae:	4630      	mov	r0, r6
 8001bb0:	f7ff fc90 	bl	80014d4 <_Unwind_VRS_Pop>
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	f47f af06 	bne.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001bba:	e6b8      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001bbc:	f000 020f 	and.w	r2, r0, #15
 8001bc0:	3201      	adds	r2, #1
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4630      	mov	r0, r6
 8001bcc:	f7ff fc82 	bl	80014d4 <_Unwind_VRS_Pop>
 8001bd0:	2800      	cmp	r0, #0
 8001bd2:	f47f aef8 	bne.w	80019c6 <__gnu_unwind_execute+0xa6>
 8001bd6:	e6aa      	b.n	800192e <__gnu_unwind_execute+0xe>
 8001bd8:	4638      	mov	r0, r7
 8001bda:	f7ff fe75 	bl	80018c8 <next_unwind_byte>
 8001bde:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001be2:	f000 030f 	and.w	r3, r0, #15
 8001be6:	3210      	adds	r2, #16
 8001be8:	3301      	adds	r3, #1
 8001bea:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001bee:	e6e3      	b.n	80019b8 <__gnu_unwind_execute+0x98>

08001bf0 <__gnu_unwind_frame>:
 8001bf0:	b510      	push	{r4, lr}
 8001bf2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001bf4:	b084      	sub	sp, #16
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	2003      	movs	r0, #3
 8001bfa:	f88d 000c 	strb.w	r0, [sp, #12]
 8001bfe:	79dc      	ldrb	r4, [r3, #7]
 8001c00:	f88d 400d 	strb.w	r4, [sp, #13]
 8001c04:	0212      	lsls	r2, r2, #8
 8001c06:	3308      	adds	r3, #8
 8001c08:	4608      	mov	r0, r1
 8001c0a:	a901      	add	r1, sp, #4
 8001c0c:	9201      	str	r2, [sp, #4]
 8001c0e:	9302      	str	r3, [sp, #8]
 8001c10:	f7ff fe86 	bl	8001920 <__gnu_unwind_execute>
 8001c14:	b004      	add	sp, #16
 8001c16:	bd10      	pop	{r4, pc}

08001c18 <_Unwind_GetRegionStart>:
 8001c18:	b508      	push	{r3, lr}
 8001c1a:	f7ff fe7f 	bl	800191c <unwind_UCB_from_context>
 8001c1e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001c20:	bd08      	pop	{r3, pc}
 8001c22:	bf00      	nop

08001c24 <_Unwind_GetLanguageSpecificData>:
 8001c24:	b508      	push	{r3, lr}
 8001c26:	f7ff fe79 	bl	800191c <unwind_UCB_from_context>
 8001c2a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001c2c:	79c3      	ldrb	r3, [r0, #7]
 8001c2e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001c32:	3008      	adds	r0, #8
 8001c34:	bd08      	pop	{r3, pc}
 8001c36:	bf00      	nop

08001c38 <_Unwind_GetTextRelBase>:
 8001c38:	b508      	push	{r3, lr}
 8001c3a:	f006 fb83 	bl	8008344 <abort>
 8001c3e:	bf00      	nop

08001c40 <_Unwind_GetDataRelBase>:
 8001c40:	b508      	push	{r3, lr}
 8001c42:	f7ff fff9 	bl	8001c38 <_Unwind_GetTextRelBase>
 8001c46:	bf00      	nop

08001c48 <__aeabi_idiv0>:
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <HAL_Init>:
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c4c:	4a09      	ldr	r2, [pc, #36]	; (8001c74 <HAL_Init+0x28>)
 8001c4e:	6813      	ldr	r3, [r2, #0]
 8001c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8001c54:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c56:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c58:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c5a:	f000 f833 	bl	8001cc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f005 f8e6 	bl	8006e30 <HAL_InitTick>
 8001c64:	4604      	mov	r4, r0
 8001c66:	b918      	cbnz	r0, 8001c70 <HAL_Init+0x24>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c68:	f005 f890 	bl	8006d8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001c70:	2401      	movs	r4, #1
 8001c72:	e7fb      	b.n	8001c6c <HAL_Init+0x20>
 8001c74:	40022000 	.word	0x40022000

08001c78 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001c78:	4a03      	ldr	r2, [pc, #12]	; (8001c88 <HAL_IncTick+0x10>)
 8001c7a:	4904      	ldr	r1, [pc, #16]	; (8001c8c <HAL_IncTick+0x14>)
 8001c7c:	6813      	ldr	r3, [r2, #0]
 8001c7e:	6809      	ldr	r1, [r1, #0]
 8001c80:	440b      	add	r3, r1
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	200014c8 	.word	0x200014c8
 8001c8c:	20000000 	.word	0x20000000

08001c90 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001c90:	4b01      	ldr	r3, [pc, #4]	; (8001c98 <HAL_GetTick+0x8>)
 8001c92:	6818      	ldr	r0, [r3, #0]
}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	200014c8 	.word	0x200014c8

08001c9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c9c:	b538      	push	{r3, r4, r5, lr}
 8001c9e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001ca0:	f7ff fff6 	bl	8001c90 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ca4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001ca6:	bf1c      	itt	ne
 8001ca8:	4b05      	ldrne	r3, [pc, #20]	; (8001cc0 <HAL_Delay+0x24>)
 8001caa:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001cac:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001cae:	bf18      	it	ne
 8001cb0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cb2:	f7ff ffed 	bl	8001c90 <HAL_GetTick>
 8001cb6:	1b40      	subs	r0, r0, r5
 8001cb8:	4284      	cmp	r4, r0
 8001cba:	d8fa      	bhi.n	8001cb2 <HAL_Delay+0x16>
  {
  }
}
 8001cbc:	bd38      	pop	{r3, r4, r5, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000000 	.word	0x20000000

08001cc4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc4:	4a07      	ldr	r2, [pc, #28]	; (8001ce4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001cc6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cc8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ccc:	041b      	lsls	r3, r3, #16
 8001cce:	0c1b      	lsrs	r3, r3, #16
 8001cd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cd4:	0200      	lsls	r0, r0, #8
 8001cd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cda:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001cde:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001ce0:	60d3      	str	r3, [r2, #12]
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce8:	4b17      	ldr	r3, [pc, #92]	; (8001d48 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cea:	b530      	push	{r4, r5, lr}
 8001cec:	68dc      	ldr	r4, [r3, #12]
 8001cee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cf6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf8:	2b04      	cmp	r3, #4
 8001cfa:	bf28      	it	cs
 8001cfc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d00:	f04f 0501 	mov.w	r5, #1
 8001d04:	fa05 f303 	lsl.w	r3, r5, r3
 8001d08:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d0c:	bf8c      	ite	hi
 8001d0e:	3c03      	subhi	r4, #3
 8001d10:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d12:	4019      	ands	r1, r3
 8001d14:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d16:	fa05 f404 	lsl.w	r4, r5, r4
 8001d1a:	3c01      	subs	r4, #1
 8001d1c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001d1e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d20:	ea42 0201 	orr.w	r2, r2, r1
 8001d24:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d28:	bfad      	iteet	ge
 8001d2a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2e:	f000 000f 	andlt.w	r0, r0, #15
 8001d32:	4b06      	ldrlt	r3, [pc, #24]	; (8001d4c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d34:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d38:	bfb5      	itete	lt
 8001d3a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d40:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001d44:	bd30      	pop	{r4, r5, pc}
 8001d46:	bf00      	nop
 8001d48:	e000ed00 	.word	0xe000ed00
 8001d4c:	e000ed14 	.word	0xe000ed14

08001d50 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001d50:	2800      	cmp	r0, #0
 8001d52:	db08      	blt.n	8001d66 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d54:	0942      	lsrs	r2, r0, #5
 8001d56:	2301      	movs	r3, #1
 8001d58:	f000 001f 	and.w	r0, r0, #31
 8001d5c:	fa03 f000 	lsl.w	r0, r3, r0
 8001d60:	4b01      	ldr	r3, [pc, #4]	; (8001d68 <HAL_NVIC_EnableIRQ+0x18>)
 8001d62:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001d66:	4770      	bx	lr
 8001d68:	e000e100 	.word	0xe000e100

08001d6c <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8001d6c:	b911      	cbnz	r1, 8001d74 <HAL_EXTI_RegisterCallback+0x8>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001d6e:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d70:	4608      	mov	r0, r1
      break;
 8001d72:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 8001d74:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8001d76:	4770      	bx	lr

08001d78 <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001d78:	b110      	cbz	r0, 8001d80 <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001d7a:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	4770      	bx	lr
    return HAL_ERROR;
 8001d80:	2001      	movs	r0, #1
  }
}
 8001d82:	4770      	bx	lr

08001d84 <HAL_EXTI_IRQHandler>:
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001d84:	6803      	ldr	r3, [r0, #0]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001d86:	2201      	movs	r2, #1
 8001d88:	f003 011f 	and.w	r1, r3, #31
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001d8c:	f3c3 4300 	ubfx	r3, r3, #16, #1
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001d90:	408a      	lsls	r2, r1

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8001d92:	015b      	lsls	r3, r3, #5
 8001d94:	4906      	ldr	r1, [pc, #24]	; (8001db0 <HAL_EXTI_IRQHandler+0x2c>)
{
 8001d96:	b410      	push	{r4}
  regval = (*regaddr & maskline);
 8001d98:	585c      	ldr	r4, [r3, r1]

  if (regval != 0x00u)
 8001d9a:	4222      	tst	r2, r4
 8001d9c:	d005      	beq.n	8001daa <HAL_EXTI_IRQHandler+0x26>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001d9e:	505a      	str	r2, [r3, r1]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001da0:	6843      	ldr	r3, [r0, #4]
 8001da2:	b113      	cbz	r3, 8001daa <HAL_EXTI_IRQHandler+0x26>
    {
      hexti->PendingCallback();
    }
  }
}
 8001da4:	f85d 4b04 	ldr.w	r4, [sp], #4
      hexti->PendingCallback();
 8001da8:	4718      	bx	r3
}
 8001daa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	40010414 	.word	0x40010414

08001db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001db8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dba:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dbc:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001f68 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001dc0:	4c67      	ldr	r4, [pc, #412]	; (8001f60 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc2:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001dc4:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc6:	9a01      	ldr	r2, [sp, #4]
 8001dc8:	40da      	lsrs	r2, r3
 8001dca:	d102      	bne.n	8001dd2 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001dcc:	b005      	add	sp, #20
 8001dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dd2:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001dd4:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dd6:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001dd8:	ea12 0e06 	ands.w	lr, r2, r6
 8001ddc:	f000 80b1 	beq.w	8001f42 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001de0:	684a      	ldr	r2, [r1, #4]
 8001de2:	f022 0710 	bic.w	r7, r2, #16
 8001de6:	2f02      	cmp	r7, #2
 8001de8:	d116      	bne.n	8001e18 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8001dea:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001dee:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001df2:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001df6:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dfa:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001dfe:	f04f 0c0f 	mov.w	ip, #15
 8001e02:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001e06:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e0a:	690d      	ldr	r5, [r1, #16]
 8001e0c:	fa05 f50a 	lsl.w	r5, r5, sl
 8001e10:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001e14:	f8c9 5020 	str.w	r5, [r9, #32]
 8001e18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e1c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001e1e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e22:	fa05 f50c 	lsl.w	r5, r5, ip
 8001e26:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e28:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e2c:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e30:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e34:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e36:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e3a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001e3c:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e40:	d811      	bhi.n	8001e66 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001e42:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e44:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e48:	68cf      	ldr	r7, [r1, #12]
 8001e4a:	fa07 f70c 	lsl.w	r7, r7, ip
 8001e4e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001e52:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001e54:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e56:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e5a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001e5e:	409f      	lsls	r7, r3
 8001e60:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001e64:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e66:	f1ba 0f03 	cmp.w	sl, #3
 8001e6a:	d107      	bne.n	8001e7c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001e6c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e6e:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001e72:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001e76:	409f      	lsls	r7, r3
 8001e78:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001e7a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001e7c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001e7e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e80:	688e      	ldr	r6, [r1, #8]
 8001e82:	fa06 f60c 	lsl.w	r6, r6, ip
 8001e86:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001e88:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e8a:	00d5      	lsls	r5, r2, #3
 8001e8c:	d559      	bpl.n	8001f42 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001e92:	f045 0501 	orr.w	r5, r5, #1
 8001e96:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001e9a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001e9e:	f023 0603 	bic.w	r6, r3, #3
 8001ea2:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001ea6:	f005 0501 	and.w	r5, r5, #1
 8001eaa:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001eae:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001eb0:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb4:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001eb6:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001eb8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001ebc:	270f      	movs	r7, #15
 8001ebe:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ec2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ec6:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001eca:	d03c      	beq.n	8001f46 <HAL_GPIO_Init+0x192>
 8001ecc:	4d25      	ldr	r5, [pc, #148]	; (8001f64 <HAL_GPIO_Init+0x1b0>)
 8001ece:	42a8      	cmp	r0, r5
 8001ed0:	d03b      	beq.n	8001f4a <HAL_GPIO_Init+0x196>
 8001ed2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ed6:	42a8      	cmp	r0, r5
 8001ed8:	d039      	beq.n	8001f4e <HAL_GPIO_Init+0x19a>
 8001eda:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ede:	42a8      	cmp	r0, r5
 8001ee0:	d037      	beq.n	8001f52 <HAL_GPIO_Init+0x19e>
 8001ee2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ee6:	42a8      	cmp	r0, r5
 8001ee8:	d035      	beq.n	8001f56 <HAL_GPIO_Init+0x1a2>
 8001eea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001eee:	42a8      	cmp	r0, r5
 8001ef0:	d033      	beq.n	8001f5a <HAL_GPIO_Init+0x1a6>
 8001ef2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ef6:	42a8      	cmp	r0, r5
 8001ef8:	bf14      	ite	ne
 8001efa:	2507      	movne	r5, #7
 8001efc:	2506      	moveq	r5, #6
 8001efe:	fa05 f50c 	lsl.w	r5, r5, ip
 8001f02:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f04:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001f06:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001f08:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f0c:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001f0e:	bf54      	ite	pl
 8001f10:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001f12:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8001f16:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001f18:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f1a:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001f1c:	bf54      	ite	pl
 8001f1e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001f20:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001f24:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001f26:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f28:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001f2a:	bf54      	ite	pl
 8001f2c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001f2e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001f32:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001f34:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f36:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001f38:	bf54      	ite	pl
 8001f3a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001f3c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001f40:	60e5      	str	r5, [r4, #12]
    position++;
 8001f42:	3301      	adds	r3, #1
 8001f44:	e73f      	b.n	8001dc6 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f46:	2500      	movs	r5, #0
 8001f48:	e7d9      	b.n	8001efe <HAL_GPIO_Init+0x14a>
 8001f4a:	2501      	movs	r5, #1
 8001f4c:	e7d7      	b.n	8001efe <HAL_GPIO_Init+0x14a>
 8001f4e:	2502      	movs	r5, #2
 8001f50:	e7d5      	b.n	8001efe <HAL_GPIO_Init+0x14a>
 8001f52:	2503      	movs	r5, #3
 8001f54:	e7d3      	b.n	8001efe <HAL_GPIO_Init+0x14a>
 8001f56:	2504      	movs	r5, #4
 8001f58:	e7d1      	b.n	8001efe <HAL_GPIO_Init+0x14a>
 8001f5a:	2505      	movs	r5, #5
 8001f5c:	e7cf      	b.n	8001efe <HAL_GPIO_Init+0x14a>
 8001f5e:	bf00      	nop
 8001f60:	40010400 	.word	0x40010400
 8001f64:	48000400 	.word	0x48000400
 8001f68:	40021000 	.word	0x40021000

08001f6c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001f70:	4c40      	ldr	r4, [pc, #256]	; (8002074 <HAL_GPIO_DeInit+0x108>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001f72:	f8df b108 	ldr.w	fp, [pc, #264]	; 800207c <HAL_GPIO_DeInit+0x110>
  uint32_t position = 0x00u;
 8001f76:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001f78:	f04f 0a01 	mov.w	sl, #1
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001f7c:	f04f 080f 	mov.w	r8, #15
  while ((GPIO_Pin >> position) != 0x00u)
 8001f80:	fa31 f203 	lsrs.w	r2, r1, r3
 8001f84:	d101      	bne.n	8001f8a <HAL_GPIO_DeInit+0x1e>
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
  }
}
 8001f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001f8a:	fa0a f503 	lsl.w	r5, sl, r3
    if (iocurrent != 0x00u)
 8001f8e:	ea11 0605 	ands.w	r6, r1, r5
 8001f92:	d060      	beq.n	8002056 <HAL_GPIO_DeInit+0xea>
 8001f94:	f023 0703 	bic.w	r7, r3, #3
 8001f98:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001f9c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001fa0:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 8001fa4:	68ba      	ldr	r2, [r7, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001fa6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001faa:	fa08 f90e 	lsl.w	r9, r8, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001fae:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001fb2:	ea02 0c09 	and.w	ip, r2, r9
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001fb6:	d050      	beq.n	800205a <HAL_GPIO_DeInit+0xee>
 8001fb8:	4a2f      	ldr	r2, [pc, #188]	; (8002078 <HAL_GPIO_DeInit+0x10c>)
 8001fba:	4290      	cmp	r0, r2
 8001fbc:	d04f      	beq.n	800205e <HAL_GPIO_DeInit+0xf2>
 8001fbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fc2:	4290      	cmp	r0, r2
 8001fc4:	d04d      	beq.n	8002062 <HAL_GPIO_DeInit+0xf6>
 8001fc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fca:	4290      	cmp	r0, r2
 8001fcc:	d04b      	beq.n	8002066 <HAL_GPIO_DeInit+0xfa>
 8001fce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fd2:	4290      	cmp	r0, r2
 8001fd4:	d049      	beq.n	800206a <HAL_GPIO_DeInit+0xfe>
 8001fd6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001fda:	4290      	cmp	r0, r2
 8001fdc:	d047      	beq.n	800206e <HAL_GPIO_DeInit+0x102>
 8001fde:	4558      	cmp	r0, fp
 8001fe0:	bf0c      	ite	eq
 8001fe2:	2206      	moveq	r2, #6
 8001fe4:	2207      	movne	r2, #7
 8001fe6:	fa02 f20e 	lsl.w	r2, r2, lr
 8001fea:	4594      	cmp	ip, r2
 8001fec:	d110      	bne.n	8002010 <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR1 &= ~(iocurrent);
 8001fee:	6822      	ldr	r2, [r4, #0]
 8001ff0:	43f6      	mvns	r6, r6
 8001ff2:	4032      	ands	r2, r6
 8001ff4:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001ff6:	6862      	ldr	r2, [r4, #4]
 8001ff8:	4032      	ands	r2, r6
 8001ffa:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001ffc:	68a2      	ldr	r2, [r4, #8]
 8001ffe:	4032      	ands	r2, r6
 8002000:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002002:	68e2      	ldr	r2, [r4, #12]
 8002004:	4016      	ands	r6, r2
 8002006:	60e6      	str	r6, [r4, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002008:	68ba      	ldr	r2, [r7, #8]
 800200a:	ea22 0209 	bic.w	r2, r2, r9
 800200e:	60ba      	str	r2, [r7, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002010:	6806      	ldr	r6, [r0, #0]
 8002012:	2703      	movs	r7, #3
 8002014:	005a      	lsls	r2, r3, #1
 8002016:	fa07 f202 	lsl.w	r2, r7, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800201a:	fa23 f707 	lsr.w	r7, r3, r7
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800201e:	4316      	orrs	r6, r2
 8002020:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8002024:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002026:	f003 0607 	and.w	r6, r3, #7
 800202a:	f8d7 e020 	ldr.w	lr, [r7, #32]
 800202e:	00b6      	lsls	r6, r6, #2
 8002030:	fa08 f606 	lsl.w	r6, r8, r6
 8002034:	ea2e 0606 	bic.w	r6, lr, r6
 8002038:	623e      	str	r6, [r7, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800203a:	6886      	ldr	r6, [r0, #8]
 800203c:	43d2      	mvns	r2, r2
 800203e:	4016      	ands	r6, r2
 8002040:	6086      	str	r6, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002042:	6846      	ldr	r6, [r0, #4]
 8002044:	43ed      	mvns	r5, r5
 8002046:	402e      	ands	r6, r5
 8002048:	6046      	str	r6, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800204a:	68c6      	ldr	r6, [r0, #12]
 800204c:	4032      	ands	r2, r6
 800204e:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002050:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002052:	4015      	ands	r5, r2
 8002054:	62c5      	str	r5, [r0, #44]	; 0x2c
    position++;
 8002056:	3301      	adds	r3, #1
 8002058:	e792      	b.n	8001f80 <HAL_GPIO_DeInit+0x14>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800205a:	2200      	movs	r2, #0
 800205c:	e7c3      	b.n	8001fe6 <HAL_GPIO_DeInit+0x7a>
 800205e:	2201      	movs	r2, #1
 8002060:	e7c1      	b.n	8001fe6 <HAL_GPIO_DeInit+0x7a>
 8002062:	2202      	movs	r2, #2
 8002064:	e7bf      	b.n	8001fe6 <HAL_GPIO_DeInit+0x7a>
 8002066:	2203      	movs	r2, #3
 8002068:	e7bd      	b.n	8001fe6 <HAL_GPIO_DeInit+0x7a>
 800206a:	2204      	movs	r2, #4
 800206c:	e7bb      	b.n	8001fe6 <HAL_GPIO_DeInit+0x7a>
 800206e:	2205      	movs	r2, #5
 8002070:	e7b9      	b.n	8001fe6 <HAL_GPIO_DeInit+0x7a>
 8002072:	bf00      	nop
 8002074:	40010400 	.word	0x40010400
 8002078:	48000400 	.word	0x48000400
 800207c:	48001800 	.word	0x48001800

08002080 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002080:	6903      	ldr	r3, [r0, #16]
 8002082:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002084:	bf14      	ite	ne
 8002086:	2001      	movne	r0, #1
 8002088:	2000      	moveq	r0, #0
 800208a:	4770      	bx	lr

0800208c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800208c:	b10a      	cbz	r2, 8002092 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800208e:	6181      	str	r1, [r0, #24]
 8002090:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002092:	6281      	str	r1, [r0, #40]	; 0x28
 8002094:	4770      	bx	lr

08002096 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002096:	6943      	ldr	r3, [r0, #20]
 8002098:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800209a:	bf14      	ite	ne
 800209c:	6281      	strne	r1, [r0, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800209e:	6181      	streq	r1, [r0, #24]
 80020a0:	4770      	bx	lr
	...

080020a4 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80020a4:	4b02      	ldr	r3, [pc, #8]	; (80020b0 <HAL_PWREx_GetVoltageRange+0xc>)
 80020a6:	6818      	ldr	r0, [r3, #0]
#endif
}
 80020a8:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40007000 	.word	0x40007000

080020b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020b4:	4b17      	ldr	r3, [pc, #92]	; (8002114 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020b6:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020b8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020bc:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020c0:	d11c      	bne.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020c2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80020c6:	d015      	beq.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80020ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020d2:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020d4:	4a10      	ldr	r2, [pc, #64]	; (8002118 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80020d6:	6811      	ldr	r1, [r2, #0]
 80020d8:	2232      	movs	r2, #50	; 0x32
 80020da:	434a      	muls	r2, r1
 80020dc:	490f      	ldr	r1, [pc, #60]	; (800211c <HAL_PWREx_ControlVoltageScaling+0x68>)
 80020de:	fbb2 f2f1 	udiv	r2, r2, r1
 80020e2:	4619      	mov	r1, r3
 80020e4:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020e6:	6958      	ldr	r0, [r3, #20]
 80020e8:	0540      	lsls	r0, r0, #21
 80020ea:	d500      	bpl.n	80020ee <HAL_PWREx_ControlVoltageScaling+0x3a>
 80020ec:	b922      	cbnz	r2, 80020f8 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020ee:	694b      	ldr	r3, [r1, #20]
 80020f0:	055b      	lsls	r3, r3, #21
 80020f2:	d40d      	bmi.n	8002110 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020f4:	2000      	movs	r0, #0
 80020f6:	4770      	bx	lr
        wait_loop_index--;
 80020f8:	3a01      	subs	r2, #1
 80020fa:	e7f4      	b.n	80020e6 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020fc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002100:	bf1f      	itttt	ne
 8002102:	681a      	ldrne	r2, [r3, #0]
 8002104:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8002108:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 800210c:	601a      	strne	r2, [r3, #0]
 800210e:	e7f1      	b.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8002110:	2003      	movs	r0, #3
}
 8002112:	4770      	bx	lr
 8002114:	40007000 	.word	0x40007000
 8002118:	2000001c 	.word	0x2000001c
 800211c:	000f4240 	.word	0x000f4240

08002120 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002120:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002122:	4d1e      	ldr	r5, [pc, #120]	; (800219c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002124:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002126:	00da      	lsls	r2, r3, #3
{
 8002128:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800212a:	d518      	bpl.n	800215e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800212c:	f7ff ffba 	bl	80020a4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002130:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002134:	d123      	bne.n	800217e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002136:	2c80      	cmp	r4, #128	; 0x80
 8002138:	d929      	bls.n	800218e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800213a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800213c:	bf8c      	ite	hi
 800213e:	2002      	movhi	r0, #2
 8002140:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002142:	4a17      	ldr	r2, [pc, #92]	; (80021a0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002144:	6813      	ldr	r3, [r2, #0]
 8002146:	f023 0307 	bic.w	r3, r3, #7
 800214a:	4303      	orrs	r3, r0
 800214c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800214e:	6813      	ldr	r3, [r2, #0]
 8002150:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002154:	1a18      	subs	r0, r3, r0
 8002156:	bf18      	it	ne
 8002158:	2001      	movne	r0, #1
 800215a:	b003      	add	sp, #12
 800215c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800215e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002164:	65ab      	str	r3, [r5, #88]	; 0x58
 8002166:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216c:	9301      	str	r3, [sp, #4]
 800216e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002170:	f7ff ff98 	bl	80020a4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002174:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002176:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800217a:	65ab      	str	r3, [r5, #88]	; 0x58
 800217c:	e7d8      	b.n	8002130 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800217e:	2c80      	cmp	r4, #128	; 0x80
 8002180:	d807      	bhi.n	8002192 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002182:	d008      	beq.n	8002196 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002184:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002188:	4258      	negs	r0, r3
 800218a:	4158      	adcs	r0, r3
 800218c:	e7d9      	b.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800218e:	2000      	movs	r0, #0
 8002190:	e7d7      	b.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002192:	2003      	movs	r0, #3
 8002194:	e7d5      	b.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002196:	2002      	movs	r0, #2
 8002198:	e7d3      	b.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800219a:	bf00      	nop
 800219c:	40021000 	.word	0x40021000
 80021a0:	40022000 	.word	0x40022000

080021a4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021a4:	4b22      	ldr	r3, [pc, #136]	; (8002230 <HAL_RCC_GetSysClockFreq+0x8c>)
 80021a6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021a8:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021aa:	f012 020c 	ands.w	r2, r2, #12
 80021ae:	d005      	beq.n	80021bc <HAL_RCC_GetSysClockFreq+0x18>
 80021b0:	2a0c      	cmp	r2, #12
 80021b2:	d115      	bne.n	80021e0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021b4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80021b8:	2901      	cmp	r1, #1
 80021ba:	d118      	bne.n	80021ee <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80021bc:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80021be:	481d      	ldr	r0, [pc, #116]	; (8002234 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80021c0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80021c2:	bf55      	itete	pl
 80021c4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80021c8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80021ca:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80021ce:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80021d2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021d6:	b34a      	cbz	r2, 800222c <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80021d8:	2a0c      	cmp	r2, #12
 80021da:	d009      	beq.n	80021f0 <HAL_RCC_GetSysClockFreq+0x4c>
 80021dc:	2000      	movs	r0, #0
  return sysclockfreq;
 80021de:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80021e0:	2a04      	cmp	r2, #4
 80021e2:	d022      	beq.n	800222a <HAL_RCC_GetSysClockFreq+0x86>
 80021e4:	2a08      	cmp	r2, #8
 80021e6:	4814      	ldr	r0, [pc, #80]	; (8002238 <HAL_RCC_GetSysClockFreq+0x94>)
 80021e8:	bf18      	it	ne
 80021ea:	2000      	movne	r0, #0
 80021ec:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80021ee:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 80021f6:	2a02      	cmp	r2, #2
 80021f8:	d015      	beq.n	8002226 <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 80021fa:	490f      	ldr	r1, [pc, #60]	; (8002238 <HAL_RCC_GetSysClockFreq+0x94>)
 80021fc:	2a03      	cmp	r2, #3
 80021fe:	bf08      	it	eq
 8002200:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002202:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002204:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800220c:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002210:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002214:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002216:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002218:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800221a:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800221c:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8002220:	fbb0 f0f3 	udiv	r0, r0, r3
 8002224:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8002226:	4805      	ldr	r0, [pc, #20]	; (800223c <HAL_RCC_GetSysClockFreq+0x98>)
 8002228:	e7eb      	b.n	8002202 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 800222a:	4804      	ldr	r0, [pc, #16]	; (800223c <HAL_RCC_GetSysClockFreq+0x98>)
}
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40021000 	.word	0x40021000
 8002234:	080086c0 	.word	0x080086c0
 8002238:	007a1200 	.word	0x007a1200
 800223c:	00f42400 	.word	0x00f42400

08002240 <HAL_RCC_OscConfig>:
{
 8002240:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002244:	4605      	mov	r5, r0
 8002246:	b918      	cbnz	r0, 8002250 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002248:	2001      	movs	r0, #1
}
 800224a:	b003      	add	sp, #12
 800224c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002250:	4ca7      	ldr	r4, [pc, #668]	; (80024f0 <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002252:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002254:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002256:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002258:	06d8      	lsls	r0, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800225a:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800225e:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002262:	d53d      	bpl.n	80022e0 <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002264:	b11e      	cbz	r6, 800226e <HAL_RCC_OscConfig+0x2e>
 8002266:	2e0c      	cmp	r6, #12
 8002268:	d166      	bne.n	8002338 <HAL_RCC_OscConfig+0xf8>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800226a:	2f01      	cmp	r7, #1
 800226c:	d164      	bne.n	8002338 <HAL_RCC_OscConfig+0xf8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800226e:	6823      	ldr	r3, [r4, #0]
 8002270:	0799      	lsls	r1, r3, #30
 8002272:	d502      	bpl.n	800227a <HAL_RCC_OscConfig+0x3a>
 8002274:	69ab      	ldr	r3, [r5, #24]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0e6      	beq.n	8002248 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800227a:	6823      	ldr	r3, [r4, #0]
 800227c:	6a28      	ldr	r0, [r5, #32]
 800227e:	071a      	lsls	r2, r3, #28
 8002280:	bf56      	itet	pl
 8002282:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8002286:	6823      	ldrmi	r3, [r4, #0]
 8002288:	091b      	lsrpl	r3, r3, #4
 800228a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800228e:	4283      	cmp	r3, r0
 8002290:	d23b      	bcs.n	800230a <HAL_RCC_OscConfig+0xca>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002292:	f7ff ff45 	bl	8002120 <RCC_SetFlashLatencyFromMSIRange>
 8002296:	2800      	cmp	r0, #0
 8002298:	d1d6      	bne.n	8002248 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800229a:	6823      	ldr	r3, [r4, #0]
 800229c:	f043 0308 	orr.w	r3, r3, #8
 80022a0:	6023      	str	r3, [r4, #0]
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	6a2a      	ldr	r2, [r5, #32]
 80022a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022aa:	4313      	orrs	r3, r2
 80022ac:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022ae:	6863      	ldr	r3, [r4, #4]
 80022b0:	69ea      	ldr	r2, [r5, #28]
 80022b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80022ba:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022bc:	f7ff ff72 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 80022c0:	68a3      	ldr	r3, [r4, #8]
 80022c2:	4a8c      	ldr	r2, [pc, #560]	; (80024f4 <HAL_RCC_OscConfig+0x2b4>)
 80022c4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80022c8:	5cd3      	ldrb	r3, [r2, r3]
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	40d8      	lsrs	r0, r3
 80022d0:	4b89      	ldr	r3, [pc, #548]	; (80024f8 <HAL_RCC_OscConfig+0x2b8>)
 80022d2:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80022d4:	4b89      	ldr	r3, [pc, #548]	; (80024fc <HAL_RCC_OscConfig+0x2bc>)
 80022d6:	6818      	ldr	r0, [r3, #0]
 80022d8:	f004 fdaa 	bl	8006e30 <HAL_InitTick>
        if(status != HAL_OK)
 80022dc:	2800      	cmp	r0, #0
 80022de:	d1b4      	bne.n	800224a <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022e0:	682b      	ldr	r3, [r5, #0]
 80022e2:	07d9      	lsls	r1, r3, #31
 80022e4:	d45f      	bmi.n	80023a6 <HAL_RCC_OscConfig+0x166>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e6:	682b      	ldr	r3, [r5, #0]
 80022e8:	079a      	lsls	r2, r3, #30
 80022ea:	f100 809e 	bmi.w	800242a <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ee:	682b      	ldr	r3, [r5, #0]
 80022f0:	0719      	lsls	r1, r3, #28
 80022f2:	f100 80d2 	bmi.w	800249a <HAL_RCC_OscConfig+0x25a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022f6:	682b      	ldr	r3, [r5, #0]
 80022f8:	075a      	lsls	r2, r3, #29
 80022fa:	f100 8101 	bmi.w	8002500 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022fe:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002300:	2b00      	cmp	r3, #0
 8002302:	f040 816a 	bne.w	80025da <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8002306:	2000      	movs	r0, #0
 8002308:	e79f      	b.n	800224a <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800230a:	6823      	ldr	r3, [r4, #0]
 800230c:	f043 0308 	orr.w	r3, r3, #8
 8002310:	6023      	str	r3, [r4, #0]
 8002312:	6823      	ldr	r3, [r4, #0]
 8002314:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002318:	4303      	orrs	r3, r0
 800231a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800231c:	6863      	ldr	r3, [r4, #4]
 800231e:	69ea      	ldr	r2, [r5, #28]
 8002320:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002324:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002328:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800232a:	2e00      	cmp	r6, #0
 800232c:	d1c6      	bne.n	80022bc <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800232e:	f7ff fef7 	bl	8002120 <RCC_SetFlashLatencyFromMSIRange>
 8002332:	2800      	cmp	r0, #0
 8002334:	d0c2      	beq.n	80022bc <HAL_RCC_OscConfig+0x7c>
 8002336:	e787      	b.n	8002248 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002338:	69ab      	ldr	r3, [r5, #24]
 800233a:	b31b      	cbz	r3, 8002384 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_MSI_ENABLE();
 800233c:	6823      	ldr	r3, [r4, #0]
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002344:	f7ff fca4 	bl	8001c90 <HAL_GetTick>
 8002348:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	079b      	lsls	r3, r3, #30
 800234e:	d511      	bpl.n	8002374 <HAL_RCC_OscConfig+0x134>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002350:	6823      	ldr	r3, [r4, #0]
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	6023      	str	r3, [r4, #0]
 8002358:	6823      	ldr	r3, [r4, #0]
 800235a:	6a2a      	ldr	r2, [r5, #32]
 800235c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002360:	4313      	orrs	r3, r2
 8002362:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002364:	6863      	ldr	r3, [r4, #4]
 8002366:	69ea      	ldr	r2, [r5, #28]
 8002368:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800236c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002370:	6063      	str	r3, [r4, #4]
 8002372:	e7b5      	b.n	80022e0 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002374:	f7ff fc8c 	bl	8001c90 <HAL_GetTick>
 8002378:	eba0 0008 	sub.w	r0, r0, r8
 800237c:	2802      	cmp	r0, #2
 800237e:	d9e4      	bls.n	800234a <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 8002380:	2003      	movs	r0, #3
 8002382:	e762      	b.n	800224a <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8002384:	6823      	ldr	r3, [r4, #0]
 8002386:	f023 0301 	bic.w	r3, r3, #1
 800238a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800238c:	f7ff fc80 	bl	8001c90 <HAL_GetTick>
 8002390:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002392:	6823      	ldr	r3, [r4, #0]
 8002394:	0798      	lsls	r0, r3, #30
 8002396:	d5a3      	bpl.n	80022e0 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002398:	f7ff fc7a 	bl	8001c90 <HAL_GetTick>
 800239c:	eba0 0008 	sub.w	r0, r0, r8
 80023a0:	2802      	cmp	r0, #2
 80023a2:	d9f6      	bls.n	8002392 <HAL_RCC_OscConfig+0x152>
 80023a4:	e7ec      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023a6:	2e08      	cmp	r6, #8
 80023a8:	d003      	beq.n	80023b2 <HAL_RCC_OscConfig+0x172>
 80023aa:	2e0c      	cmp	r6, #12
 80023ac:	d108      	bne.n	80023c0 <HAL_RCC_OscConfig+0x180>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023ae:	2f03      	cmp	r7, #3
 80023b0:	d106      	bne.n	80023c0 <HAL_RCC_OscConfig+0x180>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b2:	6823      	ldr	r3, [r4, #0]
 80023b4:	039b      	lsls	r3, r3, #14
 80023b6:	d596      	bpl.n	80022e6 <HAL_RCC_OscConfig+0xa6>
 80023b8:	686b      	ldr	r3, [r5, #4]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d193      	bne.n	80022e6 <HAL_RCC_OscConfig+0xa6>
 80023be:	e743      	b.n	8002248 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023c0:	686b      	ldr	r3, [r5, #4]
 80023c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c6:	d110      	bne.n	80023ea <HAL_RCC_OscConfig+0x1aa>
 80023c8:	6823      	ldr	r3, [r4, #0]
 80023ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023ce:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80023d0:	f7ff fc5e 	bl	8001c90 <HAL_GetTick>
 80023d4:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023d6:	6823      	ldr	r3, [r4, #0]
 80023d8:	0398      	lsls	r0, r3, #14
 80023da:	d484      	bmi.n	80022e6 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023dc:	f7ff fc58 	bl	8001c90 <HAL_GetTick>
 80023e0:	eba0 0008 	sub.w	r0, r0, r8
 80023e4:	2864      	cmp	r0, #100	; 0x64
 80023e6:	d9f6      	bls.n	80023d6 <HAL_RCC_OscConfig+0x196>
 80023e8:	e7ca      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023ee:	d104      	bne.n	80023fa <HAL_RCC_OscConfig+0x1ba>
 80023f0:	6823      	ldr	r3, [r4, #0]
 80023f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023f6:	6023      	str	r3, [r4, #0]
 80023f8:	e7e6      	b.n	80023c8 <HAL_RCC_OscConfig+0x188>
 80023fa:	6822      	ldr	r2, [r4, #0]
 80023fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002400:	6022      	str	r2, [r4, #0]
 8002402:	6822      	ldr	r2, [r4, #0]
 8002404:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002408:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1e0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x190>
        tickstart = HAL_GetTick();
 800240e:	f7ff fc3f 	bl	8001c90 <HAL_GetTick>
 8002412:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002414:	6823      	ldr	r3, [r4, #0]
 8002416:	0399      	lsls	r1, r3, #14
 8002418:	f57f af65 	bpl.w	80022e6 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800241c:	f7ff fc38 	bl	8001c90 <HAL_GetTick>
 8002420:	eba0 0008 	sub.w	r0, r0, r8
 8002424:	2864      	cmp	r0, #100	; 0x64
 8002426:	d9f5      	bls.n	8002414 <HAL_RCC_OscConfig+0x1d4>
 8002428:	e7aa      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800242a:	2e04      	cmp	r6, #4
 800242c:	d003      	beq.n	8002436 <HAL_RCC_OscConfig+0x1f6>
 800242e:	2e0c      	cmp	r6, #12
 8002430:	d110      	bne.n	8002454 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002432:	2f02      	cmp	r7, #2
 8002434:	d10e      	bne.n	8002454 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002436:	6823      	ldr	r3, [r4, #0]
 8002438:	055a      	lsls	r2, r3, #21
 800243a:	d503      	bpl.n	8002444 <HAL_RCC_OscConfig+0x204>
 800243c:	68eb      	ldr	r3, [r5, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	f43f af02 	beq.w	8002248 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002444:	6863      	ldr	r3, [r4, #4]
 8002446:	692a      	ldr	r2, [r5, #16]
 8002448:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800244c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002450:	6063      	str	r3, [r4, #4]
 8002452:	e74c      	b.n	80022ee <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002454:	68eb      	ldr	r3, [r5, #12]
 8002456:	b17b      	cbz	r3, 8002478 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 8002458:	6823      	ldr	r3, [r4, #0]
 800245a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800245e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002460:	f7ff fc16 	bl	8001c90 <HAL_GetTick>
 8002464:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002466:	6823      	ldr	r3, [r4, #0]
 8002468:	055b      	lsls	r3, r3, #21
 800246a:	d4eb      	bmi.n	8002444 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800246c:	f7ff fc10 	bl	8001c90 <HAL_GetTick>
 8002470:	1bc0      	subs	r0, r0, r7
 8002472:	2802      	cmp	r0, #2
 8002474:	d9f7      	bls.n	8002466 <HAL_RCC_OscConfig+0x226>
 8002476:	e783      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 8002478:	6823      	ldr	r3, [r4, #0]
 800247a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800247e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002480:	f7ff fc06 	bl	8001c90 <HAL_GetTick>
 8002484:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002486:	6823      	ldr	r3, [r4, #0]
 8002488:	0558      	lsls	r0, r3, #21
 800248a:	f57f af30 	bpl.w	80022ee <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800248e:	f7ff fbff 	bl	8001c90 <HAL_GetTick>
 8002492:	1bc0      	subs	r0, r0, r7
 8002494:	2802      	cmp	r0, #2
 8002496:	d9f6      	bls.n	8002486 <HAL_RCC_OscConfig+0x246>
 8002498:	e772      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800249a:	696b      	ldr	r3, [r5, #20]
 800249c:	b19b      	cbz	r3, 80024c6 <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 800249e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80024aa:	f7ff fbf1 	bl	8001c90 <HAL_GetTick>
 80024ae:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024b0:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80024b4:	079b      	lsls	r3, r3, #30
 80024b6:	f53f af1e 	bmi.w	80022f6 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ba:	f7ff fbe9 	bl	8001c90 <HAL_GetTick>
 80024be:	1bc0      	subs	r0, r0, r7
 80024c0:	2802      	cmp	r0, #2
 80024c2:	d9f5      	bls.n	80024b0 <HAL_RCC_OscConfig+0x270>
 80024c4:	e75c      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_LSI_DISABLE();
 80024c6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80024ca:	f023 0301 	bic.w	r3, r3, #1
 80024ce:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80024d2:	f7ff fbdd 	bl	8001c90 <HAL_GetTick>
 80024d6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024d8:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80024dc:	0798      	lsls	r0, r3, #30
 80024de:	f57f af0a 	bpl.w	80022f6 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024e2:	f7ff fbd5 	bl	8001c90 <HAL_GetTick>
 80024e6:	1bc0      	subs	r0, r0, r7
 80024e8:	2802      	cmp	r0, #2
 80024ea:	d9f5      	bls.n	80024d8 <HAL_RCC_OscConfig+0x298>
 80024ec:	e748      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
 80024ee:	bf00      	nop
 80024f0:	40021000 	.word	0x40021000
 80024f4:	080086a6 	.word	0x080086a6
 80024f8:	2000001c 	.word	0x2000001c
 80024fc:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002500:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002502:	00d9      	lsls	r1, r3, #3
 8002504:	d429      	bmi.n	800255a <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002506:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800250c:	65a3      	str	r3, [r4, #88]	; 0x58
 800250e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002518:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800251c:	4f89      	ldr	r7, [pc, #548]	; (8002744 <HAL_RCC_OscConfig+0x504>)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	05da      	lsls	r2, r3, #23
 8002522:	d51d      	bpl.n	8002560 <HAL_RCC_OscConfig+0x320>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002524:	68ab      	ldr	r3, [r5, #8]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d12b      	bne.n	8002582 <HAL_RCC_OscConfig+0x342>
 800252a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002536:	f7ff fbab 	bl	8001c90 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800253a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800253e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002540:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002544:	0798      	lsls	r0, r3, #30
 8002546:	d542      	bpl.n	80025ce <HAL_RCC_OscConfig+0x38e>
    if(pwrclkchanged == SET)
 8002548:	f1b8 0f00 	cmp.w	r8, #0
 800254c:	f43f aed7 	beq.w	80022fe <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002550:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002552:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002556:	65a3      	str	r3, [r4, #88]	; 0x58
 8002558:	e6d1      	b.n	80022fe <HAL_RCC_OscConfig+0xbe>
    FlagStatus       pwrclkchanged = RESET;
 800255a:	f04f 0800 	mov.w	r8, #0
 800255e:	e7dd      	b.n	800251c <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002566:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002568:	f7ff fb92 	bl	8001c90 <HAL_GetTick>
 800256c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	05db      	lsls	r3, r3, #23
 8002572:	d4d7      	bmi.n	8002524 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002574:	f7ff fb8c 	bl	8001c90 <HAL_GetTick>
 8002578:	eba0 0009 	sub.w	r0, r0, r9
 800257c:	2802      	cmp	r0, #2
 800257e:	d9f6      	bls.n	800256e <HAL_RCC_OscConfig+0x32e>
 8002580:	e6fe      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002582:	2b05      	cmp	r3, #5
 8002584:	d106      	bne.n	8002594 <HAL_RCC_OscConfig+0x354>
 8002586:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800258a:	f043 0304 	orr.w	r3, r3, #4
 800258e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002592:	e7ca      	b.n	800252a <HAL_RCC_OscConfig+0x2ea>
 8002594:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002598:	f022 0201 	bic.w	r2, r2, #1
 800259c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 80025a0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80025a4:	f022 0204 	bic.w	r2, r2, #4
 80025a8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1c2      	bne.n	8002536 <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 80025b0:	f7ff fb6e 	bl	8001c90 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80025b8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025ba:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80025be:	0799      	lsls	r1, r3, #30
 80025c0:	d5c2      	bpl.n	8002548 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c2:	f7ff fb65 	bl	8001c90 <HAL_GetTick>
 80025c6:	1bc0      	subs	r0, r0, r7
 80025c8:	4548      	cmp	r0, r9
 80025ca:	d9f6      	bls.n	80025ba <HAL_RCC_OscConfig+0x37a>
 80025cc:	e6d8      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ce:	f7ff fb5f 	bl	8001c90 <HAL_GetTick>
 80025d2:	1bc0      	subs	r0, r0, r7
 80025d4:	4548      	cmp	r0, r9
 80025d6:	d9b3      	bls.n	8002540 <HAL_RCC_OscConfig+0x300>
 80025d8:	e6d2      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025da:	2b02      	cmp	r3, #2
 80025dc:	f040 808f 	bne.w	80026fe <HAL_RCC_OscConfig+0x4be>
      pll_config = RCC->PLLCFGR;
 80025e0:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80025e4:	f003 0103 	and.w	r1, r3, #3
 80025e8:	4291      	cmp	r1, r2
 80025ea:	d124      	bne.n	8002636 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025ec:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80025ee:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80025f2:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025f4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80025f8:	d11d      	bne.n	8002636 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025fa:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80025fc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002600:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002604:	d117      	bne.n	8002636 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002606:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002608:	3a07      	subs	r2, #7
 800260a:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 800260e:	bf18      	it	ne
 8002610:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002612:	4291      	cmp	r1, r2
 8002614:	d10f      	bne.n	8002636 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002616:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002618:	0852      	lsrs	r2, r2, #1
 800261a:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800261e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002620:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8002624:	d107      	bne.n	8002636 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002626:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002628:	0852      	lsrs	r2, r2, #1
 800262a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800262e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002630:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8002634:	d04a      	beq.n	80026cc <HAL_RCC_OscConfig+0x48c>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002636:	2e0c      	cmp	r6, #12
 8002638:	f43f ae06 	beq.w	8002248 <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800263c:	6823      	ldr	r3, [r4, #0]
 800263e:	015a      	lsls	r2, r3, #5
 8002640:	f53f ae02 	bmi.w	8002248 <HAL_RCC_OscConfig+0x8>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002644:	6823      	ldr	r3, [r4, #0]
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	f53f adfe 	bmi.w	8002248 <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002652:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8002654:	f7ff fb1c 	bl	8001c90 <HAL_GetTick>
 8002658:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800265a:	6823      	ldr	r3, [r4, #0]
 800265c:	019f      	lsls	r7, r3, #6
 800265e:	d42f      	bmi.n	80026c0 <HAL_RCC_OscConfig+0x480>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002660:	68e2      	ldr	r2, [r4, #12]
 8002662:	4b39      	ldr	r3, [pc, #228]	; (8002748 <HAL_RCC_OscConfig+0x508>)
 8002664:	4013      	ands	r3, r2
 8002666:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002668:	4313      	orrs	r3, r2
 800266a:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800266c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002670:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002672:	3a01      	subs	r2, #1
 8002674:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002678:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800267a:	0912      	lsrs	r2, r2, #4
 800267c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002680:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002682:	0852      	lsrs	r2, r2, #1
 8002684:	3a01      	subs	r2, #1
 8002686:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800268a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800268c:	0852      	lsrs	r2, r2, #1
 800268e:	3a01      	subs	r2, #1
 8002690:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002694:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8002696:	6823      	ldr	r3, [r4, #0]
 8002698:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800269c:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800269e:	68e3      	ldr	r3, [r4, #12]
 80026a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026a4:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 80026a6:	f7ff faf3 	bl	8001c90 <HAL_GetTick>
 80026aa:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	0198      	lsls	r0, r3, #6
 80026b0:	f53f ae29 	bmi.w	8002306 <HAL_RCC_OscConfig+0xc6>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b4:	f7ff faec 	bl	8001c90 <HAL_GetTick>
 80026b8:	1b40      	subs	r0, r0, r5
 80026ba:	2802      	cmp	r0, #2
 80026bc:	d9f6      	bls.n	80026ac <HAL_RCC_OscConfig+0x46c>
 80026be:	e65f      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c0:	f7ff fae6 	bl	8001c90 <HAL_GetTick>
 80026c4:	1b80      	subs	r0, r0, r6
 80026c6:	2802      	cmp	r0, #2
 80026c8:	d9c7      	bls.n	800265a <HAL_RCC_OscConfig+0x41a>
 80026ca:	e659      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026cc:	6823      	ldr	r3, [r4, #0]
 80026ce:	0199      	lsls	r1, r3, #6
 80026d0:	f53f ae19 	bmi.w	8002306 <HAL_RCC_OscConfig+0xc6>
          __HAL_RCC_PLL_ENABLE();
 80026d4:	6823      	ldr	r3, [r4, #0]
 80026d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026da:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026dc:	68e3      	ldr	r3, [r4, #12]
 80026de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026e2:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 80026e4:	f7ff fad4 	bl	8001c90 <HAL_GetTick>
 80026e8:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ea:	6823      	ldr	r3, [r4, #0]
 80026ec:	019a      	lsls	r2, r3, #6
 80026ee:	f53f ae0a 	bmi.w	8002306 <HAL_RCC_OscConfig+0xc6>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f2:	f7ff facd 	bl	8001c90 <HAL_GetTick>
 80026f6:	1b40      	subs	r0, r0, r5
 80026f8:	2802      	cmp	r0, #2
 80026fa:	d9f6      	bls.n	80026ea <HAL_RCC_OscConfig+0x4aa>
 80026fc:	e640      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026fe:	2e0c      	cmp	r6, #12
 8002700:	f43f ada2 	beq.w	8002248 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8002704:	6823      	ldr	r3, [r4, #0]
 8002706:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800270a:	6023      	str	r3, [r4, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800270c:	6823      	ldr	r3, [r4, #0]
 800270e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002712:	bf02      	ittt	eq
 8002714:	68e3      	ldreq	r3, [r4, #12]
 8002716:	f023 0303 	biceq.w	r3, r3, #3
 800271a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800271c:	68e3      	ldr	r3, [r4, #12]
 800271e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002726:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002728:	f7ff fab2 	bl	8001c90 <HAL_GetTick>
 800272c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800272e:	6823      	ldr	r3, [r4, #0]
 8002730:	019b      	lsls	r3, r3, #6
 8002732:	f57f ade8 	bpl.w	8002306 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002736:	f7ff faab 	bl	8001c90 <HAL_GetTick>
 800273a:	1b40      	subs	r0, r0, r5
 800273c:	2802      	cmp	r0, #2
 800273e:	d9f6      	bls.n	800272e <HAL_RCC_OscConfig+0x4ee>
 8002740:	e61e      	b.n	8002380 <HAL_RCC_OscConfig+0x140>
 8002742:	bf00      	nop
 8002744:	40007000 	.word	0x40007000
 8002748:	f99d808c 	.word	0xf99d808c

0800274c <HAL_RCC_ClockConfig>:
{
 800274c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002750:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002752:	4604      	mov	r4, r0
 8002754:	b910      	cbnz	r0, 800275c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002756:	2001      	movs	r0, #1
 8002758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800275c:	4a41      	ldr	r2, [pc, #260]	; (8002864 <HAL_RCC_ClockConfig+0x118>)
 800275e:	6813      	ldr	r3, [r2, #0]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	428b      	cmp	r3, r1
 8002766:	d32a      	bcc.n	80027be <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	07d9      	lsls	r1, r3, #31
 800276c:	d432      	bmi.n	80027d4 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276e:	6821      	ldr	r1, [r4, #0]
 8002770:	078a      	lsls	r2, r1, #30
 8002772:	d45c      	bmi.n	800282e <HAL_RCC_ClockConfig+0xe2>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002774:	4a3b      	ldr	r2, [pc, #236]	; (8002864 <HAL_RCC_ClockConfig+0x118>)
 8002776:	6813      	ldr	r3, [r2, #0]
 8002778:	f003 0307 	and.w	r3, r3, #7
 800277c:	429e      	cmp	r6, r3
 800277e:	d35e      	bcc.n	800283e <HAL_RCC_ClockConfig+0xf2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002780:	f011 0f04 	tst.w	r1, #4
 8002784:	4d38      	ldr	r5, [pc, #224]	; (8002868 <HAL_RCC_ClockConfig+0x11c>)
 8002786:	d165      	bne.n	8002854 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002788:	070b      	lsls	r3, r1, #28
 800278a:	d506      	bpl.n	800279a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800278c:	68ab      	ldr	r3, [r5, #8]
 800278e:	6922      	ldr	r2, [r4, #16]
 8002790:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002794:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002798:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800279a:	f7ff fd03 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 800279e:	68ab      	ldr	r3, [r5, #8]
 80027a0:	4a32      	ldr	r2, [pc, #200]	; (800286c <HAL_RCC_ClockConfig+0x120>)
 80027a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80027a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027aa:	5cd3      	ldrb	r3, [r2, r3]
 80027ac:	f003 031f 	and.w	r3, r3, #31
 80027b0:	40d8      	lsrs	r0, r3
 80027b2:	4b2f      	ldr	r3, [pc, #188]	; (8002870 <HAL_RCC_ClockConfig+0x124>)
 80027b4:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80027b6:	4b2f      	ldr	r3, [pc, #188]	; (8002874 <HAL_RCC_ClockConfig+0x128>)
 80027b8:	6818      	ldr	r0, [r3, #0]
 80027ba:	f004 bb39 	b.w	8006e30 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027be:	6813      	ldr	r3, [r2, #0]
 80027c0:	f023 0307 	bic.w	r3, r3, #7
 80027c4:	430b      	orrs	r3, r1
 80027c6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c8:	6813      	ldr	r3, [r2, #0]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	4299      	cmp	r1, r3
 80027d0:	d1c1      	bne.n	8002756 <HAL_RCC_ClockConfig+0xa>
 80027d2:	e7c9      	b.n	8002768 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027d4:	6862      	ldr	r2, [r4, #4]
 80027d6:	4d24      	ldr	r5, [pc, #144]	; (8002868 <HAL_RCC_ClockConfig+0x11c>)
 80027d8:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027da:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027dc:	d11b      	bne.n	8002816 <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027de:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027e2:	d0b8      	beq.n	8002756 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027e4:	68ab      	ldr	r3, [r5, #8]
 80027e6:	f023 0303 	bic.w	r3, r3, #3
 80027ea:	4313      	orrs	r3, r2
 80027ec:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80027ee:	f7ff fa4f 	bl	8001c90 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027f2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80027f6:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f8:	68ab      	ldr	r3, [r5, #8]
 80027fa:	6862      	ldr	r2, [r4, #4]
 80027fc:	f003 030c 	and.w	r3, r3, #12
 8002800:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002804:	d0b3      	beq.n	800276e <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002806:	f7ff fa43 	bl	8001c90 <HAL_GetTick>
 800280a:	1bc0      	subs	r0, r0, r7
 800280c:	4540      	cmp	r0, r8
 800280e:	d9f3      	bls.n	80027f8 <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 8002810:	2003      	movs	r0, #3
}
 8002812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002816:	2a02      	cmp	r2, #2
 8002818:	d102      	bne.n	8002820 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800281a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800281e:	e7e0      	b.n	80027e2 <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002820:	b912      	cbnz	r2, 8002828 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002822:	f013 0f02 	tst.w	r3, #2
 8002826:	e7dc      	b.n	80027e2 <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002828:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800282c:	e7d9      	b.n	80027e2 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800282e:	4a0e      	ldr	r2, [pc, #56]	; (8002868 <HAL_RCC_ClockConfig+0x11c>)
 8002830:	68a0      	ldr	r0, [r4, #8]
 8002832:	6893      	ldr	r3, [r2, #8]
 8002834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002838:	4303      	orrs	r3, r0
 800283a:	6093      	str	r3, [r2, #8]
 800283c:	e79a      	b.n	8002774 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800283e:	6813      	ldr	r3, [r2, #0]
 8002840:	f023 0307 	bic.w	r3, r3, #7
 8002844:	4333      	orrs	r3, r6
 8002846:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002848:	6813      	ldr	r3, [r2, #0]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	429e      	cmp	r6, r3
 8002850:	d181      	bne.n	8002756 <HAL_RCC_ClockConfig+0xa>
 8002852:	e795      	b.n	8002780 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002854:	68ab      	ldr	r3, [r5, #8]
 8002856:	68e2      	ldr	r2, [r4, #12]
 8002858:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800285c:	4313      	orrs	r3, r2
 800285e:	60ab      	str	r3, [r5, #8]
 8002860:	e792      	b.n	8002788 <HAL_RCC_ClockConfig+0x3c>
 8002862:	bf00      	nop
 8002864:	40022000 	.word	0x40022000
 8002868:	40021000 	.word	0x40021000
 800286c:	080086a6 	.word	0x080086a6
 8002870:	2000001c 	.word	0x2000001c
 8002874:	20000004 	.word	0x20000004

08002878 <HAL_RCC_GetHCLKFreq>:
}
 8002878:	4b01      	ldr	r3, [pc, #4]	; (8002880 <HAL_RCC_GetHCLKFreq+0x8>)
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	2000001c 	.word	0x2000001c

08002884 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002884:	4b05      	ldr	r3, [pc, #20]	; (800289c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002886:	4a06      	ldr	r2, [pc, #24]	; (80028a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800288e:	5cd3      	ldrb	r3, [r2, r3]
 8002890:	4a04      	ldr	r2, [pc, #16]	; (80028a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002892:	6810      	ldr	r0, [r2, #0]
 8002894:	f003 031f 	and.w	r3, r3, #31
}
 8002898:	40d8      	lsrs	r0, r3
 800289a:	4770      	bx	lr
 800289c:	40021000 	.word	0x40021000
 80028a0:	080086b6 	.word	0x080086b6
 80028a4:	2000001c 	.word	0x2000001c

080028a8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80028a8:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80028aa:	4a06      	ldr	r2, [pc, #24]	; (80028c4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80028b2:	5cd3      	ldrb	r3, [r2, r3]
 80028b4:	4a04      	ldr	r2, [pc, #16]	; (80028c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028b6:	6810      	ldr	r0, [r2, #0]
 80028b8:	f003 031f 	and.w	r3, r3, #31
}
 80028bc:	40d8      	lsrs	r0, r3
 80028be:	4770      	bx	lr
 80028c0:	40021000 	.word	0x40021000
 80028c4:	080086b6 	.word	0x080086b6
 80028c8:	2000001c 	.word	0x2000001c

080028cc <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028cc:	230f      	movs	r3, #15
 80028ce:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80028d0:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <HAL_RCC_GetClockConfig+0x34>)
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	f002 0203 	and.w	r2, r2, #3
 80028d8:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80028e0:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80028e8:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	08db      	lsrs	r3, r3, #3
 80028ee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80028f2:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80028f4:	4b03      	ldr	r3, [pc, #12]	; (8002904 <HAL_RCC_GetClockConfig+0x38>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	600b      	str	r3, [r1, #0]
 80028fe:	4770      	bx	lr
 8002900:	40021000 	.word	0x40021000
 8002904:	40022000 	.word	0x40022000

08002908 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800290a:	4b45      	ldr	r3, [pc, #276]	; (8002a20 <RCCEx_PLLSAI1_Config+0x118>)
 800290c:	68da      	ldr	r2, [r3, #12]
 800290e:	f012 0f03 	tst.w	r2, #3
{
 8002912:	4605      	mov	r5, r0
 8002914:	460e      	mov	r6, r1
 8002916:	461c      	mov	r4, r3
 8002918:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800291a:	d02a      	beq.n	8002972 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	f002 0203 	and.w	r2, r2, #3
 8002922:	4282      	cmp	r2, r0
 8002924:	d13c      	bne.n	80029a0 <RCCEx_PLLSAI1_Config+0x98>
       ||
 8002926:	2a00      	cmp	r2, #0
 8002928:	d03a      	beq.n	80029a0 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800292a:	68db      	ldr	r3, [r3, #12]
       ||
 800292c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800292e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002932:	3301      	adds	r3, #1
       ||
 8002934:	4293      	cmp	r3, r2
 8002936:	d133      	bne.n	80029a0 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002938:	6823      	ldr	r3, [r4, #0]
 800293a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800293e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002940:	f7ff f9a6 	bl	8001c90 <HAL_GetTick>
 8002944:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	011a      	lsls	r2, r3, #4
 800294a:	d432      	bmi.n	80029b2 <RCCEx_PLLSAI1_Config+0xaa>
 800294c:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800294e:	2e00      	cmp	r6, #0
 8002950:	d036      	beq.n	80029c0 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002952:	2e01      	cmp	r6, #1
 8002954:	d150      	bne.n	80029f8 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002956:	6922      	ldr	r2, [r4, #16]
 8002958:	6928      	ldr	r0, [r5, #16]
 800295a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800295e:	0840      	lsrs	r0, r0, #1
 8002960:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002964:	3801      	subs	r0, #1
 8002966:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800296a:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800296e:	6122      	str	r2, [r4, #16]
 8002970:	e032      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8002972:	2802      	cmp	r0, #2
 8002974:	d010      	beq.n	8002998 <RCCEx_PLLSAI1_Config+0x90>
 8002976:	2803      	cmp	r0, #3
 8002978:	d014      	beq.n	80029a4 <RCCEx_PLLSAI1_Config+0x9c>
 800297a:	2801      	cmp	r0, #1
 800297c:	d110      	bne.n	80029a0 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	079f      	lsls	r7, r3, #30
 8002982:	d538      	bpl.n	80029f6 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002984:	68e3      	ldr	r3, [r4, #12]
 8002986:	686a      	ldr	r2, [r5, #4]
 8002988:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800298c:	3a01      	subs	r2, #1
 800298e:	4318      	orrs	r0, r3
 8002990:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002994:	60e0      	str	r0, [r4, #12]
 8002996:	e7cf      	b.n	8002938 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800299e:	d1f1      	bne.n	8002984 <RCCEx_PLLSAI1_Config+0x7c>
 80029a0:	2001      	movs	r0, #1
 80029a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	0391      	lsls	r1, r2, #14
 80029a8:	d4ec      	bmi.n	8002984 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80029b0:	e7f5      	b.n	800299e <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029b2:	f7ff f96d 	bl	8001c90 <HAL_GetTick>
 80029b6:	1bc0      	subs	r0, r0, r7
 80029b8:	2802      	cmp	r0, #2
 80029ba:	d9c4      	bls.n	8002946 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80029bc:	2003      	movs	r0, #3
 80029be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80029c0:	6921      	ldr	r1, [r4, #16]
 80029c2:	68eb      	ldr	r3, [r5, #12]
 80029c4:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80029c8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80029cc:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80029d6:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029de:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e0:	f7ff f956 	bl	8001c90 <HAL_GetTick>
 80029e4:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	d513      	bpl.n	8002a14 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80029ec:	6923      	ldr	r3, [r4, #16]
 80029ee:	69aa      	ldr	r2, [r5, #24]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	6123      	str	r3, [r4, #16]
 80029f4:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80029f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80029f8:	6923      	ldr	r3, [r4, #16]
 80029fa:	6968      	ldr	r0, [r5, #20]
 80029fc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a00:	0840      	lsrs	r0, r0, #1
 8002a02:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a06:	3801      	subs	r0, #1
 8002a08:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002a0c:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002a10:	6123      	str	r3, [r4, #16]
 8002a12:	e7e1      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a14:	f7ff f93c 	bl	8001c90 <HAL_GetTick>
 8002a18:	1b80      	subs	r0, r0, r6
 8002a1a:	2802      	cmp	r0, #2
 8002a1c:	d9e3      	bls.n	80029e6 <RCCEx_PLLSAI1_Config+0xde>
 8002a1e:	e7cd      	b.n	80029bc <RCCEx_PLLSAI1_Config+0xb4>
 8002a20:	40021000 	.word	0x40021000

08002a24 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a26:	4b3d      	ldr	r3, [pc, #244]	; (8002b1c <RCCEx_PLLSAI2_Config+0xf8>)
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	f012 0f03 	tst.w	r2, #3
{
 8002a2e:	4605      	mov	r5, r0
 8002a30:	460e      	mov	r6, r1
 8002a32:	461c      	mov	r4, r3
 8002a34:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a36:	d028      	beq.n	8002a8a <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	f002 0203 	and.w	r2, r2, #3
 8002a3e:	4282      	cmp	r2, r0
 8002a40:	d13a      	bne.n	8002ab8 <RCCEx_PLLSAI2_Config+0x94>
       ||
 8002a42:	2a00      	cmp	r2, #0
 8002a44:	d038      	beq.n	8002ab8 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002a46:	68db      	ldr	r3, [r3, #12]
       ||
 8002a48:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002a4a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002a4e:	3301      	adds	r3, #1
       ||
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d131      	bne.n	8002ab8 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002a54:	6823      	ldr	r3, [r4, #0]
 8002a56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a5a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a5c:	f7ff f918 	bl	8001c90 <HAL_GetTick>
 8002a60:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a62:	6823      	ldr	r3, [r4, #0]
 8002a64:	009a      	lsls	r2, r3, #2
 8002a66:	d430      	bmi.n	8002aca <RCCEx_PLLSAI2_Config+0xa6>
 8002a68:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a6a:	2e00      	cmp	r6, #0
 8002a6c:	d034      	beq.n	8002ad8 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a6e:	6963      	ldr	r3, [r4, #20]
 8002a70:	6929      	ldr	r1, [r5, #16]
 8002a72:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a76:	0849      	lsrs	r1, r1, #1
 8002a78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a7c:	3901      	subs	r1, #1
 8002a7e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002a82:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002a86:	6163      	str	r3, [r4, #20]
 8002a88:	e032      	b.n	8002af0 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002a8a:	2802      	cmp	r0, #2
 8002a8c:	d010      	beq.n	8002ab0 <RCCEx_PLLSAI2_Config+0x8c>
 8002a8e:	2803      	cmp	r0, #3
 8002a90:	d014      	beq.n	8002abc <RCCEx_PLLSAI2_Config+0x98>
 8002a92:	2801      	cmp	r0, #1
 8002a94:	d110      	bne.n	8002ab8 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	079f      	lsls	r7, r3, #30
 8002a9a:	d538      	bpl.n	8002b0e <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a9c:	68e3      	ldr	r3, [r4, #12]
 8002a9e:	686a      	ldr	r2, [r5, #4]
 8002aa0:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002aa4:	3a01      	subs	r2, #1
 8002aa6:	4318      	orrs	r0, r3
 8002aa8:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002aac:	60e0      	str	r0, [r4, #12]
 8002aae:	e7d1      	b.n	8002a54 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ab6:	d1f1      	bne.n	8002a9c <RCCEx_PLLSAI2_Config+0x78>
 8002ab8:	2001      	movs	r0, #1
 8002aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	0391      	lsls	r1, r2, #14
 8002ac0:	d4ec      	bmi.n	8002a9c <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002ac8:	e7f5      	b.n	8002ab6 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002aca:	f7ff f8e1 	bl	8001c90 <HAL_GetTick>
 8002ace:	1bc0      	subs	r0, r0, r7
 8002ad0:	2802      	cmp	r0, #2
 8002ad2:	d9c6      	bls.n	8002a62 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002ad4:	2003      	movs	r0, #3
 8002ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ad8:	6962      	ldr	r2, [r4, #20]
 8002ada:	68eb      	ldr	r3, [r5, #12]
 8002adc:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002ae0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002ae4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002ae8:	091b      	lsrs	r3, r3, #4
 8002aea:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8002aee:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002af0:	6823      	ldr	r3, [r4, #0]
 8002af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002af6:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af8:	f7ff f8ca 	bl	8001c90 <HAL_GetTick>
 8002afc:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002afe:	6823      	ldr	r3, [r4, #0]
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	d505      	bpl.n	8002b10 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002b04:	6963      	ldr	r3, [r4, #20]
 8002b06:	696a      	ldr	r2, [r5, #20]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	6163      	str	r3, [r4, #20]
 8002b0c:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b10:	f7ff f8be 	bl	8001c90 <HAL_GetTick>
 8002b14:	1b80      	subs	r0, r0, r6
 8002b16:	2802      	cmp	r0, #2
 8002b18:	d9f1      	bls.n	8002afe <RCCEx_PLLSAI2_Config+0xda>
 8002b1a:	e7db      	b.n	8002ad4 <RCCEx_PLLSAI2_Config+0xb0>
 8002b1c:	40021000 	.word	0x40021000

08002b20 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002b20:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b24:	6806      	ldr	r6, [r0, #0]
 8002b26:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8002b2a:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b2c:	d024      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002b2e:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002b30:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002b34:	d02c      	beq.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002b36:	d802      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002b38:	b1c1      	cbz	r1, 8002b6c <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8002b3a:	2601      	movs	r6, #1
 8002b3c:	e01c      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002b3e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002b42:	d00d      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002b44:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002b48:	d1f7      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b4a:	4a4d      	ldr	r2, [pc, #308]	; (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b4c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002b4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b52:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002b56:	430b      	orrs	r3, r1
 8002b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002b5c:	2600      	movs	r6, #0
 8002b5e:	e00b      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b60:	4a47      	ldr	r2, [pc, #284]	; (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b62:	68d3      	ldr	r3, [r2, #12]
 8002b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b68:	60d3      	str	r3, [r2, #12]
      break;
 8002b6a:	e7ee      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b6c:	3004      	adds	r0, #4
 8002b6e:	f7ff fecb 	bl	8002908 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b72:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002b74:	2800      	cmp	r0, #0
 8002b76:	d0e8      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002b78:	6823      	ldr	r3, [r4, #0]
 8002b7a:	04d8      	lsls	r0, r3, #19
 8002b7c:	d506      	bpl.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002b7e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002b80:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002b84:	d074      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002b86:	d808      	bhi.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b88:	b1a9      	cbz	r1, 8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002b8a:	2601      	movs	r6, #1
 8002b8c:	4635      	mov	r5, r6
 8002b8e:	e021      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b90:	2100      	movs	r1, #0
 8002b92:	3020      	adds	r0, #32
 8002b94:	f7ff ff46 	bl	8002a24 <RCCEx_PLLSAI2_Config>
 8002b98:	e7eb      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002b9a:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8002b9e:	d004      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8002ba0:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002ba4:	d1f1      	bne.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002ba6:	4635      	mov	r5, r6
 8002ba8:	e009      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002baa:	4a35      	ldr	r2, [pc, #212]	; (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bac:	68d3      	ldr	r3, [r2, #12]
 8002bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb2:	60d3      	str	r3, [r2, #12]
 8002bb4:	e7f7      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bb6:	1d20      	adds	r0, r4, #4
 8002bb8:	f7ff fea6 	bl	8002908 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002bbc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002bbe:	2d00      	cmp	r5, #0
 8002bc0:	d15c      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002bc2:	4a2f      	ldr	r2, [pc, #188]	; (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bc4:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002bc6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002bca:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002bce:	430b      	orrs	r3, r1
 8002bd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	0399      	lsls	r1, r3, #14
 8002bd8:	f140 814f 	bpl.w	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bdc:	4f28      	ldr	r7, [pc, #160]	; (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002be0:	00da      	lsls	r2, r3, #3
 8002be2:	f140 8176 	bpl.w	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8002be6:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bea:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002c84 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8002bee:	f8d9 3000 	ldr.w	r3, [r9]
 8002bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bf6:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8002bfa:	f7ff f849 	bl	8001c90 <HAL_GetTick>
 8002bfe:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c00:	f8d9 3000 	ldr.w	r3, [r9]
 8002c04:	05db      	lsls	r3, r3, #23
 8002c06:	d53f      	bpl.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8002c08:	2d00      	cmp	r5, #0
 8002c0a:	d144      	bne.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c10:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002c14:	d015      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x122>
 8002c16:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d011      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c22:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002c26:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002c2a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c2e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c36:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c3a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002c3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c42:	07d8      	lsls	r0, r3, #31
 8002c44:	d509      	bpl.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8002c46:	f7ff f823 	bl	8001c90 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c4a:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002c4e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c50:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c54:	0799      	lsls	r1, r3, #30
 8002c56:	f140 8109 	bpl.w	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c5e:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c66:	4313      	orrs	r3, r2
 8002c68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c6c:	4635      	mov	r5, r6
 8002c6e:	e012      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c70:	2100      	movs	r1, #0
 8002c72:	f104 0020 	add.w	r0, r4, #32
 8002c76:	f7ff fed5 	bl	8002a24 <RCCEx_PLLSAI2_Config>
 8002c7a:	e79f      	b.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002c7c:	462e      	mov	r6, r5
 8002c7e:	e7a9      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002c80:	40021000 	.word	0x40021000
 8002c84:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c88:	f7ff f802 	bl	8001c90 <HAL_GetTick>
 8002c8c:	eba0 000a 	sub.w	r0, r0, sl
 8002c90:	2802      	cmp	r0, #2
 8002c92:	d9b5      	bls.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002c94:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002c96:	f1b8 0f00 	cmp.w	r8, #0
 8002c9a:	d003      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ca4:	6823      	ldr	r3, [r4, #0]
 8002ca6:	07da      	lsls	r2, r3, #31
 8002ca8:	d508      	bpl.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002caa:	4990      	ldr	r1, [pc, #576]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002cac:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002cae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002cb2:	f022 0203 	bic.w	r2, r2, #3
 8002cb6:	4302      	orrs	r2, r0
 8002cb8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cbc:	079f      	lsls	r7, r3, #30
 8002cbe:	d508      	bpl.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cc0:	498a      	ldr	r1, [pc, #552]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002cc2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002cc4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002cc8:	f022 020c 	bic.w	r2, r2, #12
 8002ccc:	4302      	orrs	r2, r0
 8002cce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cd2:	075e      	lsls	r6, r3, #29
 8002cd4:	d508      	bpl.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cd6:	4985      	ldr	r1, [pc, #532]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002cd8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002cda:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002cde:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002ce2:	4302      	orrs	r2, r0
 8002ce4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ce8:	0718      	lsls	r0, r3, #28
 8002cea:	d508      	bpl.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cec:	497f      	ldr	r1, [pc, #508]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002cee:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002cf0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002cf4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002cf8:	4302      	orrs	r2, r0
 8002cfa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002cfe:	06d9      	lsls	r1, r3, #27
 8002d00:	d508      	bpl.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d02:	497a      	ldr	r1, [pc, #488]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d04:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002d06:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d0a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d0e:	4302      	orrs	r2, r0
 8002d10:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d14:	069a      	lsls	r2, r3, #26
 8002d16:	d508      	bpl.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d18:	4974      	ldr	r1, [pc, #464]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d1a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002d1c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d20:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002d24:	4302      	orrs	r2, r0
 8002d26:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d2a:	059f      	lsls	r7, r3, #22
 8002d2c:	d508      	bpl.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d2e:	496f      	ldr	r1, [pc, #444]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d30:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002d32:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d36:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002d3a:	4302      	orrs	r2, r0
 8002d3c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d40:	055e      	lsls	r6, r3, #21
 8002d42:	d508      	bpl.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d44:	4969      	ldr	r1, [pc, #420]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d46:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002d48:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d4c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002d50:	4302      	orrs	r2, r0
 8002d52:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d56:	0658      	lsls	r0, r3, #25
 8002d58:	d508      	bpl.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d5a:	4964      	ldr	r1, [pc, #400]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d5c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002d5e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d62:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002d66:	4302      	orrs	r2, r0
 8002d68:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d6c:	0619      	lsls	r1, r3, #24
 8002d6e:	d508      	bpl.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d70:	495e      	ldr	r1, [pc, #376]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d74:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d78:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002d7c:	4302      	orrs	r2, r0
 8002d7e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d82:	05da      	lsls	r2, r3, #23
 8002d84:	d508      	bpl.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d86:	4959      	ldr	r1, [pc, #356]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d8a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d8e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002d92:	4302      	orrs	r2, r0
 8002d94:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d98:	049b      	lsls	r3, r3, #18
 8002d9a:	d50f      	bpl.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d9c:	4a53      	ldr	r2, [pc, #332]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002d9e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002da0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002da4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002da8:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002daa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002dae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002db2:	d164      	bne.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002db4:	68d3      	ldr	r3, [r2, #12]
 8002db6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dba:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002dbc:	6823      	ldr	r3, [r4, #0]
 8002dbe:	031f      	lsls	r7, r3, #12
 8002dc0:	d50f      	bpl.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002dc2:	4a4a      	ldr	r2, [pc, #296]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002dc4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002dc6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002dca:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002dce:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002dd0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002dd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002dd8:	d15c      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dda:	68d3      	ldr	r3, [r2, #12]
 8002ddc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002de0:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	035e      	lsls	r6, r3, #13
 8002de6:	d50f      	bpl.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002de8:	4a40      	ldr	r2, [pc, #256]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002dea:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002dec:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002df0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002df4:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002df6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002dfa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dfe:	d154      	bne.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e00:	68d3      	ldr	r3, [r2, #12]
 8002e02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e06:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e08:	6823      	ldr	r3, [r4, #0]
 8002e0a:	0458      	lsls	r0, r3, #17
 8002e0c:	d512      	bpl.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e0e:	4937      	ldr	r1, [pc, #220]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e10:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002e12:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002e16:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002e1a:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e1c:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e24:	d14c      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e26:	2102      	movs	r1, #2
 8002e28:	1d20      	adds	r0, r4, #4
 8002e2a:	f7ff fd6d 	bl	8002908 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002e2e:	2800      	cmp	r0, #0
 8002e30:	bf18      	it	ne
 8002e32:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e34:	6822      	ldr	r2, [r4, #0]
 8002e36:	0411      	lsls	r1, r2, #16
 8002e38:	d508      	bpl.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e3a:	492c      	ldr	r1, [pc, #176]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e3c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002e3e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002e42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002e46:	4303      	orrs	r3, r0
 8002e48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e4c:	03d3      	lsls	r3, r2, #15
 8002e4e:	d509      	bpl.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e50:	4a26      	ldr	r2, [pc, #152]	; (8002eec <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e52:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002e56:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002e5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e5e:	430b      	orrs	r3, r1
 8002e60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002e64:	4628      	mov	r0, r5
 8002e66:	b002      	add	sp, #8
 8002e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f7fe ff10 	bl	8001c90 <HAL_GetTick>
 8002e70:	1b40      	subs	r0, r0, r5
 8002e72:	4548      	cmp	r0, r9
 8002e74:	f67f aeec 	bls.w	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002e78:	e70c      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002e7a:	4635      	mov	r5, r6
 8002e7c:	e712      	b.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e7e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002e82:	d19b      	bne.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e84:	2101      	movs	r1, #1
 8002e86:	1d20      	adds	r0, r4, #4
 8002e88:	f7ff fd3e 	bl	8002908 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002e8c:	2800      	cmp	r0, #0
 8002e8e:	bf18      	it	ne
 8002e90:	4605      	movne	r5, r0
 8002e92:	e793      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e94:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002e98:	d1a3      	bne.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	1d20      	adds	r0, r4, #4
 8002e9e:	f7ff fd33 	bl	8002908 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002ea2:	2800      	cmp	r0, #0
 8002ea4:	bf18      	it	ne
 8002ea6:	4605      	movne	r5, r0
 8002ea8:	e79b      	b.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002eaa:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002eae:	d1ab      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	1d20      	adds	r0, r4, #4
 8002eb4:	f7ff fd28 	bl	8002908 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002eb8:	2800      	cmp	r0, #0
 8002eba:	bf18      	it	ne
 8002ebc:	4605      	movne	r5, r0
 8002ebe:	e7a3      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002ec0:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002ec4:	d1b6      	bne.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002ec6:	2102      	movs	r1, #2
 8002ec8:	f104 0020 	add.w	r0, r4, #32
 8002ecc:	f7ff fdaa 	bl	8002a24 <RCCEx_PLLSAI2_Config>
 8002ed0:	e7ad      	b.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed8:	65bb      	str	r3, [r7, #88]	; 0x58
 8002eda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee0:	9301      	str	r3, [sp, #4]
 8002ee2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002ee4:	f04f 0801 	mov.w	r8, #1
 8002ee8:	e67f      	b.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000

08002ef0 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ef0:	6803      	ldr	r3, [r0, #0]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002ef8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002efa:	6842      	ldr	r2, [r0, #4]
 8002efc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002f00:	d10a      	bne.n	8002f18 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
 8002f02:	6882      	ldr	r2, [r0, #8]
 8002f04:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002f08:	d002      	beq.n	8002f10 <SPI_WaitFifoStateUntilTimeout.part.1+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f0a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002f0e:	d103      	bne.n	8002f18 <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f18:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002f1a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002f1e:	d107      	bne.n	8002f30 <SPI_WaitFifoStateUntilTimeout.part.1+0x40>
        {
          SPI_RESET_CRC(hspi);
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f2e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f30:	2301      	movs	r3, #1
 8002f32:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f36:	2300      	movs	r3, #0
 8002f38:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 8002f3c:	2003      	movs	r0, #3
 8002f3e:	4770      	bx	lr

08002f40 <SPI_WaitFlagStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002f40:	b570      	push	{r4, r5, r6, lr}
 8002f42:	4604      	mov	r4, r0
 8002f44:	460d      	mov	r5, r1
 8002f46:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f48:	6823      	ldr	r3, [r4, #0]
 8002f4a:	6898      	ldr	r0, [r3, #8]
 8002f4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f50:	d100      	bne.n	8002f54 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x14>
}
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002f54:	1c6a      	adds	r2, r5, #1
 8002f56:	d0f8      	beq.n	8002f4a <SPI_WaitFlagStateUntilTimeout.constprop.10+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002f58:	f7fe fe9a 	bl	8001c90 <HAL_GetTick>
 8002f5c:	1b80      	subs	r0, r0, r6
 8002f5e:	4285      	cmp	r5, r0
 8002f60:	d8f2      	bhi.n	8002f48 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x8>
 8002f62:	4620      	mov	r0, r4
}
 8002f64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002f68:	f7ff bfc2 	b.w	8002ef0 <SPI_WaitFifoStateUntilTimeout.part.1>

08002f6c <SPI_WaitFifoStateUntilTimeout.constprop.11>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f6e:	4605      	mov	r5, r0
 8002f70:	460c      	mov	r4, r1
 8002f72:	4616      	mov	r6, r2
 8002f74:	461f      	mov	r7, r3
  while ((hspi->Instance->SR & Fifo) != State)
 8002f76:	6829      	ldr	r1, [r5, #0]
 8002f78:	6888      	ldr	r0, [r1, #8]
 8002f7a:	4020      	ands	r0, r4
 8002f7c:	d100      	bne.n	8002f80 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x14>
}
 8002f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002f80:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8002f84:	bf08      	it	eq
 8002f86:	7b0b      	ldrbeq	r3, [r1, #12]
    if (Timeout != HAL_MAX_DELAY)
 8002f88:	1c73      	adds	r3, r6, #1
 8002f8a:	d0f5      	beq.n	8002f78 <SPI_WaitFifoStateUntilTimeout.constprop.11+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002f8c:	f7fe fe80 	bl	8001c90 <HAL_GetTick>
 8002f90:	1bc0      	subs	r0, r0, r7
 8002f92:	4286      	cmp	r6, r0
 8002f94:	d8ef      	bhi.n	8002f76 <SPI_WaitFifoStateUntilTimeout.constprop.11+0xa>
 8002f96:	4628      	mov	r0, r5
}
 8002f98:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002f9c:	f7ff bfa8 	b.w	8002ef0 <SPI_WaitFifoStateUntilTimeout.part.1>

08002fa0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002fa0:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002fa2:	4613      	mov	r3, r2
{
 8002fa4:	460d      	mov	r5, r1
 8002fa6:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002fa8:	460a      	mov	r2, r1
 8002faa:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 8002fae:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002fb0:	f7ff ffdc 	bl	8002f6c <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8002fb4:	b128      	cbz	r0, 8002fc2 <SPI_EndRxTxTransaction+0x22>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fb6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002fb8:	f043 0320 	orr.w	r3, r3, #32
 8002fbc:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8002fbe:	2003      	movs	r0, #3
 8002fc0:	e00f      	b.n	8002fe2 <SPI_EndRxTxTransaction+0x42>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc2:	4632      	mov	r2, r6
 8002fc4:	4629      	mov	r1, r5
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	f7ff ffba 	bl	8002f40 <SPI_WaitFlagStateUntilTimeout.constprop.10>
 8002fcc:	2800      	cmp	r0, #0
 8002fce:	d1f2      	bne.n	8002fb6 <SPI_EndRxTxTransaction+0x16>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002fd0:	4633      	mov	r3, r6
 8002fd2:	462a      	mov	r2, r5
 8002fd4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002fd8:	4620      	mov	r0, r4
 8002fda:	f7ff ffc7 	bl	8002f6c <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8002fde:	2800      	cmp	r0, #0
 8002fe0:	d1e9      	bne.n	8002fb6 <SPI_EndRxTxTransaction+0x16>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8002fe2:	bd70      	pop	{r4, r5, r6, pc}

08002fe4 <HAL_SPI_MspInit>:
 8002fe4:	4770      	bx	lr

08002fe6 <HAL_SPI_Init>:
{
 8002fe6:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8002fe8:	4604      	mov	r4, r0
 8002fea:	2800      	cmp	r0, #0
 8002fec:	d04a      	beq.n	8003084 <HAL_SPI_Init+0x9e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ff2:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8002ff6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ffa:	b91b      	cbnz	r3, 8003004 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002ffc:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003000:	f7ff fff0 	bl	8002fe4 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003004:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8003006:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003008:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800300c:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800300e:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8003010:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003014:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8003018:	600b      	str	r3, [r1, #0]
 800301a:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800301e:	d92e      	bls.n	800307e <HAL_SPI_Init+0x98>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003020:	4618      	mov	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003022:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003026:	bf18      	it	ne
 8003028:	62a3      	strne	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800302a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800302c:	b92b      	cbnz	r3, 800303a <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800302e:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003032:	bf8c      	ite	hi
 8003034:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003036:	2301      	movls	r3, #1
 8003038:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800303a:	68a6      	ldr	r6, [r4, #8]
 800303c:	6863      	ldr	r3, [r4, #4]
 800303e:	69a5      	ldr	r5, [r4, #24]
 8003040:	4333      	orrs	r3, r6
 8003042:	6926      	ldr	r6, [r4, #16]
 8003044:	4333      	orrs	r3, r6
 8003046:	6966      	ldr	r6, [r4, #20]
 8003048:	4333      	orrs	r3, r6
 800304a:	69e6      	ldr	r6, [r4, #28]
 800304c:	4333      	orrs	r3, r6
 800304e:	6a26      	ldr	r6, [r4, #32]
 8003050:	4333      	orrs	r3, r6
 8003052:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003054:	4333      	orrs	r3, r6
 8003056:	f405 7600 	and.w	r6, r5, #512	; 0x200
 800305a:	4333      	orrs	r3, r6
 800305c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800305e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003060:	431a      	orrs	r2, r3
 8003062:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003064:	0c2d      	lsrs	r5, r5, #16
 8003066:	431a      	orrs	r2, r3
 8003068:	f005 0504 	and.w	r5, r5, #4
 800306c:	432a      	orrs	r2, r5
 800306e:	4302      	orrs	r2, r0
  hspi->State     = HAL_SPI_STATE_READY;
 8003070:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003072:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003074:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003076:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003078:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  return HAL_OK;
 800307c:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800307e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003082:	e7d0      	b.n	8003026 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 8003084:	2001      	movs	r0, #1
}
 8003086:	bd70      	pop	{r4, r5, r6, pc}

08003088 <HAL_SPI_TransmitReceive>:
{
 8003088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800308c:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800308e:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 8003092:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 8003094:	2b01      	cmp	r3, #1
{
 8003096:	4604      	mov	r4, r0
 8003098:	460d      	mov	r5, r1
 800309a:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 800309c:	f000 8115 	beq.w	80032ca <HAL_SPI_TransmitReceive+0x242>
 80030a0:	2301      	movs	r3, #1
 80030a2:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80030a6:	f7fe fdf3 	bl	8001c90 <HAL_GetTick>
  tmp_state           = hspi->State;
 80030aa:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 80030ae:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 80030b0:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80030b2:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80030b4:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80030b6:	d00a      	beq.n	80030ce <HAL_SPI_TransmitReceive+0x46>
 80030b8:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80030bc:	f040 8103 	bne.w	80032c6 <HAL_SPI_TransmitReceive+0x23e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80030c0:	68a0      	ldr	r0, [r4, #8]
 80030c2:	2800      	cmp	r0, #0
 80030c4:	f040 80ff 	bne.w	80032c6 <HAL_SPI_TransmitReceive+0x23e>
 80030c8:	2b04      	cmp	r3, #4
 80030ca:	f040 80fc 	bne.w	80032c6 <HAL_SPI_TransmitReceive+0x23e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030ce:	2d00      	cmp	r5, #0
 80030d0:	d049      	beq.n	8003166 <HAL_SPI_TransmitReceive+0xde>
 80030d2:	f1b9 0f00 	cmp.w	r9, #0
 80030d6:	d046      	beq.n	8003166 <HAL_SPI_TransmitReceive+0xde>
 80030d8:	2e00      	cmp	r6, #0
 80030da:	d044      	beq.n	8003166 <HAL_SPI_TransmitReceive+0xde>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80030dc:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80030e0:	68e2      	ldr	r2, [r4, #12]
 80030e2:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80030e4:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80030e8:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80030ea:	bf1c      	itt	ne
 80030ec:	2305      	movne	r3, #5
 80030ee:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030f2:	2300      	movs	r3, #0
 80030f4:	6623      	str	r3, [r4, #96]	; 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80030f6:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  hspi->RxXferCount = Size;
 80030fa:	f8a4 6046 	strh.w	r6, [r4, #70]	; 0x46
  hspi->TxXferCount = Size;
 80030fe:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003100:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003102:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxXferSize  = Size;
 8003104:	f8a4 6044 	strh.w	r6, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003108:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800310a:	87a6      	strh	r6, [r4, #60]	; 0x3c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800310c:	6843      	ldr	r3, [r0, #4]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800310e:	d801      	bhi.n	8003114 <HAL_SPI_TransmitReceive+0x8c>
 8003110:	2e01      	cmp	r6, #1
 8003112:	d92a      	bls.n	800316a <HAL_SPI_TransmitReceive+0xe2>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003114:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003118:	6043      	str	r3, [r0, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800311a:	6803      	ldr	r3, [r0, #0]
 800311c:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 800311e:	bf5e      	ittt	pl
 8003120:	6803      	ldrpl	r3, [r0, #0]
 8003122:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8003126:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003128:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800312c:	d956      	bls.n	80031dc <HAL_SPI_TransmitReceive+0x154>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800312e:	b109      	cbz	r1, 8003134 <HAL_SPI_TransmitReceive+0xac>
 8003130:	2e01      	cmp	r6, #1
 8003132:	d107      	bne.n	8003144 <HAL_SPI_TransmitReceive+0xbc>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003134:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003138:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 800313a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800313c:	63a5      	str	r5, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800313e:	3b01      	subs	r3, #1
 8003140:	b29b      	uxth	r3, r3
 8003142:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003144:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003146:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003148:	b29b      	uxth	r3, r3
 800314a:	b98b      	cbnz	r3, 8003170 <HAL_SPI_TransmitReceive+0xe8>
 800314c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003150:	b29b      	uxth	r3, r3
 8003152:	b96b      	cbnz	r3, 8003170 <HAL_SPI_TransmitReceive+0xe8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003154:	4642      	mov	r2, r8
 8003156:	4639      	mov	r1, r7
 8003158:	4620      	mov	r0, r4
 800315a:	f7ff ff21 	bl	8002fa0 <SPI_EndRxTxTransaction>
 800315e:	2800      	cmp	r0, #0
 8003160:	d034      	beq.n	80031cc <HAL_SPI_TransmitReceive+0x144>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003162:	2320      	movs	r3, #32
 8003164:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003166:	2001      	movs	r0, #1
 8003168:	e030      	b.n	80031cc <HAL_SPI_TransmitReceive+0x144>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800316a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800316e:	e7d3      	b.n	8003118 <HAL_SPI_TransmitReceive+0x90>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003170:	6822      	ldr	r2, [r4, #0]
 8003172:	6893      	ldr	r3, [r2, #8]
 8003174:	0799      	lsls	r1, r3, #30
 8003176:	d50d      	bpl.n	8003194 <HAL_SPI_TransmitReceive+0x10c>
 8003178:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800317a:	b29b      	uxth	r3, r3
 800317c:	b153      	cbz	r3, 8003194 <HAL_SPI_TransmitReceive+0x10c>
 800317e:	b14d      	cbz	r5, 8003194 <HAL_SPI_TransmitReceive+0x10c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003180:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003182:	f833 1b02 	ldrh.w	r1, [r3], #2
 8003186:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003188:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800318a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800318c:	3b01      	subs	r3, #1
 800318e:	b29b      	uxth	r3, r3
 8003190:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8003192:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003194:	6893      	ldr	r3, [r2, #8]
 8003196:	07db      	lsls	r3, r3, #31
 8003198:	d50f      	bpl.n	80031ba <HAL_SPI_TransmitReceive+0x132>
 800319a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800319e:	b29b      	uxth	r3, r3
 80031a0:	b15b      	cbz	r3, 80031ba <HAL_SPI_TransmitReceive+0x132>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031a4:	68d2      	ldr	r2, [r2, #12]
 80031a6:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031aa:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80031ac:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80031b0:	3b01      	subs	r3, #1
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 80031b8:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80031ba:	f7fe fd69 	bl	8001c90 <HAL_GetTick>
 80031be:	eba0 0008 	sub.w	r0, r0, r8
 80031c2:	4287      	cmp	r7, r0
 80031c4:	d8bf      	bhi.n	8003146 <HAL_SPI_TransmitReceive+0xbe>
 80031c6:	1c7e      	adds	r6, r7, #1
 80031c8:	d0bd      	beq.n	8003146 <HAL_SPI_TransmitReceive+0xbe>
        errorcode = HAL_TIMEOUT;
 80031ca:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80031cc:	2301      	movs	r3, #1
 80031ce:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80031d2:	2300      	movs	r3, #0
 80031d4:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80031d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031dc:	b109      	cbz	r1, 80031e2 <HAL_SPI_TransmitReceive+0x15a>
 80031de:	2e01      	cmp	r6, #1
 80031e0:	d10b      	bne.n	80031fa <HAL_SPI_TransmitReceive+0x172>
      if (hspi->TxXferCount > 1U)
 80031e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d951      	bls.n	800328e <HAL_SPI_TransmitReceive+0x206>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031ea:	f835 3b02 	ldrh.w	r3, [r5], #2
 80031ee:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount -= 2U;
 80031f0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031f2:	63a5      	str	r5, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80031f4:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80031fa:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031fc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80031fe:	b29b      	uxth	r3, r3
 8003200:	b923      	cbnz	r3, 800320c <HAL_SPI_TransmitReceive+0x184>
 8003202:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003206:	b29b      	uxth	r3, r3
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0a3      	beq.n	8003154 <HAL_SPI_TransmitReceive+0xcc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800320c:	6822      	ldr	r2, [r4, #0]
 800320e:	6893      	ldr	r3, [r2, #8]
 8003210:	0798      	lsls	r0, r3, #30
 8003212:	d511      	bpl.n	8003238 <HAL_SPI_TransmitReceive+0x1b0>
 8003214:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003216:	b29b      	uxth	r3, r3
 8003218:	b173      	cbz	r3, 8003238 <HAL_SPI_TransmitReceive+0x1b0>
 800321a:	b16d      	cbz	r5, 8003238 <HAL_SPI_TransmitReceive+0x1b0>
        if (hspi->TxXferCount > 1U)
 800321c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b01      	cmp	r3, #1
 8003222:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003224:	d93b      	bls.n	800329e <HAL_SPI_TransmitReceive+0x216>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003226:	f833 1b02 	ldrh.w	r1, [r3], #2
 800322a:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800322c:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800322e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003230:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8003232:	b29b      	uxth	r3, r3
 8003234:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8003236:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003238:	6822      	ldr	r2, [r4, #0]
 800323a:	6893      	ldr	r3, [r2, #8]
 800323c:	07d9      	lsls	r1, r3, #31
 800323e:	d51d      	bpl.n	800327c <HAL_SPI_TransmitReceive+0x1f4>
 8003240:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003244:	b29b      	uxth	r3, r3
 8003246:	b1cb      	cbz	r3, 800327c <HAL_SPI_TransmitReceive+0x1f4>
        if (hspi->RxXferCount > 1U)
 8003248:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800324c:	b29b      	uxth	r3, r3
 800324e:	2b01      	cmp	r3, #1
 8003250:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003252:	d92c      	bls.n	80032ae <HAL_SPI_TransmitReceive+0x226>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003254:	68d1      	ldr	r1, [r2, #12]
 8003256:	f823 1b02 	strh.w	r1, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800325a:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800325c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003260:	3b02      	subs	r3, #2
 8003262:	b29b      	uxth	r3, r3
 8003264:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003268:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b01      	cmp	r3, #1
 8003270:	d803      	bhi.n	800327a <HAL_SPI_TransmitReceive+0x1f2>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003272:	6853      	ldr	r3, [r2, #4]
 8003274:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003278:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 800327a:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800327c:	f7fe fd08 	bl	8001c90 <HAL_GetTick>
 8003280:	eba0 0008 	sub.w	r0, r0, r8
 8003284:	4287      	cmp	r7, r0
 8003286:	d8b9      	bhi.n	80031fc <HAL_SPI_TransmitReceive+0x174>
 8003288:	1c7b      	adds	r3, r7, #1
 800328a:	d0b7      	beq.n	80031fc <HAL_SPI_TransmitReceive+0x174>
 800328c:	e79d      	b.n	80031ca <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800328e:	782b      	ldrb	r3, [r5, #0]
 8003290:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr++;
 8003292:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003294:	3301      	adds	r3, #1
 8003296:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003298:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800329a:	3b01      	subs	r3, #1
 800329c:	e7ab      	b.n	80031f6 <HAL_SPI_TransmitReceive+0x16e>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 80032a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80032a4:	3301      	adds	r3, #1
 80032a6:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 80032a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80032aa:	3b01      	subs	r3, #1
 80032ac:	e7c1      	b.n	8003232 <HAL_SPI_TransmitReceive+0x1aa>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80032ae:	7b12      	ldrb	r2, [r2, #12]
 80032b0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80032b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80032b4:	3301      	adds	r3, #1
 80032b6:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 80032b8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29b      	uxth	r3, r3
 80032c0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 80032c4:	e7d9      	b.n	800327a <HAL_SPI_TransmitReceive+0x1f2>
    errorcode = HAL_BUSY;
 80032c6:	2002      	movs	r0, #2
 80032c8:	e780      	b.n	80031cc <HAL_SPI_TransmitReceive+0x144>
  __HAL_LOCK(hspi);
 80032ca:	2002      	movs	r0, #2
}
 80032cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080032d0 <HAL_SPI_GetState>:
  return hspi->State;
 80032d0:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
}
 80032d4:	4770      	bx	lr

080032d6 <HAL_TIM_Base_MspInit>:
 80032d6:	4770      	bx	lr

080032d8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032d8:	6803      	ldr	r3, [r0, #0]
 80032da:	68da      	ldr	r2, [r3, #12]
 80032dc:	f042 0201 	orr.w	r2, r2, #1
 80032e0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032e2:	6899      	ldr	r1, [r3, #8]
 80032e4:	4a06      	ldr	r2, [pc, #24]	; (8003300 <HAL_TIM_Base_Start_IT+0x28>)
 80032e6:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032e8:	2a06      	cmp	r2, #6
 80032ea:	d006      	beq.n	80032fa <HAL_TIM_Base_Start_IT+0x22>
 80032ec:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 80032f0:	bf1e      	ittt	ne
 80032f2:	681a      	ldrne	r2, [r3, #0]
 80032f4:	f042 0201 	orrne.w	r2, r2, #1
 80032f8:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80032fa:	2000      	movs	r0, #0
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	00010007 	.word	0x00010007

08003304 <HAL_TIM_OC_DelayElapsedCallback>:
 8003304:	4770      	bx	lr

08003306 <HAL_TIM_IC_CaptureCallback>:
 8003306:	4770      	bx	lr

08003308 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003308:	4770      	bx	lr

0800330a <HAL_TIM_TriggerCallback>:
 800330a:	4770      	bx	lr

0800330c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800330c:	6803      	ldr	r3, [r0, #0]
 800330e:	691a      	ldr	r2, [r3, #16]
 8003310:	0791      	lsls	r1, r2, #30
{
 8003312:	b510      	push	{r4, lr}
 8003314:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003316:	d50f      	bpl.n	8003338 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003318:	68da      	ldr	r2, [r3, #12]
 800331a:	0792      	lsls	r2, r2, #30
 800331c:	d50c      	bpl.n	8003338 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800331e:	f06f 0202 	mvn.w	r2, #2
 8003322:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003324:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003326:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003328:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800332a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800332c:	f000 8085 	beq.w	800343a <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003330:	f7ff ffe9 	bl	8003306 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003334:	2300      	movs	r3, #0
 8003336:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	691a      	ldr	r2, [r3, #16]
 800333c:	0752      	lsls	r2, r2, #29
 800333e:	d510      	bpl.n	8003362 <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	0750      	lsls	r0, r2, #29
 8003344:	d50d      	bpl.n	8003362 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003346:	f06f 0204 	mvn.w	r2, #4
 800334a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800334c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800334e:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003350:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003354:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003356:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003358:	d075      	beq.n	8003446 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 800335a:	f7ff ffd4 	bl	8003306 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800335e:	2300      	movs	r3, #0
 8003360:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	691a      	ldr	r2, [r3, #16]
 8003366:	0711      	lsls	r1, r2, #28
 8003368:	d50f      	bpl.n	800338a <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800336a:	68da      	ldr	r2, [r3, #12]
 800336c:	0712      	lsls	r2, r2, #28
 800336e:	d50c      	bpl.n	800338a <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003370:	f06f 0208 	mvn.w	r2, #8
 8003374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003376:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003378:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800337a:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800337c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800337e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003380:	d067      	beq.n	8003452 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003382:	f7ff ffc0 	bl	8003306 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003386:	2300      	movs	r3, #0
 8003388:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800338a:	6823      	ldr	r3, [r4, #0]
 800338c:	691a      	ldr	r2, [r3, #16]
 800338e:	06d0      	lsls	r0, r2, #27
 8003390:	d510      	bpl.n	80033b4 <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	06d1      	lsls	r1, r2, #27
 8003396:	d50d      	bpl.n	80033b4 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003398:	f06f 0210 	mvn.w	r2, #16
 800339c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800339e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033a0:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033a2:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033a6:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033a8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033aa:	d058      	beq.n	800345e <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80033ac:	f7ff ffab 	bl	8003306 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b0:	2300      	movs	r3, #0
 80033b2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	07d2      	lsls	r2, r2, #31
 80033ba:	d508      	bpl.n	80033ce <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	07d0      	lsls	r0, r2, #31
 80033c0:	d505      	bpl.n	80033ce <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033c2:	f06f 0201 	mvn.w	r2, #1
 80033c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033c8:	4620      	mov	r0, r4
 80033ca:	f003 fa77 	bl	80068bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	691a      	ldr	r2, [r3, #16]
 80033d2:	0611      	lsls	r1, r2, #24
 80033d4:	d508      	bpl.n	80033e8 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	0612      	lsls	r2, r2, #24
 80033da:	d505      	bpl.n	80033e8 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033e2:	4620      	mov	r0, r4
 80033e4:	f000 f8c3 	bl	800356e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	691a      	ldr	r2, [r3, #16]
 80033ec:	05d0      	lsls	r0, r2, #23
 80033ee:	d508      	bpl.n	8003402 <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	0611      	lsls	r1, r2, #24
 80033f4:	d505      	bpl.n	8003402 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033fc:	4620      	mov	r0, r4
 80033fe:	f000 f8b7 	bl	8003570 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	0652      	lsls	r2, r2, #25
 8003408:	d508      	bpl.n	800341c <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	0650      	lsls	r0, r2, #25
 800340e:	d505      	bpl.n	800341c <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003410:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003416:	4620      	mov	r0, r4
 8003418:	f7ff ff77 	bl	800330a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800341c:	6823      	ldr	r3, [r4, #0]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	0691      	lsls	r1, r2, #26
 8003422:	d522      	bpl.n	800346a <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003424:	68da      	ldr	r2, [r3, #12]
 8003426:	0692      	lsls	r2, r2, #26
 8003428:	d51f      	bpl.n	800346a <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800342a:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800342e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003430:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003436:	f000 b899 	b.w	800356c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800343a:	f7ff ff63 	bl	8003304 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800343e:	4620      	mov	r0, r4
 8003440:	f7ff ff62 	bl	8003308 <HAL_TIM_PWM_PulseFinishedCallback>
 8003444:	e776      	b.n	8003334 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003446:	f7ff ff5d 	bl	8003304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800344a:	4620      	mov	r0, r4
 800344c:	f7ff ff5c 	bl	8003308 <HAL_TIM_PWM_PulseFinishedCallback>
 8003450:	e785      	b.n	800335e <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003452:	f7ff ff57 	bl	8003304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003456:	4620      	mov	r0, r4
 8003458:	f7ff ff56 	bl	8003308 <HAL_TIM_PWM_PulseFinishedCallback>
 800345c:	e793      	b.n	8003386 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800345e:	f7ff ff51 	bl	8003304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003462:	4620      	mov	r0, r4
 8003464:	f7ff ff50 	bl	8003308 <HAL_TIM_PWM_PulseFinishedCallback>
 8003468:	e7a2      	b.n	80033b0 <HAL_TIM_IRQHandler+0xa4>
 800346a:	bd10      	pop	{r4, pc}

0800346c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800346c:	4a30      	ldr	r2, [pc, #192]	; (8003530 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800346e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003470:	4290      	cmp	r0, r2
 8003472:	d012      	beq.n	800349a <TIM_Base_SetConfig+0x2e>
 8003474:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003478:	d00f      	beq.n	800349a <TIM_Base_SetConfig+0x2e>
 800347a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800347e:	4290      	cmp	r0, r2
 8003480:	d00b      	beq.n	800349a <TIM_Base_SetConfig+0x2e>
 8003482:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003486:	4290      	cmp	r0, r2
 8003488:	d007      	beq.n	800349a <TIM_Base_SetConfig+0x2e>
 800348a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800348e:	4290      	cmp	r0, r2
 8003490:	d003      	beq.n	800349a <TIM_Base_SetConfig+0x2e>
 8003492:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003496:	4290      	cmp	r0, r2
 8003498:	d119      	bne.n	80034ce <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800349a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800349c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80034a0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034a2:	4a23      	ldr	r2, [pc, #140]	; (8003530 <TIM_Base_SetConfig+0xc4>)
 80034a4:	4290      	cmp	r0, r2
 80034a6:	d01d      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80034ac:	d01a      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034ae:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80034b2:	4290      	cmp	r0, r2
 80034b4:	d016      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034ba:	4290      	cmp	r0, r2
 80034bc:	d012      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034c2:	4290      	cmp	r0, r2
 80034c4:	d00e      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034c6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80034ca:	4290      	cmp	r0, r2
 80034cc:	d00a      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034ce:	4a19      	ldr	r2, [pc, #100]	; (8003534 <TIM_Base_SetConfig+0xc8>)
 80034d0:	4290      	cmp	r0, r2
 80034d2:	d007      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034d8:	4290      	cmp	r0, r2
 80034da:	d003      	beq.n	80034e4 <TIM_Base_SetConfig+0x78>
 80034dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034e0:	4290      	cmp	r0, r2
 80034e2:	d103      	bne.n	80034ec <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034e4:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80034e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034ea:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034ec:	694a      	ldr	r2, [r1, #20]
 80034ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034f2:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80034f4:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034f6:	688b      	ldr	r3, [r1, #8]
 80034f8:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034fa:	680b      	ldr	r3, [r1, #0]
 80034fc:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034fe:	4b0c      	ldr	r3, [pc, #48]	; (8003530 <TIM_Base_SetConfig+0xc4>)
 8003500:	4298      	cmp	r0, r3
 8003502:	d00f      	beq.n	8003524 <TIM_Base_SetConfig+0xb8>
 8003504:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003508:	4298      	cmp	r0, r3
 800350a:	d00b      	beq.n	8003524 <TIM_Base_SetConfig+0xb8>
 800350c:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003510:	4298      	cmp	r0, r3
 8003512:	d007      	beq.n	8003524 <TIM_Base_SetConfig+0xb8>
 8003514:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003518:	4298      	cmp	r0, r3
 800351a:	d003      	beq.n	8003524 <TIM_Base_SetConfig+0xb8>
 800351c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003520:	4298      	cmp	r0, r3
 8003522:	d101      	bne.n	8003528 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003524:	690b      	ldr	r3, [r1, #16]
 8003526:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003528:	2301      	movs	r3, #1
 800352a:	6143      	str	r3, [r0, #20]
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40012c00 	.word	0x40012c00
 8003534:	40014000 	.word	0x40014000

08003538 <HAL_TIM_Base_Init>:
{
 8003538:	b510      	push	{r4, lr}
  if (htim == NULL)
 800353a:	4604      	mov	r4, r0
 800353c:	b1a0      	cbz	r0, 8003568 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800353e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003542:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003546:	b91b      	cbnz	r3, 8003550 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003548:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800354c:	f7ff fec3 	bl	80032d6 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	2302      	movs	r3, #2
 8003552:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003556:	6820      	ldr	r0, [r4, #0]
 8003558:	1d21      	adds	r1, r4, #4
 800355a:	f7ff ff87 	bl	800346c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800355e:	2301      	movs	r3, #1
 8003560:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003564:	2000      	movs	r0, #0
 8003566:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003568:	2001      	movs	r0, #1
}
 800356a:	bd10      	pop	{r4, pc}

0800356c <HAL_TIMEx_CommutCallback>:
 800356c:	4770      	bx	lr

0800356e <HAL_TIMEx_BreakCallback>:
 800356e:	4770      	bx	lr

08003570 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003570:	4770      	bx	lr
	...

08003574 <UART_SetConfig>:
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003574:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003576:	69c1      	ldr	r1, [r0, #28]
{
 8003578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800357a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800357c:	6883      	ldr	r3, [r0, #8]
 800357e:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003580:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003582:	4303      	orrs	r3, r0
 8003584:	6960      	ldr	r0, [r4, #20]
 8003586:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003588:	48ba      	ldr	r0, [pc, #744]	; (8003874 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800358a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800358c:	4028      	ands	r0, r5
 800358e:	4303      	orrs	r3, r0
 8003590:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003592:	6853      	ldr	r3, [r2, #4]
 8003594:	68e0      	ldr	r0, [r4, #12]
 8003596:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800359a:	4303      	orrs	r3, r0
 800359c:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800359e:	4bb6      	ldr	r3, [pc, #728]	; (8003878 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035a0:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035a2:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80035a4:	bf1c      	itt	ne
 80035a6:	6a23      	ldrne	r3, [r4, #32]
 80035a8:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035aa:	6893      	ldr	r3, [r2, #8]
 80035ac:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80035b0:	4303      	orrs	r3, r0
 80035b2:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035b4:	4bb1      	ldr	r3, [pc, #708]	; (800387c <UART_SetConfig+0x308>)
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d119      	bne.n	80035ee <UART_SetConfig+0x7a>
 80035ba:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80035be:	4ab0      	ldr	r2, [pc, #704]	; (8003880 <UART_SetConfig+0x30c>)
 80035c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c4:	f003 0303 	and.w	r3, r3, #3
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035c8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80035cc:	5cd3      	ldrb	r3, [r2, r3]
 80035ce:	f040 8138 	bne.w	8003842 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	f200 808f 	bhi.w	80036f6 <UART_SetConfig+0x182>
 80035d8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80035dc:	00ca011a 	.word	0x00ca011a
 80035e0:	008d00f9 	.word	0x008d00f9
 80035e4:	008d0114 	.word	0x008d0114
 80035e8:	008d008d 	.word	0x008d008d
 80035ec:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035ee:	4ba5      	ldr	r3, [pc, #660]	; (8003884 <UART_SetConfig+0x310>)
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d107      	bne.n	8003604 <UART_SetConfig+0x90>
 80035f4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80035f8:	4aa3      	ldr	r2, [pc, #652]	; (8003888 <UART_SetConfig+0x314>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	e7e1      	b.n	80035c8 <UART_SetConfig+0x54>
 8003604:	4ba1      	ldr	r3, [pc, #644]	; (800388c <UART_SetConfig+0x318>)
 8003606:	429a      	cmp	r2, r3
 8003608:	d123      	bne.n	8003652 <UART_SetConfig+0xde>
 800360a:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800360e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003612:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003616:	2b10      	cmp	r3, #16
 8003618:	f000 80f1 	beq.w	80037fe <UART_SetConfig+0x28a>
 800361c:	d80b      	bhi.n	8003636 <UART_SetConfig+0xc2>
 800361e:	2b00      	cmp	r3, #0
 8003620:	f000 80f3 	beq.w	800380a <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003624:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
      default:
        ret = HAL_ERROR;
 8003628:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800362c:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003630:	f000 80f8 	beq.w	8003824 <UART_SetConfig+0x2b0>
 8003634:	e0a8      	b.n	8003788 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003636:	2b20      	cmp	r3, #32
 8003638:	f000 80c6 	beq.w	80037c8 <UART_SetConfig+0x254>
 800363c:	2b30      	cmp	r3, #48	; 0x30
 800363e:	d1f1      	bne.n	8003624 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003640:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003644:	f040 80b8 	bne.w	80037b8 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003648:	6860      	ldr	r0, [r4, #4]
 800364a:	0843      	lsrs	r3, r0, #1
 800364c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003650:	e0c3      	b.n	80037da <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003652:	4b8f      	ldr	r3, [pc, #572]	; (8003890 <UART_SetConfig+0x31c>)
 8003654:	429a      	cmp	r2, r3
 8003656:	d11e      	bne.n	8003696 <UART_SetConfig+0x122>
 8003658:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003660:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003664:	2b40      	cmp	r3, #64	; 0x40
 8003666:	f000 80bb 	beq.w	80037e0 <UART_SetConfig+0x26c>
 800366a:	d80a      	bhi.n	8003682 <UART_SetConfig+0x10e>
 800366c:	b97b      	cbnz	r3, 800368e <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800366e:	4b82      	ldr	r3, [pc, #520]	; (8003878 <UART_SetConfig+0x304>)
 8003670:	429a      	cmp	r2, r3
 8003672:	f040 80ca 	bne.w	800380a <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003676:	f7ff f905 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
        break;
 800367a:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 800367c:	bbb0      	cbnz	r0, 80036ec <UART_SetConfig+0x178>
 800367e:	4602      	mov	r2, r0
 8003680:	e03a      	b.n	80036f8 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003682:	2b80      	cmp	r3, #128	; 0x80
 8003684:	f000 809d 	beq.w	80037c2 <UART_SetConfig+0x24e>
 8003688:	2bc0      	cmp	r3, #192	; 0xc0
 800368a:	f000 80b0 	beq.w	80037ee <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800368e:	4b7a      	ldr	r3, [pc, #488]	; (8003878 <UART_SetConfig+0x304>)
 8003690:	429a      	cmp	r2, r3
 8003692:	d1c7      	bne.n	8003624 <UART_SetConfig+0xb0>
 8003694:	e02f      	b.n	80036f6 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003696:	4b7f      	ldr	r3, [pc, #508]	; (8003894 <UART_SetConfig+0x320>)
 8003698:	429a      	cmp	r2, r3
 800369a:	d111      	bne.n	80036c0 <UART_SetConfig+0x14c>
 800369c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80036a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ac:	f000 8098 	beq.w	80037e0 <UART_SetConfig+0x26c>
 80036b0:	d9dc      	bls.n	800366c <UART_SetConfig+0xf8>
 80036b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036b6:	f000 8084 	beq.w	80037c2 <UART_SetConfig+0x24e>
 80036ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036be:	e7e4      	b.n	800368a <UART_SetConfig+0x116>
 80036c0:	4b6d      	ldr	r3, [pc, #436]	; (8003878 <UART_SetConfig+0x304>)
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d1ae      	bne.n	8003624 <UART_SetConfig+0xb0>
 80036c6:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80036ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80036d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036d6:	f000 8083 	beq.w	80037e0 <UART_SetConfig+0x26c>
 80036da:	d9c7      	bls.n	800366c <UART_SetConfig+0xf8>
 80036dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036e0:	d06f      	beq.n	80037c2 <UART_SetConfig+0x24e>
 80036e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036e6:	e7d0      	b.n	800368a <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80036e8:	486b      	ldr	r0, [pc, #428]	; (8003898 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 80036ea:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036ec:	6862      	ldr	r2, [r4, #4]
 80036ee:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80036f2:	4281      	cmp	r1, r0
 80036f4:	d905      	bls.n	8003702 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 80036f6:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80036f8:	2300      	movs	r3, #0
 80036fa:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80036fc:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 80036fe:	4610      	mov	r0, r2
 8003700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003702:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003706:	d8f6      	bhi.n	80036f6 <UART_SetConfig+0x182>
        switch (clocksource)
 8003708:	2b08      	cmp	r3, #8
 800370a:	d82e      	bhi.n	800376a <UART_SetConfig+0x1f6>
 800370c:	e8df f003 	tbb	[pc, r3]
 8003710:	2d1c2d05 	.word	0x2d1c2d05
 8003714:	2d2d2d24 	.word	0x2d2d2d24
 8003718:	27          	.byte	0x27
 8003719:	00          	.byte	0x00
            pclk = HAL_RCC_GetPCLK1Freq();
 800371a:	f7ff f8b3 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800371e:	6862      	ldr	r2, [r4, #4]
 8003720:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003724:	0856      	lsrs	r6, r2, #1
 8003726:	2700      	movs	r7, #0
 8003728:	fbe1 6700 	umlal	r6, r7, r1, r0
 800372c:	2300      	movs	r3, #0
 800372e:	4630      	mov	r0, r6
 8003730:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003732:	f7fd f987 	bl	8000a44 <__aeabi_uldivmod>
            break;
 8003736:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003738:	4b58      	ldr	r3, [pc, #352]	; (800389c <UART_SetConfig+0x328>)
 800373a:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800373e:	4299      	cmp	r1, r3
 8003740:	d8d9      	bhi.n	80036f6 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8003742:	6823      	ldr	r3, [r4, #0]
 8003744:	60d8      	str	r0, [r3, #12]
 8003746:	e7d7      	b.n	80036f8 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003748:	4855      	ldr	r0, [pc, #340]	; (80038a0 <UART_SetConfig+0x32c>)
 800374a:	0855      	lsrs	r5, r2, #1
 800374c:	2300      	movs	r3, #0
 800374e:	2100      	movs	r1, #0
 8003750:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003752:	f141 0100 	adc.w	r1, r1, #0
 8003756:	e7ec      	b.n	8003732 <UART_SetConfig+0x1be>
            pclk = HAL_RCC_GetSysClockFreq();
 8003758:	f7fe fd24 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 800375c:	e7df      	b.n	800371e <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800375e:	0850      	lsrs	r0, r2, #1
 8003760:	2100      	movs	r1, #0
 8003762:	2300      	movs	r3, #0
 8003764:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003768:	e7f3      	b.n	8003752 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 800376a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800376c:	2000      	movs	r0, #0
 800376e:	e7e3      	b.n	8003738 <UART_SetConfig+0x1c4>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003770:	f7ff f89a 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 8003774:	e04e      	b.n	8003814 <UART_SetConfig+0x2a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003776:	f7ff f885 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800377a:	6862      	ldr	r2, [r4, #4]
 800377c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003780:	fbb3 f3f2 	udiv	r3, r3, r2
 8003784:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003786:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003788:	f1a3 0010 	sub.w	r0, r3, #16
 800378c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003790:	4288      	cmp	r0, r1
 8003792:	d8b0      	bhi.n	80036f6 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003794:	6821      	ldr	r1, [r4, #0]
 8003796:	60cb      	str	r3, [r1, #12]
 8003798:	e7ae      	b.n	80036f8 <UART_SetConfig+0x184>
        pclk = HAL_RCC_GetPCLK2Freq();
 800379a:	f7ff f885 	bl	80028a8 <HAL_RCC_GetPCLK2Freq>
 800379e:	e7ec      	b.n	800377a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80037a0:	6860      	ldr	r0, [r4, #4]
 80037a2:	0843      	lsrs	r3, r0, #1
 80037a4:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80037a8:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80037ac:	fbb3 f3f0 	udiv	r3, r3, r0
 80037b0:	e7e8      	b.n	8003784 <UART_SetConfig+0x210>
        pclk = HAL_RCC_GetSysClockFreq();
 80037b2:	f7fe fcf7 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 80037b6:	e7e0      	b.n	800377a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80037b8:	6860      	ldr	r0, [r4, #4]
 80037ba:	0843      	lsrs	r3, r0, #1
 80037bc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80037c0:	e7f4      	b.n	80037ac <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 80037c2:	4b2d      	ldr	r3, [pc, #180]	; (8003878 <UART_SetConfig+0x304>)
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d08f      	beq.n	80036e8 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037c8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80037cc:	d1e8      	bne.n	80037a0 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80037ce:	6860      	ldr	r0, [r4, #4]
 80037d0:	0843      	lsrs	r3, r0, #1
 80037d2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80037d6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80037da:	fbb3 f3f0 	udiv	r3, r3, r0
 80037de:	e01f      	b.n	8003820 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 80037e0:	4b25      	ldr	r3, [pc, #148]	; (8003878 <UART_SetConfig+0x304>)
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d10b      	bne.n	80037fe <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80037e6:	f7fe fcdd 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
        break;
 80037ea:	2304      	movs	r3, #4
 80037ec:	e746      	b.n	800367c <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 80037ee:	4b22      	ldr	r3, [pc, #136]	; (8003878 <UART_SetConfig+0x304>)
 80037f0:	429a      	cmp	r2, r3
 80037f2:	f47f af25 	bne.w	8003640 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80037f6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 80037fa:	2308      	movs	r3, #8
 80037fc:	e776      	b.n	80036ec <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037fe:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003802:	d1d6      	bne.n	80037b2 <UART_SetConfig+0x23e>
        pclk = HAL_RCC_GetSysClockFreq();
 8003804:	f7fe fcce 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 8003808:	e004      	b.n	8003814 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800380a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800380e:	d1b2      	bne.n	8003776 <UART_SetConfig+0x202>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003810:	f7ff f838 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003814:	6861      	ldr	r1, [r4, #4]
 8003816:	084a      	lsrs	r2, r1, #1
 8003818:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 800381c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003820:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003822:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003824:	f1a3 0010 	sub.w	r0, r3, #16
 8003828:	f64f 71ef 	movw	r1, #65519	; 0xffef
 800382c:	4288      	cmp	r0, r1
 800382e:	f63f af62 	bhi.w	80036f6 <UART_SetConfig+0x182>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003832:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003836:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003838:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 800383c:	430b      	orrs	r3, r1
 800383e:	60c3      	str	r3, [r0, #12]
 8003840:	e75a      	b.n	80036f8 <UART_SetConfig+0x184>
    switch (clocksource)
 8003842:	2b08      	cmp	r3, #8
 8003844:	f63f af57 	bhi.w	80036f6 <UART_SetConfig+0x182>
 8003848:	a201      	add	r2, pc, #4	; (adr r2, 8003850 <UART_SetConfig+0x2dc>)
 800384a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384e:	bf00      	nop
 8003850:	08003777 	.word	0x08003777
 8003854:	0800379b 	.word	0x0800379b
 8003858:	080037a1 	.word	0x080037a1
 800385c:	080036f7 	.word	0x080036f7
 8003860:	080037b3 	.word	0x080037b3
 8003864:	080036f7 	.word	0x080036f7
 8003868:	080036f7 	.word	0x080036f7
 800386c:	080036f7 	.word	0x080036f7
 8003870:	080037b9 	.word	0x080037b9
 8003874:	efff69f3 	.word	0xefff69f3
 8003878:	40008000 	.word	0x40008000
 800387c:	40013800 	.word	0x40013800
 8003880:	0800851c 	.word	0x0800851c
 8003884:	40004400 	.word	0x40004400
 8003888:	08008520 	.word	0x08008520
 800388c:	40004800 	.word	0x40004800
 8003890:	40004c00 	.word	0x40004c00
 8003894:	40005000 	.word	0x40005000
 8003898:	00f42400 	.word	0x00f42400
 800389c:	000ffcff 	.word	0x000ffcff
 80038a0:	f4240000 	.word	0xf4240000

080038a4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80038a6:	07da      	lsls	r2, r3, #31
{
 80038a8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038aa:	d506      	bpl.n	80038ba <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038ac:	6801      	ldr	r1, [r0, #0]
 80038ae:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80038b0:	684a      	ldr	r2, [r1, #4]
 80038b2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80038b6:	4322      	orrs	r2, r4
 80038b8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038ba:	079c      	lsls	r4, r3, #30
 80038bc:	d506      	bpl.n	80038cc <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038be:	6801      	ldr	r1, [r0, #0]
 80038c0:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80038c2:	684a      	ldr	r2, [r1, #4]
 80038c4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80038c8:	4322      	orrs	r2, r4
 80038ca:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038cc:	0759      	lsls	r1, r3, #29
 80038ce:	d506      	bpl.n	80038de <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038d0:	6801      	ldr	r1, [r0, #0]
 80038d2:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80038d4:	684a      	ldr	r2, [r1, #4]
 80038d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038da:	4322      	orrs	r2, r4
 80038dc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038de:	071a      	lsls	r2, r3, #28
 80038e0:	d506      	bpl.n	80038f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038e2:	6801      	ldr	r1, [r0, #0]
 80038e4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80038e6:	684a      	ldr	r2, [r1, #4]
 80038e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038ec:	4322      	orrs	r2, r4
 80038ee:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038f0:	06dc      	lsls	r4, r3, #27
 80038f2:	d506      	bpl.n	8003902 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038f4:	6801      	ldr	r1, [r0, #0]
 80038f6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80038f8:	688a      	ldr	r2, [r1, #8]
 80038fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038fe:	4322      	orrs	r2, r4
 8003900:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003902:	0699      	lsls	r1, r3, #26
 8003904:	d506      	bpl.n	8003914 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003906:	6801      	ldr	r1, [r0, #0]
 8003908:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800390a:	688a      	ldr	r2, [r1, #8]
 800390c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003910:	4322      	orrs	r2, r4
 8003912:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003914:	065a      	lsls	r2, r3, #25
 8003916:	d50f      	bpl.n	8003938 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003918:	6801      	ldr	r1, [r0, #0]
 800391a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800391c:	684a      	ldr	r2, [r1, #4]
 800391e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003922:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003924:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003928:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800392a:	d105      	bne.n	8003938 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800392c:	684a      	ldr	r2, [r1, #4]
 800392e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003930:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003934:	4322      	orrs	r2, r4
 8003936:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003938:	061b      	lsls	r3, r3, #24
 800393a:	d506      	bpl.n	800394a <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800393c:	6802      	ldr	r2, [r0, #0]
 800393e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003940:	6853      	ldr	r3, [r2, #4]
 8003942:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003946:	430b      	orrs	r3, r1
 8003948:	6053      	str	r3, [r2, #4]
 800394a:	bd10      	pop	{r4, pc}

0800394c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800394c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003950:	9d06      	ldr	r5, [sp, #24]
 8003952:	4604      	mov	r4, r0
 8003954:	460f      	mov	r7, r1
 8003956:	4616      	mov	r6, r2
 8003958:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800395a:	6821      	ldr	r1, [r4, #0]
 800395c:	69ca      	ldr	r2, [r1, #28]
 800395e:	ea37 0302 	bics.w	r3, r7, r2
 8003962:	bf0c      	ite	eq
 8003964:	2201      	moveq	r2, #1
 8003966:	2200      	movne	r2, #0
 8003968:	42b2      	cmp	r2, r6
 800396a:	d002      	beq.n	8003972 <UART_WaitOnFlagUntilTimeout+0x26>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800396c:	2000      	movs	r0, #0
}
 800396e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003972:	1c68      	adds	r0, r5, #1
 8003974:	d0f2      	beq.n	800395c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003976:	f7fe f98b 	bl	8001c90 <HAL_GetTick>
 800397a:	eba0 0008 	sub.w	r0, r0, r8
 800397e:	4285      	cmp	r5, r0
 8003980:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003982:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003984:	d300      	bcc.n	8003988 <UART_WaitOnFlagUntilTimeout+0x3c>
 8003986:	b97d      	cbnz	r5, 80039a8 <UART_WaitOnFlagUntilTimeout+0x5c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003988:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800398c:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800398e:	6883      	ldr	r3, [r0, #8]
 8003990:	f023 0301 	bic.w	r3, r3, #1
 8003994:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003996:	2320      	movs	r3, #32
 8003998:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800399a:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 800399c:	2300      	movs	r3, #0
 800399e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 80039a2:	2003      	movs	r0, #3
 80039a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80039a8:	075a      	lsls	r2, r3, #29
 80039aa:	d5d6      	bpl.n	800395a <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039ac:	69c3      	ldr	r3, [r0, #28]
 80039ae:	051b      	lsls	r3, r3, #20
 80039b0:	d5d3      	bpl.n	800395a <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80039b6:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039b8:	6803      	ldr	r3, [r0, #0]
 80039ba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80039be:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039c0:	6883      	ldr	r3, [r0, #8]
 80039c2:	f023 0301 	bic.w	r3, r3, #1
 80039c6:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 80039c8:	2320      	movs	r3, #32
 80039ca:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80039cc:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039ce:	67e3      	str	r3, [r4, #124]	; 0x7c
 80039d0:	e7e4      	b.n	800399c <UART_WaitOnFlagUntilTimeout+0x50>

080039d2 <HAL_UART_Transmit>:
{
 80039d2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80039d6:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80039d8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80039da:	2b20      	cmp	r3, #32
{
 80039dc:	4604      	mov	r4, r0
 80039de:	460e      	mov	r6, r1
 80039e0:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80039e2:	d14c      	bne.n	8003a7e <HAL_UART_Transmit+0xac>
    if ((pData == NULL) || (Size == 0U))
 80039e4:	2900      	cmp	r1, #0
 80039e6:	d048      	beq.n	8003a7a <HAL_UART_Transmit+0xa8>
 80039e8:	2a00      	cmp	r2, #0
 80039ea:	d046      	beq.n	8003a7a <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 80039ec:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d044      	beq.n	8003a7e <HAL_UART_Transmit+0xac>
 80039f4:	2301      	movs	r3, #1
 80039f6:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fa:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039fc:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fe:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a00:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8003a02:	f7fe f945 	bl	8001c90 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a06:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8003a08:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003a10:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 8003a12:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a16:	d103      	bne.n	8003a20 <HAL_UART_Transmit+0x4e>
 8003a18:	6923      	ldr	r3, [r4, #16]
 8003a1a:	b90b      	cbnz	r3, 8003a20 <HAL_UART_Transmit+0x4e>
 8003a1c:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003a1e:	461e      	mov	r6, r3
    __HAL_UNLOCK(huart);
 8003a20:	2300      	movs	r3, #0
 8003a22:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 8003a26:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a2a:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8003a2e:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a30:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 8003a32:	b93a      	cbnz	r2, 8003a44 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a34:	2140      	movs	r1, #64	; 0x40
 8003a36:	4620      	mov	r0, r4
 8003a38:	f7ff ff88 	bl	800394c <UART_WaitOnFlagUntilTimeout>
 8003a3c:	b940      	cbnz	r0, 8003a50 <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 8003a3e:	2320      	movs	r3, #32
 8003a40:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 8003a42:	e006      	b.n	8003a52 <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a44:	2200      	movs	r2, #0
 8003a46:	2180      	movs	r1, #128	; 0x80
 8003a48:	4620      	mov	r0, r4
 8003a4a:	f7ff ff7f 	bl	800394c <UART_WaitOnFlagUntilTimeout>
 8003a4e:	b118      	cbz	r0, 8003a58 <HAL_UART_Transmit+0x86>
        return HAL_TIMEOUT;
 8003a50:	2003      	movs	r0, #3
}
 8003a52:	b003      	add	sp, #12
 8003a54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a58:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003a5a:	b95e      	cbnz	r6, 8003a74 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a5c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003a60:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a64:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003a66:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003a72:	e7d8      	b.n	8003a26 <HAL_UART_Transmit+0x54>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a74:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003a78:	e7f4      	b.n	8003a64 <HAL_UART_Transmit+0x92>
      return  HAL_ERROR;
 8003a7a:	2001      	movs	r0, #1
 8003a7c:	e7e9      	b.n	8003a52 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 8003a7e:	2002      	movs	r0, #2
 8003a80:	e7e7      	b.n	8003a52 <HAL_UART_Transmit+0x80>

08003a82 <UART_CheckIdleState>:
{
 8003a82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003a84:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a86:	2600      	movs	r6, #0
 8003a88:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003a8a:	f7fe f901 	bl	8001c90 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003a94:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a96:	d415      	bmi.n	8003ac4 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	075b      	lsls	r3, r3, #29
 8003a9e:	d50a      	bpl.n	8003ab6 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aa0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	462b      	mov	r3, r5
 8003aaa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003aae:	4620      	mov	r0, r4
 8003ab0:	f7ff ff4c 	bl	800394c <UART_WaitOnFlagUntilTimeout>
 8003ab4:	b990      	cbnz	r0, 8003adc <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8003ab6:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003ab8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003aba:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8003abc:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003ac0:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8003ac2:	e00c      	b.n	8003ade <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ac4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	4632      	mov	r2, r6
 8003acc:	4603      	mov	r3, r0
 8003ace:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f7ff ff3a 	bl	800394c <UART_WaitOnFlagUntilTimeout>
 8003ad8:	2800      	cmp	r0, #0
 8003ada:	d0dd      	beq.n	8003a98 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003adc:	2003      	movs	r0, #3
}
 8003ade:	b002      	add	sp, #8
 8003ae0:	bd70      	pop	{r4, r5, r6, pc}

08003ae2 <HAL_UART_Init>:
{
 8003ae2:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003ae4:	4604      	mov	r4, r0
 8003ae6:	b340      	cbz	r0, 8003b3a <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003ae8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003aea:	b91b      	cbnz	r3, 8003af4 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8003aec:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003af0:	f003 f96c 	bl	8006dcc <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003af4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003af6:	2324      	movs	r3, #36	; 0x24
 8003af8:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003afa:	6813      	ldr	r3, [r2, #0]
 8003afc:	f023 0301 	bic.w	r3, r3, #1
 8003b00:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b02:	4620      	mov	r0, r4
 8003b04:	f7ff fd36 	bl	8003574 <UART_SetConfig>
 8003b08:	2801      	cmp	r0, #1
 8003b0a:	d016      	beq.n	8003b3a <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b0e:	b113      	cbz	r3, 8003b16 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8003b10:	4620      	mov	r0, r4
 8003b12:	f7ff fec7 	bl	80038a4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b26:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003b2e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003b30:	601a      	str	r2, [r3, #0]
}
 8003b32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003b36:	f7ff bfa4 	b.w	8003a82 <UART_CheckIdleState>
}
 8003b3a:	2001      	movs	r0, #1
 8003b3c:	bd10      	pop	{r4, pc}

08003b3e <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8003b3e:	b570      	push	{r4, r5, r6, lr}
 8003b40:	b08a      	sub	sp, #40	; 0x28
 
  cp.role = role;
  cp.privacy_enabled = privacy_enabled;
  cp.device_name_char_len = device_name_char_len;
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003b42:	2400      	movs	r4, #0
  cp.role = role;
 8003b44:	f88d 0004 	strb.w	r0, [sp, #4]
  cp.privacy_enabled = privacy_enabled;
 8003b48:	f88d 1005 	strb.w	r1, [sp, #5]
  cp.device_name_char_len = device_name_char_len;
 8003b4c:	f88d 2006 	strb.w	r2, [sp, #6]
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003b50:	4621      	mov	r1, r4
 8003b52:	2218      	movs	r2, #24
 8003b54:	a804      	add	r0, sp, #16
{
 8003b56:	461e      	mov	r6, r3
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003b58:	9402      	str	r4, [sp, #8]
 8003b5a:	f8cd 400b 	str.w	r4, [sp, #11]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003b5e:	f003 fdbe 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003b62:	233f      	movs	r3, #63	; 0x3f
 8003b64:	f8ad 3010 	strh.w	r3, [sp, #16]
  rq.ocf = OCF_GAP_INIT;
 8003b68:	238a      	movs	r3, #138	; 0x8a
 8003b6a:	f8ad 3012 	strh.w	r3, [sp, #18]
  rq.cparam = &cp;
 8003b6e:	ab01      	add	r3, sp, #4
 8003b70:	9306      	str	r3, [sp, #24]
  rq.clen = sizeof(cp);
 8003b72:	2303      	movs	r3, #3
 8003b74:	9307      	str	r3, [sp, #28]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003b76:	ad02      	add	r5, sp, #8
  rq.rparam = &resp;
  rq.rlen = GAP_INIT_RP_SIZE;
 8003b78:	2307      	movs	r3, #7
  
  if (hci_send_req(&rq, FALSE) < 0)
 8003b7a:	4621      	mov	r1, r4
 8003b7c:	a804      	add	r0, sp, #16
  rq.rparam = &resp;
 8003b7e:	9508      	str	r5, [sp, #32]
  rq.rlen = GAP_INIT_RP_SIZE;
 8003b80:	9309      	str	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 8003b82:	f000 fbc1 	bl	8004308 <hci_send_req>
 8003b86:	42a0      	cmp	r0, r4
 8003b88:	db15      	blt.n	8003bb6 <aci_gap_init_IDB05A1+0x78>
    return BLE_STATUS_TIMEOUT;
  
  if (resp.status) {
 8003b8a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003b8e:	b980      	cbnz	r0, 8003bb2 <aci_gap_init_IDB05A1+0x74>
    return resp.status;
  }
  
  *service_handle = btohs(resp.service_handle);
 8003b90:	9a02      	ldr	r2, [sp, #8]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8003b92:	f89d 300b 	ldrb.w	r3, [sp, #11]
  *service_handle = btohs(resp.service_handle);
 8003b96:	f3c2 220f 	ubfx	r2, r2, #8, #16
 8003b9a:	8032      	strh	r2, [r6, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8003b9c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8003ba0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003ba4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ba6:	8013      	strh	r3, [r2, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8003ba8:	9b03      	ldr	r3, [sp, #12]
 8003baa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003bac:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8003bb0:	8013      	strh	r3, [r2, #0]
  
  return 0;
}
 8003bb2:	b00a      	add	sp, #40	; 0x28
 8003bb4:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8003bb6:	20ff      	movs	r0, #255	; 0xff
 8003bb8:	e7fb      	b.n	8003bb2 <aci_gap_init_IDB05A1+0x74>

08003bba <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8003bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bbe:	b08a      	sub	sp, #40	; 0x28
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003bc0:	2400      	movs	r4, #0
  cp.role = role;
 8003bc2:	f88d 0004 	strb.w	r0, [sp, #4]
{
 8003bc6:	4688      	mov	r8, r1
 8003bc8:	4616      	mov	r6, r2
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003bca:	4621      	mov	r1, r4
 8003bcc:	2218      	movs	r2, #24
 8003bce:	a804      	add	r0, sp, #16
{
 8003bd0:	461d      	mov	r5, r3
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003bd2:	9402      	str	r4, [sp, #8]
 8003bd4:	f8cd 400b 	str.w	r4, [sp, #11]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003bd8:	f003 fd81 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003bdc:	233f      	movs	r3, #63	; 0x3f
 8003bde:	f8ad 3010 	strh.w	r3, [sp, #16]
  rq.ocf = OCF_GAP_INIT;
 8003be2:	238a      	movs	r3, #138	; 0x8a
 8003be4:	f8ad 3012 	strh.w	r3, [sp, #18]
  rq.cparam = &cp;
 8003be8:	ab01      	add	r3, sp, #4
 8003bea:	9306      	str	r3, [sp, #24]
  rq.clen = sizeof(cp);
 8003bec:	2301      	movs	r3, #1
 8003bee:	9307      	str	r3, [sp, #28]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003bf0:	af02      	add	r7, sp, #8
  rq.rparam = &resp;
  rq.rlen = GAP_INIT_RP_SIZE;
 8003bf2:	2307      	movs	r3, #7
  
  if (hci_send_req(&rq, FALSE) < 0)
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	a804      	add	r0, sp, #16
  rq.rparam = &resp;
 8003bf8:	9708      	str	r7, [sp, #32]
  rq.rlen = GAP_INIT_RP_SIZE;
 8003bfa:	9309      	str	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 8003bfc:	f000 fb84 	bl	8004308 <hci_send_req>
 8003c00:	42a0      	cmp	r0, r4
 8003c02:	db15      	blt.n	8003c30 <aci_gap_init_IDB04A1+0x76>
    return BLE_STATUS_TIMEOUT;
  
  if (resp.status) {
 8003c04:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003c08:	b978      	cbnz	r0, 8003c2a <aci_gap_init_IDB04A1+0x70>
    return resp.status;
  }
  
  *service_handle = btohs(resp.service_handle);
 8003c0a:	9a02      	ldr	r2, [sp, #8]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8003c0c:	f89d 300c 	ldrb.w	r3, [sp, #12]
  *service_handle = btohs(resp.service_handle);
 8003c10:	f3c2 220f 	ubfx	r2, r2, #8, #16
 8003c14:	f8a8 2000 	strh.w	r2, [r8]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8003c18:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8003c1c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003c20:	8032      	strh	r2, [r6, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8003c22:	9a03      	ldr	r2, [sp, #12]
 8003c24:	f3c2 220f 	ubfx	r2, r2, #8, #16
 8003c28:	802a      	strh	r2, [r5, #0]
  
  return 0;
}
 8003c2a:	b00a      	add	sp, #40	; 0x28
 8003c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return BLE_STATUS_TIMEOUT;
 8003c30:	20ff      	movs	r0, #255	; 0xff
 8003c32:	e7fa      	b.n	8003c2a <aci_gap_init_IDB04A1+0x70>

08003c34 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8003c34:	b570      	push	{r4, r5, r6, lr}
 8003c36:	b092      	sub	sp, #72	; 0x48
 8003c38:	f89d 505c 	ldrb.w	r5, [sp, #92]	; 0x5c
 8003c3c:	f89d 4064 	ldrb.w	r4, [sp, #100]	; 0x64
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8003c40:	192e      	adds	r6, r5, r4
 8003c42:	2e1a      	cmp	r6, #26
 8003c44:	dc4f      	bgt.n	8003ce6 <aci_gap_set_discoverable+0xb2>
    return BLE_STATUS_INVALID_PARAMS;

  buffer[indx] = AdvType;
 8003c46:	f88d 0020 	strb.w	r0, [sp, #32]
  indx++;
  
  AdvIntervMin = htobs(AdvIntervMin);
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8003c4a:	f8ad 1021 	strh.w	r1, [sp, #33]	; 0x21
  indx +=  2;
    
  AdvIntervMax = htobs(AdvIntervMax);
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8003c4e:	f8ad 2023 	strh.w	r2, [sp, #35]	; 0x23
  indx +=  2;
    
  buffer[indx] = OwnAddrType;
 8003c52:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
  indx++;
    
  buffer[indx] = LocalNameLen;
  indx++;
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8003c56:	462a      	mov	r2, r5
  buffer[indx] = AdvFilterPolicy;
 8003c58:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8003c5c:	9918      	ldr	r1, [sp, #96]	; 0x60
  buffer[indx] = AdvFilterPolicy;
 8003c5e:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8003c62:	a80a      	add	r0, sp, #40	; 0x28
  buffer[indx] = LocalNameLen;
 8003c64:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8003c68:	f003 fd2e 	bl	80076c8 <memcpy>
  indx +=  LocalNameLen;
 8003c6c:	f105 0308 	add.w	r3, r5, #8
  
  buffer[indx] = ServiceUUIDLen;
 8003c70:	aa12      	add	r2, sp, #72	; 0x48
 8003c72:	fa52 f383 	uxtab	r3, r2, r3
  indx++;
 8003c76:	3509      	adds	r5, #9
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8003c78:	ae08      	add	r6, sp, #32
  indx++;
 8003c7a:	b2ed      	uxtb	r5, r5
  buffer[indx] = ServiceUUIDLen;
 8003c7c:	f803 4c28 	strb.w	r4, [r3, #-40]

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8003c80:	4622      	mov	r2, r4
 8003c82:	991a      	ldr	r1, [sp, #104]	; 0x68
 8003c84:	1970      	adds	r0, r6, r5
  indx +=  ServiceUUIDLen;  
 8003c86:	442c      	add	r4, r5
  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8003c88:	f003 fd1e 	bl	80076c8 <memcpy>
  indx +=  ServiceUUIDLen;  
 8003c8c:	b2e4      	uxtb	r4, r4

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8003c8e:	ab12      	add	r3, sp, #72	; 0x48
 8003c90:	4423      	add	r3, r4
 8003c92:	f8bd 206c 	ldrh.w	r2, [sp, #108]	; 0x6c
 8003c96:	f823 2c28 	strh.w	r2, [r3, #-40]
  indx +=  2;
 8003c9a:	1ca3      	adds	r3, r4, #2
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8003c9c:	aa12      	add	r2, sp, #72	; 0x48
 8003c9e:	fa52 f383 	uxtab	r3, r2, r3
 8003ca2:	f8bd 2070 	ldrh.w	r2, [sp, #112]	; 0x70
 8003ca6:	f823 2c28 	strh.w	r2, [r3, #-40]
  indx +=  2;    

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003caa:	2100      	movs	r1, #0
 8003cac:	2218      	movs	r2, #24
 8003cae:	a802      	add	r0, sp, #8
 8003cb0:	f003 fd15 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003cb4:	233f      	movs	r3, #63	; 0x3f
 8003cb6:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8003cba:	2383      	movs	r3, #131	; 0x83
 8003cbc:	f8ad 300a 	strh.w	r3, [sp, #10]
  indx +=  2;    
 8003cc0:	3404      	adds	r4, #4
  rq.cparam = (void *)buffer;
  rq.clen = indx;
  rq.rparam = &status;
 8003cc2:	f10d 0307 	add.w	r3, sp, #7
 8003cc6:	9306      	str	r3, [sp, #24]
  rq.clen = indx;
 8003cc8:	b2e4      	uxtb	r4, r4
  rq.rlen = 1;
 8003cca:	2301      	movs	r3, #1

  if (hci_send_req(&rq, FALSE) < 0)
 8003ccc:	2100      	movs	r1, #0
 8003cce:	a802      	add	r0, sp, #8
  rq.cparam = (void *)buffer;
 8003cd0:	9604      	str	r6, [sp, #16]
  rq.clen = indx;
 8003cd2:	9405      	str	r4, [sp, #20]
  rq.rlen = 1;
 8003cd4:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8003cd6:	f000 fb17 	bl	8004308 <hci_send_req>
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	db05      	blt.n	8003cea <aci_gap_set_discoverable+0xb6>
    return BLE_STATUS_TIMEOUT;

  if (status) {
 8003cde:	f89d 0007 	ldrb.w	r0, [sp, #7]
    return status;
  }

  return 0;
}
 8003ce2:	b012      	add	sp, #72	; 0x48
 8003ce4:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_INVALID_PARAMS;
 8003ce6:	2042      	movs	r0, #66	; 0x42
 8003ce8:	e7fb      	b.n	8003ce2 <aci_gap_set_discoverable+0xae>
    return BLE_STATUS_TIMEOUT;
 8003cea:	20ff      	movs	r0, #255	; 0xff
 8003cec:	e7f9      	b.n	8003ce2 <aci_gap_set_discoverable+0xae>

08003cee <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8003cee:	b510      	push	{r4, lr}
 8003cf0:	b08e      	sub	sp, #56	; 0x38
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 8003cf2:	f88d 001c 	strb.w	r0, [sp, #28]
  cp.oob_enable = oob_enable;
 8003cf6:	f88d 101d 	strb.w	r1, [sp, #29]
  BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8003cfa:	f102 0010 	add.w	r0, r2, #16
 8003cfe:	f10d 011e 	add.w	r1, sp, #30
 8003d02:	f852 4b04 	ldr.w	r4, [r2], #4
 8003d06:	f841 4b04 	str.w	r4, [r1], #4
 8003d0a:	4282      	cmp	r2, r0
 8003d0c:	d1f9      	bne.n	8003d02 <aci_gap_set_auth_requirement+0x14>
  cp.min_encryption_key_size = min_encryption_key_size;
 8003d0e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
  cp.max_encryption_key_size = max_encryption_key_size;
 8003d12:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 8003d16:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  cp.use_fixed_pin = use_fixed_pin;
 8003d1a:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 8003d1e:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  cp.fixed_pin = htobl(fixed_pin);
 8003d22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003d24:	f8cd 3031 	str.w	r3, [sp, #49]	; 0x31
  cp.bonding_mode = bonding_mode;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003d28:	2218      	movs	r2, #24
  cp.bonding_mode = bonding_mode;
 8003d2a:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 8003d2e:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003d32:	2100      	movs	r1, #0
 8003d34:	a801      	add	r0, sp, #4
 8003d36:	f003 fcd2 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003d3a:	233f      	movs	r3, #63	; 0x3f
 8003d3c:	f8ad 3004 	strh.w	r3, [sp, #4]
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8003d40:	2386      	movs	r3, #134	; 0x86
 8003d42:	f8ad 3006 	strh.w	r3, [sp, #6]
  rq.cparam = &cp;
 8003d46:	ab07      	add	r3, sp, #28
 8003d48:	9303      	str	r3, [sp, #12]
  rq.clen = sizeof(cp);
 8003d4a:	231a      	movs	r3, #26
 8003d4c:	9304      	str	r3, [sp, #16]
  rq.rparam = &status;
 8003d4e:	f10d 0303 	add.w	r3, sp, #3
 8003d52:	9305      	str	r3, [sp, #20]
  rq.rlen = 1;

  if (hci_send_req(&rq, FALSE) < 0)
 8003d54:	2100      	movs	r1, #0
  rq.rlen = 1;
 8003d56:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8003d58:	a801      	add	r0, sp, #4
  rq.rlen = 1;
 8003d5a:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8003d5c:	f000 fad4 	bl	8004308 <hci_send_req>
 8003d60:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  if (status) {
 8003d62:	bfac      	ite	ge
 8003d64:	f89d 0003 	ldrbge.w	r0, [sp, #3]
    return BLE_STATUS_TIMEOUT;
 8003d68:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
    
  return 0;
}
 8003d6a:	b00e      	add	sp, #56	; 0x38
 8003d6c:	bd10      	pop	{r4, pc}

08003d6e <aci_gap_create_connection>:
				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
				     uint16_t conn_max_interval, uint16_t conn_latency,	
				     uint16_t supervision_timeout, uint16_t min_conn_length, 
				     uint16_t max_conn_length)
{
 8003d6e:	b510      	push	{r4, lr}
 8003d70:	b08e      	sub	sp, #56	; 0x38
  cp.conn_latency = htobs(conn_latency);
  cp.supervision_timeout = htobs(supervision_timeout);
  cp.min_conn_length = htobs(min_conn_length);
  cp.max_conn_length = htobs(max_conn_length);

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003d72:	2418      	movs	r4, #24
  cp.peer_bdaddr_type = peer_bdaddr_type;
 8003d74:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
  BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	889b      	ldrh	r3, [r3, #4]
 8003d7c:	f8ad 3029 	strh.w	r3, [sp, #41]	; 0x29
  cp.own_bdaddr_type = own_bdaddr_type;
 8003d80:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 8003d84:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
  cp.conn_min_interval = htobs(conn_min_interval);
 8003d88:	f8bd 3044 	ldrh.w	r3, [sp, #68]	; 0x44
 8003d8c:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
  cp.conn_max_interval = htobs(conn_max_interval);
 8003d90:	f8bd 3048 	ldrh.w	r3, [sp, #72]	; 0x48
 8003d94:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
  cp.conn_latency = htobs(conn_latency);
 8003d98:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
 8003d9c:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
  cp.supervision_timeout = htobs(supervision_timeout);
 8003da0:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 8003da4:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
  cp.min_conn_length = htobs(min_conn_length);
 8003da8:	f8bd 3054 	ldrh.w	r3, [sp, #84]	; 0x54
  cp.scanInterval = htobs(scanInterval);
 8003dac:	f8ad 0020 	strh.w	r0, [sp, #32]
  cp.scanWindow = htobs(scanWindow);
 8003db0:	f8ad 1022 	strh.w	r1, [sp, #34]	; 0x22
  BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 8003db4:	f8cd 2025 	str.w	r2, [sp, #37]	; 0x25
  cp.min_conn_length = htobs(min_conn_length);
 8003db8:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003dbc:	4622      	mov	r2, r4
  cp.max_conn_length = htobs(max_conn_length);
 8003dbe:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
 8003dc2:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	a802      	add	r0, sp, #8
 8003dca:	f003 fc88 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003dce:	233f      	movs	r3, #63	; 0x3f
 8003dd0:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_GAP_CREATE_CONNECTION;
 8003dd4:	239c      	movs	r3, #156	; 0x9c
 8003dd6:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.cparam = &cp;
 8003dda:	ab08      	add	r3, sp, #32
 8003ddc:	9304      	str	r3, [sp, #16]
  rq.clen = sizeof(cp);
  rq.event = EVT_CMD_STATUS;
 8003dde:	230f      	movs	r3, #15
 8003de0:	9303      	str	r3, [sp, #12]
  rq.rparam = &status;
 8003de2:	f10d 0307 	add.w	r3, sp, #7
 8003de6:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
  
  if (hci_send_req(&rq, FALSE) < 0)
 8003de8:	2100      	movs	r1, #0
  rq.rlen = 1;
 8003dea:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8003dec:	a802      	add	r0, sp, #8
  rq.clen = sizeof(cp);
 8003dee:	9405      	str	r4, [sp, #20]
  rq.rlen = 1;
 8003df0:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8003df2:	f000 fa89 	bl	8004308 <hci_send_req>
 8003df6:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  return status;
 8003df8:	bfac      	ite	ge
 8003dfa:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8003dfe:	20ff      	movlt	r0, #255	; 0xff
}
 8003e00:	b00e      	add	sp, #56	; 0x38
 8003e02:	bd10      	pop	{r4, pc}

08003e04 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8003e04:	b500      	push	{lr}
 8003e06:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003e08:	2218      	movs	r2, #24
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	a802      	add	r0, sp, #8
 8003e0e:	f003 fc66 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003e12:	233f      	movs	r3, #63	; 0x3f
 8003e14:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_GATT_INIT;
 8003e18:	f240 1301 	movw	r3, #257	; 0x101
 8003e1c:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8003e20:	f10d 0307 	add.w	r3, sp, #7
 8003e24:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;

  if (hci_send_req(&rq, FALSE) < 0)
 8003e26:	2100      	movs	r1, #0
  rq.rlen = 1;
 8003e28:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8003e2a:	a802      	add	r0, sp, #8
  rq.rlen = 1;
 8003e2c:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8003e2e:	f000 fa6b 	bl	8004308 <hci_send_req>
 8003e32:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  return status;
 8003e34:	bfac      	ite	ge
 8003e36:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8003e3a:	20ff      	movlt	r0, #255	; 0xff
}
 8003e3c:	b009      	add	sp, #36	; 0x24
 8003e3e:	f85d fb04 	ldr.w	pc, [sp], #4

08003e42 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8003e42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e44:	b08d      	sub	sp, #52	; 0x34
    
  if(service_uuid_type == UUID_TYPE_16){
    uuid_len = 2;
  }
  else {
    uuid_len = 16;
 8003e46:	2801      	cmp	r0, #1
  buffer[indx] = service_uuid_type;
 8003e48:	ae0c      	add	r6, sp, #48	; 0x30
    uuid_len = 16;
 8003e4a:	bf0c      	ite	eq
 8003e4c:	2402      	moveq	r4, #2
 8003e4e:	2410      	movne	r4, #16
  buffer[indx] = service_uuid_type;
 8003e50:	f806 0d2c 	strb.w	r0, [r6, #-44]!
{
 8003e54:	4617      	mov	r7, r2
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8003e56:	f10d 0005 	add.w	r0, sp, #5
 8003e5a:	4622      	mov	r2, r4
{
 8003e5c:	461d      	mov	r5, r3
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8003e5e:	f003 fc33 	bl	80076c8 <memcpy>
  indx +=  uuid_len;
    
  buffer[indx] = service_type;
 8003e62:	ab0c      	add	r3, sp, #48	; 0x30
 8003e64:	4423      	add	r3, r4
 8003e66:	f803 7c2b 	strb.w	r7, [r3, #-43]
  indx++;
    
  buffer[indx] = max_attr_records;
 8003e6a:	ab0c      	add	r3, sp, #48	; 0x30
 8003e6c:	191a      	adds	r2, r3, r4

  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = OGF_VENDOR_CMD;
  rq.ocf = OCF_GATT_ADD_SERV;
  rq.cparam = (void *)buffer;
  rq.clen = indx;
 8003e6e:	3403      	adds	r4, #3
  buffer[indx] = max_attr_records;
 8003e70:	f802 5c2a 	strb.w	r5, [r2, #-42]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003e74:	2500      	movs	r5, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003e76:	2218      	movs	r2, #24
 8003e78:	4629      	mov	r1, r5
 8003e7a:	eb0d 0002 	add.w	r0, sp, r2
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003e7e:	f8ad 5000 	strh.w	r5, [sp]
 8003e82:	f88d 5002 	strb.w	r5, [sp, #2]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003e86:	f003 fc2a 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003e8a:	233f      	movs	r3, #63	; 0x3f
 8003e8c:	f8ad 3018 	strh.w	r3, [sp, #24]
  rq.ocf = OCF_GATT_ADD_SERV;
 8003e90:	f44f 7381 	mov.w	r3, #258	; 0x102
 8003e94:	f8ad 301a 	strh.w	r3, [sp, #26]
  rq.rparam = &resp;
  rq.rlen = GATT_ADD_SERV_RP_SIZE;

  if (hci_send_req(&rq, FALSE) < 0)
 8003e98:	4629      	mov	r1, r5
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8003e9a:	2303      	movs	r3, #3
  if (hci_send_req(&rq, FALSE) < 0)
 8003e9c:	a806      	add	r0, sp, #24
  rq.cparam = (void *)buffer;
 8003e9e:	9608      	str	r6, [sp, #32]
  rq.clen = indx;
 8003ea0:	9409      	str	r4, [sp, #36]	; 0x24
  rq.rparam = &resp;
 8003ea2:	f8cd d028 	str.w	sp, [sp, #40]	; 0x28
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8003ea6:	930b      	str	r3, [sp, #44]	; 0x2c
  if (hci_send_req(&rq, FALSE) < 0)
 8003ea8:	f000 fa2e 	bl	8004308 <hci_send_req>
 8003eac:	42a8      	cmp	r0, r5
 8003eae:	db09      	blt.n	8003ec4 <aci_gatt_add_serv+0x82>
    return BLE_STATUS_TIMEOUT;

  if (resp.status) {
 8003eb0:	f89d 0000 	ldrb.w	r0, [sp]
 8003eb4:	b920      	cbnz	r0, 8003ec0 <aci_gatt_add_serv+0x7e>
    return resp.status;
  }
    
  *serviceHandle = btohs(resp.handle);
 8003eb6:	9b00      	ldr	r3, [sp, #0]
 8003eb8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003eba:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8003ebe:	8013      	strh	r3, [r2, #0]

  return 0;
}
 8003ec0:	b00d      	add	sp, #52	; 0x34
 8003ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 8003ec4:	20ff      	movs	r0, #255	; 0xff
 8003ec6:	e7fb      	b.n	8003ec0 <aci_gatt_add_serv+0x7e>

08003ec8 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8003ec8:	b570      	push	{r4, r5, r6, lr}
    
  if(charUuidType == UUID_TYPE_16){
    uuid_len = 2;
  }
  else {
    uuid_len = 16;
 8003eca:	2901      	cmp	r1, #1
{
 8003ecc:	b08e      	sub	sp, #56	; 0x38
    uuid_len = 16;
 8003ece:	bf0c      	ite	eq
 8003ed0:	2402      	moveq	r4, #2
 8003ed2:	2410      	movne	r4, #16
{
 8003ed4:	4616      	mov	r6, r2
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8003ed6:	f8ad 001c 	strh.w	r0, [sp, #28]
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8003eda:	4622      	mov	r2, r4
  buffer[indx] = charUuidType;
 8003edc:	f88d 101e 	strb.w	r1, [sp, #30]
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8003ee0:	f10d 001f 	add.w	r0, sp, #31
 8003ee4:	4631      	mov	r1, r6
{
 8003ee6:	461d      	mov	r5, r3
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8003ee8:	f003 fbee 	bl	80076c8 <memcpy>
  indx +=  uuid_len;
    
  buffer[indx] = charValueLen;
 8003eec:	ab0e      	add	r3, sp, #56	; 0x38
 8003eee:	191a      	adds	r2, r3, r4
  indx++;
    
  buffer[indx] = charProperties;
 8003ef0:	4613      	mov	r3, r2
  buffer[indx] = charValueLen;
 8003ef2:	f802 5c19 	strb.w	r5, [r2, #-25]
  buffer[indx] = charProperties;
 8003ef6:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8003efa:	f803 2c18 	strb.w	r2, [r3, #-24]
  indx++;
    
  buffer[indx] = secPermissions;
 8003efe:	ab0e      	add	r3, sp, #56	; 0x38
 8003f00:	4423      	add	r3, r4
 8003f02:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
 8003f06:	f803 2c17 	strb.w	r2, [r3, #-23]
  indx++;
    
  buffer[indx] = gattEvtMask;
 8003f0a:	ab0e      	add	r3, sp, #56	; 0x38
 8003f0c:	4423      	add	r3, r4
 8003f0e:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 8003f12:	f803 2c16 	strb.w	r2, [r3, #-22]
  indx++;
    
  buffer[indx] = encryKeySize;
 8003f16:	ab0e      	add	r3, sp, #56	; 0x38
 8003f18:	4423      	add	r3, r4
 8003f1a:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 8003f1e:	f803 2c15 	strb.w	r2, [r3, #-21]
  indx++;
    
  buffer[indx] = isVariable;
 8003f22:	ab0e      	add	r3, sp, #56	; 0x38
 8003f24:	4423      	add	r3, r4
  indx++;
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003f26:	2500      	movs	r5, #0
  buffer[indx] = isVariable;
 8003f28:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
 8003f2c:	f803 2c14 	strb.w	r2, [r3, #-20]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003f30:	4629      	mov	r1, r5
 8003f32:	2218      	movs	r2, #24
 8003f34:	a801      	add	r0, sp, #4
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003f36:	f8ad 5000 	strh.w	r5, [sp]
 8003f3a:	f88d 5002 	strb.w	r5, [sp, #2]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003f3e:	f003 fbce 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003f42:	233f      	movs	r3, #63	; 0x3f
 8003f44:	f8ad 3004 	strh.w	r3, [sp, #4]
  rq.ocf = OCF_GATT_ADD_CHAR;
 8003f48:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003f4c:	f8ad 3006 	strh.w	r3, [sp, #6]
  rq.cparam = (void *)buffer;
 8003f50:	ab07      	add	r3, sp, #28
 8003f52:	9303      	str	r3, [sp, #12]
  rq.clen = indx;
 8003f54:	3409      	adds	r4, #9
  rq.rparam = &resp;
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8003f56:	2303      	movs	r3, #3

  if (hci_send_req(&rq, FALSE) < 0)
 8003f58:	4629      	mov	r1, r5
 8003f5a:	a801      	add	r0, sp, #4
  rq.clen = indx;
 8003f5c:	9404      	str	r4, [sp, #16]
  rq.rparam = &resp;
 8003f5e:	f8cd d014 	str.w	sp, [sp, #20]
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8003f62:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8003f64:	f000 f9d0 	bl	8004308 <hci_send_req>
 8003f68:	42a8      	cmp	r0, r5
 8003f6a:	db09      	blt.n	8003f80 <aci_gatt_add_char+0xb8>
    return BLE_STATUS_TIMEOUT;

  if (resp.status) {
 8003f6c:	f89d 0000 	ldrb.w	r0, [sp]
 8003f70:	b920      	cbnz	r0, 8003f7c <aci_gatt_add_char+0xb4>
    return resp.status;
  }
    
  *charHandle = btohs(resp.handle);
 8003f72:	9b00      	ldr	r3, [sp, #0]
 8003f74:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8003f76:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8003f7a:	8013      	strh	r3, [r2, #0]

  return 0;
}
 8003f7c:	b00e      	add	sp, #56	; 0x38
 8003f7e:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8003f80:	20ff      	movs	r0, #255	; 0xff
 8003f82:	e7fb      	b.n	8003f7c <aci_gatt_add_char+0xb4>

08003f84 <aci_gatt_disc_charac_by_uuid>:
}

tBleStatus aci_gatt_disc_charac_by_uuid(uint16_t conn_handle, uint16_t start_handle,
				                     uint16_t end_handle, uint8_t charUuidType,
                                                     const uint8_t* charUuid)
{
 8003f84:	b510      	push	{r4, lr}
  indx += 2;
  
  buffer[indx] = charUuidType;
  indx++;
    
  if(charUuidType == 0x01){
 8003f86:	2b01      	cmp	r3, #1
{
 8003f88:	b08e      	sub	sp, #56	; 0x38
    uuid_len = 2;
  }
  else {
    uuid_len = 16;
 8003f8a:	bf0c      	ite	eq
 8003f8c:	2402      	moveq	r4, #2
 8003f8e:	2410      	movne	r4, #16
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8003f90:	f8ad 0008 	strh.w	r0, [sp, #8]
  BLUENRG_memcpy(buffer + indx, &start_handle, 2);
 8003f94:	f8ad 100a 	strh.w	r1, [sp, #10]
  BLUENRG_memcpy(buffer + indx, &end_handle, 2);
 8003f98:	f8ad 200c 	strh.w	r2, [sp, #12]
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8003f9c:	9910      	ldr	r1, [sp, #64]	; 0x40
  buffer[indx] = charUuidType;
 8003f9e:	f88d 300e 	strb.w	r3, [sp, #14]
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8003fa2:	4622      	mov	r2, r4
 8003fa4:	f10d 000f 	add.w	r0, sp, #15
 8003fa8:	f003 fb8e 	bl	80076c8 <memcpy>
  indx +=  uuid_len;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003fac:	2218      	movs	r2, #24
 8003fae:	2100      	movs	r1, #0
 8003fb0:	a808      	add	r0, sp, #32
 8003fb2:	f003 fb94 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003fb6:	233f      	movs	r3, #63	; 0x3f
 8003fb8:	f8ad 3020 	strh.w	r3, [sp, #32]
  rq.ocf = OCF_GATT_DISC_CHARAC_BY_UUID;
 8003fbc:	f44f 738b 	mov.w	r3, #278	; 0x116
 8003fc0:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
  rq.cparam = (void *)buffer;
 8003fc4:	ab02      	add	r3, sp, #8
 8003fc6:	930a      	str	r3, [sp, #40]	; 0x28
  rq.clen = indx;
  rq.event = EVT_CMD_STATUS;
 8003fc8:	230f      	movs	r3, #15
 8003fca:	9309      	str	r3, [sp, #36]	; 0x24
  rq.rparam = &status;
 8003fcc:	f10d 0307 	add.w	r3, sp, #7
 8003fd0:	930c      	str	r3, [sp, #48]	; 0x30
  rq.clen = indx;
 8003fd2:	3407      	adds	r4, #7
  rq.rlen = 1;
 8003fd4:	2301      	movs	r3, #1

  if (hci_send_req(&rq, FALSE) < 0)
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	a808      	add	r0, sp, #32
  rq.clen = indx;
 8003fda:	940b      	str	r4, [sp, #44]	; 0x2c
  rq.rlen = 1;
 8003fdc:	930d      	str	r3, [sp, #52]	; 0x34
  if (hci_send_req(&rq, FALSE) < 0)
 8003fde:	f000 f993 	bl	8004308 <hci_send_req>
 8003fe2:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  return status;
 8003fe4:	bfac      	ite	ge
 8003fe6:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8003fea:	20ff      	movlt	r0, #255	; 0xff
}
 8003fec:	b00e      	add	sp, #56	; 0x38
 8003fee:	bd10      	pop	{r4, pc}

08003ff0 <aci_gatt_write_charac_descriptor>:
  return status;
}

tBleStatus aci_gatt_write_charac_descriptor(uint16_t conn_handle, uint16_t attr_handle, 
					   uint8_t value_len, uint8_t *attr_value)
{
 8003ff0:	b510      	push	{r4, lr}
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
    
  if ((value_len+5) > HCI_MAX_PAYLOAD_SIZE)
 8003ff2:	2a7b      	cmp	r2, #123	; 0x7b
{
 8003ff4:	b0a8      	sub	sp, #160	; 0xa0
 8003ff6:	4614      	mov	r4, r2
  if ((value_len+5) > HCI_MAX_PAYLOAD_SIZE)
 8003ff8:	dc2c      	bgt.n	8004054 <aci_gatt_write_charac_descriptor+0x64>
    return BLE_STATUS_INVALID_PARAMS;

  conn_handle = htobs(conn_handle);
  BLUENRG_memcpy(buffer + indx, &conn_handle, 2);
 8003ffa:	f8ad 0020 	strh.w	r0, [sp, #32]
  indx += 2;
    
  attr_handle = htobs(attr_handle);
  BLUENRG_memcpy(buffer + indx, &attr_handle, 2);
 8003ffe:	f8ad 1022 	strh.w	r1, [sp, #34]	; 0x22
  indx += 2;

  buffer[indx] = value_len;
  indx++;
        
  BLUENRG_memcpy(buffer + indx, attr_value, value_len);
 8004002:	f10d 0025 	add.w	r0, sp, #37	; 0x25
 8004006:	4619      	mov	r1, r3
  buffer[indx] = value_len;
 8004008:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
  BLUENRG_memcpy(buffer + indx, attr_value, value_len);
 800400c:	f003 fb5c 	bl	80076c8 <memcpy>
  indx +=  value_len;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004010:	2218      	movs	r2, #24
 8004012:	2100      	movs	r1, #0
 8004014:	a802      	add	r0, sp, #8
 8004016:	f003 fb62 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800401a:	233f      	movs	r3, #63	; 0x3f
 800401c:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_GATT_WRITE_CHAR_DESCRIPTOR;
 8004020:	f240 1321 	movw	r3, #289	; 0x121
 8004024:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.cparam = (void *)buffer;
 8004028:	ab08      	add	r3, sp, #32
 800402a:	9304      	str	r3, [sp, #16]
  rq.clen = indx;
  rq.event = EVT_CMD_STATUS; 
 800402c:	230f      	movs	r3, #15
 800402e:	9303      	str	r3, [sp, #12]
  indx +=  value_len;
 8004030:	3405      	adds	r4, #5
  rq.rparam = &status;
 8004032:	f10d 0307 	add.w	r3, sp, #7
 8004036:	9306      	str	r3, [sp, #24]
  rq.clen = indx;
 8004038:	b2e4      	uxtb	r4, r4
  rq.rlen = 1;
 800403a:	2301      	movs	r3, #1

  if (hci_send_req(&rq, FALSE) < 0)
 800403c:	2100      	movs	r1, #0
 800403e:	a802      	add	r0, sp, #8
  rq.clen = indx;
 8004040:	9405      	str	r4, [sp, #20]
  rq.rlen = 1;
 8004042:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8004044:	f000 f960 	bl	8004308 <hci_send_req>
 8004048:	2800      	cmp	r0, #0
 800404a:	db05      	blt.n	8004058 <aci_gatt_write_charac_descriptor+0x68>
    return BLE_STATUS_TIMEOUT;

  return status;
 800404c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8004050:	b028      	add	sp, #160	; 0xa0
 8004052:	bd10      	pop	{r4, pc}
    return BLE_STATUS_INVALID_PARAMS;
 8004054:	2042      	movs	r0, #66	; 0x42
 8004056:	e7fb      	b.n	8004050 <aci_gatt_write_charac_descriptor+0x60>
    return BLE_STATUS_TIMEOUT;
 8004058:	20ff      	movs	r0, #255	; 0xff
 800405a:	e7f9      	b.n	8004050 <aci_gatt_write_charac_descriptor+0x60>

0800405c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 800405c:	b510      	push	{r4, lr}
 800405e:	460c      	mov	r4, r1
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8004060:	2c7e      	cmp	r4, #126	; 0x7e
{
 8004062:	b0a8      	sub	sp, #160	; 0xa0
 8004064:	4611      	mov	r1, r2
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8004066:	dc27      	bgt.n	80040b8 <aci_hal_write_config_data+0x5c>
  indx++;
    
  buffer[indx] = len;
  indx++;
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8004068:	4622      	mov	r2, r4
  buffer[indx] = offset;
 800406a:	f88d 0020 	strb.w	r0, [sp, #32]
  BLUENRG_memcpy(buffer + indx, val, len);
 800406e:	f10d 0022 	add.w	r0, sp, #34	; 0x22
  buffer[indx] = len;
 8004072:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  BLUENRG_memcpy(buffer + indx, val, len);
 8004076:	f003 fb27 	bl	80076c8 <memcpy>
  indx +=  len;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800407a:	2218      	movs	r2, #24
 800407c:	2100      	movs	r1, #0
 800407e:	a802      	add	r0, sp, #8
 8004080:	f003 fb2d 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8004084:	233f      	movs	r3, #63	; 0x3f
 8004086:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 800408a:	230c      	movs	r3, #12
 800408c:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.cparam = (void *)buffer;
 8004090:	ab08      	add	r3, sp, #32
 8004092:	9304      	str	r3, [sp, #16]
  indx +=  len;
 8004094:	3402      	adds	r4, #2
  rq.clen = indx;
  rq.rparam = &status;
 8004096:	f10d 0307 	add.w	r3, sp, #7
 800409a:	9306      	str	r3, [sp, #24]
  rq.clen = indx;
 800409c:	b2e4      	uxtb	r4, r4
  rq.rlen = 1;
 800409e:	2301      	movs	r3, #1

  if (hci_send_req(&rq, FALSE) < 0)
 80040a0:	2100      	movs	r1, #0
 80040a2:	a802      	add	r0, sp, #8
  rq.clen = indx;
 80040a4:	9405      	str	r4, [sp, #20]
  rq.rlen = 1;
 80040a6:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 80040a8:	f000 f92e 	bl	8004308 <hci_send_req>
 80040ac:	2800      	cmp	r0, #0
 80040ae:	db05      	blt.n	80040bc <aci_hal_write_config_data+0x60>
    return BLE_STATUS_TIMEOUT;

  return status;
 80040b0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80040b4:	b028      	add	sp, #160	; 0xa0
 80040b6:	bd10      	pop	{r4, pc}
    return BLE_STATUS_INVALID_PARAMS;
 80040b8:	2042      	movs	r0, #66	; 0x42
 80040ba:	e7fb      	b.n	80040b4 <aci_hal_write_config_data+0x58>
    return BLE_STATUS_TIMEOUT;
 80040bc:	20ff      	movs	r0, #255	; 0xff
 80040be:	e7f9      	b.n	80040b4 <aci_hal_write_config_data+0x58>

080040c0 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 80040c0:	b500      	push	{lr}
 80040c2:	b089      	sub	sp, #36	; 0x24
  uint8_t status;
    
  cp.en_high_power = en_high_power;
  cp.pa_level = pa_level;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80040c4:	2218      	movs	r2, #24
  cp.en_high_power = en_high_power;
 80040c6:	f88d 0004 	strb.w	r0, [sp, #4]
  cp.pa_level = pa_level;
 80040ca:	f88d 1005 	strb.w	r1, [sp, #5]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80040ce:	a802      	add	r0, sp, #8
 80040d0:	2100      	movs	r1, #0
 80040d2:	f003 fb04 	bl	80076de <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80040d6:	233f      	movs	r3, #63	; 0x3f
 80040d8:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 80040dc:	230f      	movs	r3, #15
 80040de:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.cparam = &cp;
 80040e2:	ab01      	add	r3, sp, #4
 80040e4:	9304      	str	r3, [sp, #16]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 80040e6:	2302      	movs	r3, #2
 80040e8:	9305      	str	r3, [sp, #20]
  rq.rparam = &status;
 80040ea:	f10d 0303 	add.w	r3, sp, #3
 80040ee:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;

  if (hci_send_req(&rq, FALSE) < 0)
 80040f0:	2100      	movs	r1, #0
  rq.rlen = 1;
 80040f2:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 80040f4:	a802      	add	r0, sp, #8
  rq.rlen = 1;
 80040f6:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 80040f8:	f000 f906 	bl	8004308 <hci_send_req>
 80040fc:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  return status;
 80040fe:	bfac      	ite	ge
 8004100:	f89d 0003 	ldrbge.w	r0, [sp, #3]
    return BLE_STATUS_TIMEOUT;
 8004104:	20ff      	movlt	r0, #255	; 0xff
}
 8004106:	b009      	add	sp, #36	; 0x24
 8004108:	f85d fb04 	ldr.w	pc, [sp], #4

0800410c <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800410c:	b530      	push	{r4, r5, lr}
 800410e:	b085      	sub	sp, #20
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8004110:	f10d 030e 	add.w	r3, sp, #14
 8004114:	9300      	str	r3, [sp, #0]
{
 8004116:	4605      	mov	r5, r0
 8004118:	460c      	mov	r4, r1
  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800411a:	ab03      	add	r3, sp, #12
 800411c:	f10d 0209 	add.w	r2, sp, #9
 8004120:	f10d 010a 	add.w	r1, sp, #10
 8004124:	a802      	add	r0, sp, #8
 8004126:	f000 f82f 	bl	8004188 <hci_le_read_local_version>
 800412a:	b2c0      	uxtb	r0, r0
				     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800412c:	b968      	cbnz	r0, 800414a <getBlueNRGVersion+0x3e>
    *hwVersion = hci_revision >> 8;
 800412e:	f8bd 100a 	ldrh.w	r1, [sp, #10]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8004132:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    *hwVersion = hci_revision >> 8;
 8004136:	0a0b      	lsrs	r3, r1, #8
 8004138:	702b      	strb	r3, [r5, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800413a:	f002 030f 	and.w	r3, r2, #15
 800413e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8004142:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8004146:	4313      	orrs	r3, r2
 8004148:	8023      	strh	r3, [r4, #0]
  }
  return status;
}
 800414a:	b005      	add	sp, #20
 800414c:	bd30      	pop	{r4, r5, pc}

0800414e <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800414e:	b500      	push	{lr}
 8004150:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004152:	2218      	movs	r2, #24
 8004154:	2100      	movs	r1, #0
 8004156:	a802      	add	r0, sp, #8
 8004158:	f003 fac1 	bl	80076de <memset>
  rq.ogf = OGF_HOST_CTL;
 800415c:	2303      	movs	r3, #3
 800415e:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_RESET;
 8004162:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.rparam = &status;
 8004166:	f10d 0307 	add.w	r3, sp, #7
 800416a:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
  
  if (hci_send_req(&rq, FALSE) < 0)
 800416c:	2100      	movs	r1, #0
  rq.rlen = 1;
 800416e:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8004170:	a802      	add	r0, sp, #8
  rq.rlen = 1;
 8004172:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8004174:	f000 f8c8 	bl	8004308 <hci_send_req>
 8004178:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  
  return status;  
 800417a:	bfac      	ite	ge
 800417c:	f89d 0007 	ldrbge.w	r0, [sp, #7]
 8004180:	20ff      	movlt	r0, #255	; 0xff
}
 8004182:	b009      	add	sp, #36	; 0x24
 8004184:	f85d fb04 	ldr.w	pc, [sp], #4

08004188 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8004188:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800418c:	2400      	movs	r4, #0
{
 800418e:	b08b      	sub	sp, #44	; 0x2c
 8004190:	4681      	mov	r9, r0
 8004192:	4688      	mov	r8, r1
 8004194:	4617      	mov	r7, r2
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004196:	4621      	mov	r1, r4
 8004198:	2218      	movs	r2, #24
 800419a:	a804      	add	r0, sp, #16
{
 800419c:	461e      	mov	r6, r3
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800419e:	9401      	str	r4, [sp, #4]
 80041a0:	9402      	str	r4, [sp, #8]
 80041a2:	f88d 400c 	strb.w	r4, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80041a6:	f003 fa9a 	bl	80076de <memset>
  rq.ogf = OGF_INFO_PARAM;
 80041aa:	2304      	movs	r3, #4
 80041ac:	f8ad 3010 	strh.w	r3, [sp, #16]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 80041b0:	2301      	movs	r3, #1
 80041b2:	f8ad 3012 	strh.w	r3, [sp, #18]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80041b6:	ad01      	add	r5, sp, #4
  rq.cparam = NULL;
  rq.clen = 0;
  rq.rparam = &resp;
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 80041b8:	2309      	movs	r3, #9
  
  if (hci_send_req(&rq, FALSE) < 0)
 80041ba:	4621      	mov	r1, r4
 80041bc:	a804      	add	r0, sp, #16
  rq.rparam = &resp;
 80041be:	9508      	str	r5, [sp, #32]
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 80041c0:	9309      	str	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 80041c2:	f000 f8a1 	bl	8004308 <hci_send_req>
 80041c6:	42a0      	cmp	r0, r4
 80041c8:	db1c      	blt.n	8004204 <hci_le_read_local_version+0x7c>
    return BLE_STATUS_TIMEOUT;
  
  if (resp.status) {
 80041ca:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80041ce:	b9b0      	cbnz	r0, 80041fe <hci_le_read_local_version+0x76>
    return resp.status;
  }
  
  
  *hci_version = resp.hci_version;
 80041d0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80041d4:	f889 3000 	strb.w	r3, [r9]
  *hci_revision =  btohs(resp.hci_revision);
 80041d8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80041dc:	f8a8 3000 	strh.w	r3, [r8]
  *lmp_pal_version = resp.lmp_pal_version;
 80041e0:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80041e4:	703b      	strb	r3, [r7, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 80041e6:	9a02      	ldr	r2, [sp, #8]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 80041e8:	f89d 300b 	ldrb.w	r3, [sp, #11]
  *manufacturer_name = btohs(resp.manufacturer_name);
 80041ec:	f3c2 220f 	ubfx	r2, r2, #8, #16
 80041f0:	8032      	strh	r2, [r6, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 80041f2:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80041f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80041fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80041fc:	8013      	strh	r3, [r2, #0]
  
  return 0;
}
 80041fe:	b00b      	add	sp, #44	; 0x2c
 8004200:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return BLE_STATUS_TIMEOUT;
 8004204:	20ff      	movs	r0, #255	; 0xff
 8004206:	e7fa      	b.n	80041fe <hci_le_read_local_version+0x76>

08004208 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8004208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800420a:	b091      	sub	sp, #68	; 0x44
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800420c:	ad08      	add	r5, sp, #32
 800420e:	2420      	movs	r4, #32
{
 8004210:	4606      	mov	r6, r0
 8004212:	460f      	mov	r7, r1
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8004214:	4622      	mov	r2, r4
 8004216:	2100      	movs	r1, #0
 8004218:	4628      	mov	r0, r5
 800421a:	f003 fa60 	bl	80076de <memset>
  scan_resp_cp.length = length;
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800421e:	2e1f      	cmp	r6, #31
 8004220:	4632      	mov	r2, r6
 8004222:	4639      	mov	r1, r7
 8004224:	bf28      	it	cs
 8004226:	221f      	movcs	r2, #31
 8004228:	f10d 0021 	add.w	r0, sp, #33	; 0x21
  scan_resp_cp.length = length;
 800422c:	f88d 6020 	strb.w	r6, [sp, #32]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8004230:	f003 fa4a 	bl	80076c8 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8004234:	2218      	movs	r2, #24
 8004236:	2100      	movs	r1, #0
 8004238:	a802      	add	r0, sp, #8
 800423a:	f003 fa50 	bl	80076de <memset>
  rq.ogf = OGF_LE_CTL;
 800423e:	2308      	movs	r3, #8
 8004240:	f8ad 3008 	strh.w	r3, [sp, #8]
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8004244:	2309      	movs	r3, #9
 8004246:	f8ad 300a 	strh.w	r3, [sp, #10]
  rq.cparam = &scan_resp_cp;
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
  rq.rparam = &status;
 800424a:	f10d 0307 	add.w	r3, sp, #7
 800424e:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
  
  if (hci_send_req(&rq, FALSE) < 0)
 8004250:	2100      	movs	r1, #0
  rq.rlen = 1;
 8004252:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8004254:	a802      	add	r0, sp, #8
  rq.cparam = &scan_resp_cp;
 8004256:	9504      	str	r5, [sp, #16]
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8004258:	9405      	str	r4, [sp, #20]
  rq.rlen = 1;
 800425a:	9307      	str	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800425c:	f000 f854 	bl	8004308 <hci_send_req>
 8004260:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  
  return status;
 8004262:	bfac      	ite	ge
 8004264:	f89d 0007 	ldrbge.w	r0, [sp, #7]
 8004268:	20ff      	movlt	r0, #255	; 0xff
}
 800426a:	b011      	add	sp, #68	; 0x44
 800426c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004270 <move_list.constprop.0>:
  *
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
 8004270:	b537      	push	{r0, r1, r2, r4, r5, lr}
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
  {
    list_remove_tail(src_list, &tmp_node);
    list_insert_head(dest_list, tmp_node);
 8004272:	4d08      	ldr	r5, [pc, #32]	; (8004294 <move_list.constprop.0+0x24>)
static void move_list(tListNode * dest_list, tListNode * src_list)
 8004274:	4604      	mov	r4, r0
  while (!list_is_empty(src_list))
 8004276:	4620      	mov	r0, r4
 8004278:	f000 f959 	bl	800452e <list_is_empty>
 800427c:	b108      	cbz	r0, 8004282 <move_list.constprop.0+0x12>
  }
}
 800427e:	b003      	add	sp, #12
 8004280:	bd30      	pop	{r4, r5, pc}
    list_remove_tail(src_list, &tmp_node);
 8004282:	a901      	add	r1, sp, #4
 8004284:	4620      	mov	r0, r4
 8004286:	f000 f991 	bl	80045ac <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800428a:	9901      	ldr	r1, [sp, #4]
 800428c:	4628      	mov	r0, r5
 800428e:	f000 f958 	bl	8004542 <list_insert_head>
 8004292:	e7f0      	b.n	8004276 <move_list.constprop.0+0x6>
 8004294:	200014d4 	.word	0x200014d4

08004298 <hci_init>:
}

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8004298:	b570      	push	{r4, r5, r6, lr}
  uint8_t index;
  
  if(UserEvtRx != NULL)
 800429a:	b108      	cbz	r0, 80042a0 <hci_init+0x8>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800429c:	4b0f      	ldr	r3, [pc, #60]	; (80042dc <hci_init+0x44>)
 800429e:	61d8      	str	r0, [r3, #28]
  }
  
  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 80042a0:	f001 fff6 	bl	8006290 <hci_tl_lowlevel_init>
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80042a4:	480e      	ldr	r0, [pc, #56]	; (80042e0 <hci_init+0x48>)
  list_init_head(&hciReadPktRxQueue);
  
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80042a6:	4e0f      	ldr	r6, [pc, #60]	; (80042e4 <hci_init+0x4c>)
 80042a8:	4d0d      	ldr	r5, [pc, #52]	; (80042e0 <hci_init+0x48>)
  list_init_head(&hciReadPktPool);
 80042aa:	f000 f93d 	bl	8004528 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 80042ae:	480e      	ldr	r0, [pc, #56]	; (80042e8 <hci_init+0x50>)
 80042b0:	f000 f93a 	bl	8004528 <list_init_head>
 80042b4:	2400      	movs	r4, #0
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80042b6:	1931      	adds	r1, r6, r4
 80042b8:	4628      	mov	r0, r5
 80042ba:	348c      	adds	r4, #140	; 0x8c
 80042bc:	f000 f94d 	bl	800455a <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80042c0:	f5b4 7f2f 	cmp.w	r4, #700	; 0x2bc
 80042c4:	d1f7      	bne.n	80042b6 <hci_init+0x1e>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 80042c6:	4c05      	ldr	r4, [pc, #20]	; (80042dc <hci_init+0x44>)
 80042c8:	6822      	ldr	r2, [r4, #0]
 80042ca:	b10a      	cbz	r2, 80042d0 <hci_init+0x38>
 80042cc:	2000      	movs	r0, #0
 80042ce:	4790      	blx	r2
  if (hciContext.io.Reset) hciContext.io.Reset();
 80042d0:	68a3      	ldr	r3, [r4, #8]
 80042d2:	b113      	cbz	r3, 80042da <hci_init+0x42>
}
 80042d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if (hciContext.io.Reset) hciContext.io.Reset();
 80042d8:	4718      	bx	r3
 80042da:	bd70      	pop	{r4, r5, r6, pc}
 80042dc:	20000178 	.word	0x20000178
 80042e0:	200014cc 	.word	0x200014cc
 80042e4:	20000198 	.word	0x20000198
 80042e8:	200014d4 	.word	0x200014d4

080042ec <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <hci_register_io_bus+0x18>)
 80042ee:	6802      	ldr	r2, [r0, #0]
 80042f0:	601a      	str	r2, [r3, #0]
  hciContext.io.Receive = fops->Receive;  
 80042f2:	68c2      	ldr	r2, [r0, #12]
 80042f4:	60da      	str	r2, [r3, #12]
  hciContext.io.Send    = fops->Send;
 80042f6:	6902      	ldr	r2, [r0, #16]
 80042f8:	611a      	str	r2, [r3, #16]
  hciContext.io.GetTick = fops->GetTick;
 80042fa:	6982      	ldr	r2, [r0, #24]
 80042fc:	619a      	str	r2, [r3, #24]
  hciContext.io.Reset   = fops->Reset;    
 80042fe:	6882      	ldr	r2, [r0, #8]
 8004300:	609a      	str	r2, [r3, #8]
 8004302:	4770      	bx	lr
 8004304:	20000178 	.word	0x20000178

08004308 <hci_send_req>:
}

int hci_send_req(struct hci_request* r, BOOL async)
{
 8004308:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800430c:	b0a5      	sub	sp, #148	; 0x94
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800430e:	8846      	ldrh	r6, [r0, #2]
 8004310:	f8b0 8000 	ldrh.w	r8, [r0]
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8004314:	4f59      	ldr	r7, [pc, #356]	; (800447c <hci_send_req+0x174>)
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8004316:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8004484 <hci_send_req+0x17c>
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800431a:	2300      	movs	r3, #0
{
 800431c:	4604      	mov	r4, r0
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800431e:	a802      	add	r0, sp, #8
{
 8004320:	460d      	mov	r5, r1
  tHciDataPacket * hciReadPacket = NULL;
 8004322:	9301      	str	r3, [sp, #4]
  list_init_head(&hciTempQueue);
 8004324:	f000 f900 	bl	8004528 <list_init_head>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8004328:	4638      	mov	r0, r7
 800432a:	f000 f951 	bl	80045d0 <list_get_size>
 800432e:	2801      	cmp	r0, #1
 8004330:	dd53      	ble.n	80043da <hci_send_req+0xd2>
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8004332:	8863      	ldrh	r3, [r4, #2]
 8004334:	8822      	ldrh	r2, [r4, #0]

  free_event_list();
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8004336:	7b27      	ldrb	r7, [r4, #12]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8004338:	68a1      	ldr	r1, [r4, #8]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800433a:	f88d 7013 	strb.w	r7, [sp, #19]
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800433e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004342:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
  payload[0] = HCI_COMMAND_PKT;
 8004346:	2201      	movs	r2, #1
 8004348:	f88d 2010 	strb.w	r2, [sp, #16]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800434c:	a805      	add	r0, sp, #20
 800434e:	463a      	mov	r2, r7
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8004350:	f8ad 3011 	strh.w	r3, [sp, #17]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8004354:	f003 f9b8 	bl	80076c8 <memcpy>
  if (hciContext.io.Send)
 8004358:	4b49      	ldr	r3, [pc, #292]	; (8004480 <hci_send_req+0x178>)
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	b113      	cbz	r3, 8004364 <hci_send_req+0x5c>
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800435e:	1d39      	adds	r1, r7, #4
 8004360:	a804      	add	r0, sp, #16
 8004362:	4798      	blx	r3
  
  if (async)
 8004364:	2d00      	cmp	r5, #0
 8004366:	d178      	bne.n	800445a <hci_send_req+0x152>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8004368:	f3c6 0509 	ubfx	r5, r6, #0, #10
 800436c:	ea45 2588 	orr.w	r5, r5, r8, lsl #10
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8004370:	4e44      	ldr	r6, [pc, #272]	; (8004484 <hci_send_req+0x17c>)
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8004372:	4f42      	ldr	r7, [pc, #264]	; (800447c <hci_send_req+0x174>)
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8004374:	b2ad      	uxth	r5, r5
    uint32_t tickstart = HAL_GetTick();
 8004376:	f7fd fc8b 	bl	8001c90 <HAL_GetTick>
 800437a:	4680      	mov	r8, r0
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800437c:	f7fd fc88 	bl	8001c90 <HAL_GetTick>
 8004380:	eba0 0008 	sub.w	r0, r0, r8
 8004384:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004388:	d84a      	bhi.n	8004420 <hci_send_req+0x118>
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800438a:	4630      	mov	r0, r6
 800438c:	f000 f8cf 	bl	800452e <list_is_empty>
 8004390:	2800      	cmp	r0, #0
 8004392:	d1f3      	bne.n	800437c <hci_send_req+0x74>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8004394:	a901      	add	r1, sp, #4
 8004396:	4630      	mov	r0, r6
 8004398:	f000 f8f6 	bl	8004588 <list_remove_head>
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800439c:	9901      	ldr	r1, [sp, #4]
    if (hci_hdr->type == HCI_EVENT_PKT)
 800439e:	7a0b      	ldrb	r3, [r1, #8]
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d109      	bne.n	80043b8 <hci_send_req+0xb0>
      switch (event_pckt->evt) 
 80043a4:	7a48      	ldrb	r0, [r1, #9]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80043a6:	f891 3088 	ldrb.w	r3, [r1, #136]	; 0x88
      switch (event_pckt->evt) 
 80043aa:	280f      	cmp	r0, #15
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80043ac:	f1a3 0203 	sub.w	r2, r3, #3
      switch (event_pckt->evt) 
 80043b0:	d02c      	beq.n	800440c <hci_send_req+0x104>
 80043b2:	d81b      	bhi.n	80043ec <hci_send_req+0xe4>
 80043b4:	280e      	cmp	r0, #14
 80043b6:	d052      	beq.n	800445e <hci_send_req+0x156>
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80043b8:	4638      	mov	r0, r7
 80043ba:	f000 f8b8 	bl	800452e <list_is_empty>
 80043be:	2800      	cmp	r0, #0
 80043c0:	d058      	beq.n	8004474 <hci_send_req+0x16c>
 80043c2:	4630      	mov	r0, r6
 80043c4:	f000 f8b3 	bl	800452e <list_is_empty>
 80043c8:	2800      	cmp	r0, #0
 80043ca:	d053      	beq.n	8004474 <hci_send_req+0x16c>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80043cc:	9901      	ldr	r1, [sp, #4]
 80043ce:	4638      	mov	r0, r7
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 80043d0:	f000 f8c3 	bl	800455a <list_insert_tail>
      hciReadPacket=NULL;
 80043d4:	2300      	movs	r3, #0
 80043d6:	9301      	str	r3, [sp, #4]
 80043d8:	e7cd      	b.n	8004376 <hci_send_req+0x6e>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80043da:	a904      	add	r1, sp, #16
 80043dc:	4648      	mov	r0, r9
 80043de:	f000 f8d3 	bl	8004588 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 80043e2:	9904      	ldr	r1, [sp, #16]
 80043e4:	4638      	mov	r0, r7
 80043e6:	f000 f8b8 	bl	800455a <list_insert_tail>
 80043ea:	e79d      	b.n	8004328 <hci_send_req+0x20>
      switch (event_pckt->evt) 
 80043ec:	2810      	cmp	r0, #16
 80043ee:	d017      	beq.n	8004420 <hci_send_req+0x118>
 80043f0:	283e      	cmp	r0, #62	; 0x3e
 80043f2:	d1e1      	bne.n	80043b8 <hci_send_req+0xb0>
        if (me->subevent != r->event)
 80043f4:	7ac8      	ldrb	r0, [r1, #11]
 80043f6:	6862      	ldr	r2, [r4, #4]
 80043f8:	4290      	cmp	r0, r2
 80043fa:	d1dd      	bne.n	80043b8 <hci_send_req+0xb0>
        len -= 1;
 80043fc:	1f1a      	subs	r2, r3, #4
        r->rlen = MIN(len, r->rlen);
 80043fe:	6963      	ldr	r3, [r4, #20]
 8004400:	429a      	cmp	r2, r3
 8004402:	bf28      	it	cs
 8004404:	461a      	movcs	r2, r3
 8004406:	6162      	str	r2, [r4, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8004408:	310c      	adds	r1, #12
 800440a:	e01c      	b.n	8004446 <hci_send_req+0x13e>
        if (cs->opcode != opcode)
 800440c:	f8b1 300d 	ldrh.w	r3, [r1, #13]
 8004410:	42ab      	cmp	r3, r5
 8004412:	d105      	bne.n	8004420 <hci_send_req+0x118>
        if (r->event != EVT_CMD_STATUS) {
 8004414:	6863      	ldr	r3, [r4, #4]
 8004416:	2b0f      	cmp	r3, #15
 8004418:	d00f      	beq.n	800443a <hci_send_req+0x132>
          if (cs->status) {
 800441a:	7acb      	ldrb	r3, [r1, #11]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0cb      	beq.n	80043b8 <hci_send_req+0xb0>
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8004420:	9901      	ldr	r1, [sp, #4]
 8004422:	b111      	cbz	r1, 800442a <hci_send_req+0x122>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8004424:	4815      	ldr	r0, [pc, #84]	; (800447c <hci_send_req+0x174>)
 8004426:	f000 f88c 	bl	8004542 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);  
 800442a:	a802      	add	r0, sp, #8
 800442c:	f7ff ff20 	bl	8004270 <move_list.constprop.0>
  return -1;
 8004430:	f04f 30ff 	mov.w	r0, #4294967295
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
  move_list(&hciReadPktRxQueue, &hciTempQueue);
  return 0;
}
 8004434:	b025      	add	sp, #148	; 0x94
 8004436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        r->rlen = MIN(len, r->rlen);
 800443a:	6963      	ldr	r3, [r4, #20]
 800443c:	429a      	cmp	r2, r3
 800443e:	bf28      	it	cs
 8004440:	461a      	movcs	r2, r3
 8004442:	6162      	str	r2, [r4, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8004444:	310b      	adds	r1, #11
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8004446:	6920      	ldr	r0, [r4, #16]
 8004448:	f003 f93e 	bl	80076c8 <memcpy>
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800444c:	480b      	ldr	r0, [pc, #44]	; (800447c <hci_send_req+0x174>)
 800444e:	9901      	ldr	r1, [sp, #4]
 8004450:	f000 f877 	bl	8004542 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8004454:	a802      	add	r0, sp, #8
 8004456:	f7ff ff0b 	bl	8004270 <move_list.constprop.0>
    return 0;
 800445a:	2000      	movs	r0, #0
 800445c:	e7ea      	b.n	8004434 <hci_send_req+0x12c>
        if (cc->opcode != opcode)
 800445e:	898a      	ldrh	r2, [r1, #12]
 8004460:	42aa      	cmp	r2, r5
 8004462:	d1dd      	bne.n	8004420 <hci_send_req+0x118>
        len -= EVT_CMD_COMPLETE_SIZE;
 8004464:	1f9a      	subs	r2, r3, #6
        r->rlen = MIN(len, r->rlen);
 8004466:	6963      	ldr	r3, [r4, #20]
 8004468:	429a      	cmp	r2, r3
 800446a:	bf28      	it	cs
 800446c:	461a      	movcs	r2, r3
 800446e:	6162      	str	r2, [r4, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8004470:	310e      	adds	r1, #14
 8004472:	e7e8      	b.n	8004446 <hci_send_req+0x13e>
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8004474:	9901      	ldr	r1, [sp, #4]
 8004476:	a802      	add	r0, sp, #8
 8004478:	e7aa      	b.n	80043d0 <hci_send_req+0xc8>
 800447a:	bf00      	nop
 800447c:	200014cc 	.word	0x200014cc
 8004480:	20000178 	.word	0x20000178
 8004484:	200014d4 	.word	0x200014d4

08004488 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8004488:	b573      	push	{r0, r1, r4, r5, r6, lr}
  tHciDataPacket * hciReadPacket = NULL;
 800448a:	2300      	movs	r3, #0
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800448c:	4c0b      	ldr	r4, [pc, #44]	; (80044bc <hci_user_evt_proc+0x34>)
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket); // TU jest
    if (hciContext.UserEvtRx != NULL)
 800448e:	4d0c      	ldr	r5, [pc, #48]	; (80044c0 <hci_user_evt_proc+0x38>)
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff); //TU sa  zaladowane wyslane dane!!
    }
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8004490:	4e0c      	ldr	r6, [pc, #48]	; (80044c4 <hci_user_evt_proc+0x3c>)
  tHciDataPacket * hciReadPacket = NULL;
 8004492:	9301      	str	r3, [sp, #4]
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8004494:	4620      	mov	r0, r4
 8004496:	f000 f84a 	bl	800452e <list_is_empty>
 800449a:	b108      	cbz	r0, 80044a0 <hci_user_evt_proc+0x18>
  }
}
 800449c:	b002      	add	sp, #8
 800449e:	bd70      	pop	{r4, r5, r6, pc}
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket); // TU jest
 80044a0:	a901      	add	r1, sp, #4
 80044a2:	4620      	mov	r0, r4
 80044a4:	f000 f870 	bl	8004588 <list_remove_head>
    if (hciContext.UserEvtRx != NULL)
 80044a8:	69eb      	ldr	r3, [r5, #28]
 80044aa:	b113      	cbz	r3, 80044b2 <hci_user_evt_proc+0x2a>
      hciContext.UserEvtRx(hciReadPacket->dataBuff); //TU sa  zaladowane wyslane dane!!
 80044ac:	9801      	ldr	r0, [sp, #4]
 80044ae:	3008      	adds	r0, #8
 80044b0:	4798      	blx	r3
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80044b2:	9901      	ldr	r1, [sp, #4]
 80044b4:	4630      	mov	r0, r6
 80044b6:	f000 f850 	bl	800455a <list_insert_tail>
 80044ba:	e7eb      	b.n	8004494 <hci_user_evt_proc+0xc>
 80044bc:	200014d4 	.word	0x200014d4
 80044c0:	20000178 	.word	0x20000178
 80044c4:	200014cc 	.word	0x200014cc

080044c8 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80044c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  tHciDataPacket * hciReadPacket = NULL;
 80044ca:	2300      	movs	r3, #0
  uint8_t data_len;
  
  int32_t ret = 0;
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80044cc:	4813      	ldr	r0, [pc, #76]	; (800451c <hci_notify_asynch_evt+0x54>)
  tHciDataPacket * hciReadPacket = NULL;
 80044ce:	9301      	str	r3, [sp, #4]
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80044d0:	f000 f82d 	bl	800452e <list_is_empty>
 80044d4:	b9d8      	cbnz	r0, 800450e <hci_notify_asynch_evt+0x46>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80044d6:	a901      	add	r1, sp, #4
 80044d8:	4810      	ldr	r0, [pc, #64]	; (800451c <hci_notify_asynch_evt+0x54>)
 80044da:	f000 f855 	bl	8004588 <list_remove_head>
    
    if (hciContext.io.Receive)
 80044de:	4b10      	ldr	r3, [pc, #64]	; (8004520 <hci_notify_asynch_evt+0x58>)
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	b193      	cbz	r3, 800450a <hci_notify_asynch_evt+0x42>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80044e4:	9801      	ldr	r0, [sp, #4]
 80044e6:	2180      	movs	r1, #128	; 0x80
 80044e8:	3008      	adds	r0, #8
 80044ea:	4798      	blx	r3
 80044ec:	b2c5      	uxtb	r5, r0
      if (data_len > 0)
      {                    
        hciReadPacket->data_len = data_len;
 80044ee:	9901      	ldr	r1, [sp, #4]
      if (data_len > 0)
 80044f0:	b185      	cbz	r5, 8004514 <hci_notify_asynch_evt+0x4c>
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 80044f2:	7a0b      	ldrb	r3, [r1, #8]
        hciReadPacket->data_len = data_len;
 80044f4:	f881 5088 	strb.w	r5, [r1, #136]	; 0x88
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d10b      	bne.n	8004514 <hci_notify_asynch_evt+0x4c>
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80044fc:	7a8b      	ldrb	r3, [r1, #10]
 80044fe:	1ee8      	subs	r0, r5, #3
 8004500:	4283      	cmp	r3, r0
 8004502:	d107      	bne.n	8004514 <hci_notify_asynch_evt+0x4c>
        if (verify_packet(hciReadPacket) == 0)
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8004504:	4807      	ldr	r0, [pc, #28]	; (8004524 <hci_notify_asynch_evt+0x5c>)
 8004506:	f000 f828 	bl	800455a <list_insert_tail>
  int32_t ret = 0;
 800450a:	2000      	movs	r0, #0
 800450c:	e000      	b.n	8004510 <hci_notify_asynch_evt+0x48>
      }
    }
  }
  else 
  {
    ret = 1;
 800450e:	2001      	movs	r0, #1
  }
  return ret;

}
 8004510:	b003      	add	sp, #12
 8004512:	bd30      	pop	{r4, r5, pc}
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8004514:	4801      	ldr	r0, [pc, #4]	; (800451c <hci_notify_asynch_evt+0x54>)
 8004516:	f000 f814 	bl	8004542 <list_insert_head>
 800451a:	e7f6      	b.n	800450a <hci_notify_asynch_evt+0x42>
 800451c:	200014cc 	.word	0x200014cc
 8004520:	20000178 	.word	0x20000178
 8004524:	200014d4 	.word	0x200014d4

08004528 <list_init_head>:
/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 8004528:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;	
 800452a:	6040      	str	r0, [r0, #4]
 800452c:	4770      	bx	lr

0800452e <list_is_empty>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800452e:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004532:	b672      	cpsid	i
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8004534:	6803      	ldr	r3, [r0, #0]
  {
    return_value = 1;
 8004536:	1a1b      	subs	r3, r3, r0
 8004538:	4258      	negs	r0, r3
 800453a:	4158      	adcs	r0, r3
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800453c:	f382 8810 	msr	PRIMASK, r2
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
}
 8004540:	4770      	bx	lr

08004542 <list_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004542:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004546:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8004548:	6802      	ldr	r2, [r0, #0]
 800454a:	600a      	str	r2, [r1, #0]
  node->prev = listHead;
 800454c:	6048      	str	r0, [r1, #4]
  listHead->next = node;
 800454e:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 8004550:	680a      	ldr	r2, [r1, #0]
 8004552:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004554:	f383 8810 	msr	PRIMASK, r3
 8004558:	4770      	bx	lr

0800455a <list_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800455a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800455e:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
  node->prev = listHead->prev;
 8004560:	6842      	ldr	r2, [r0, #4]
 8004562:	604a      	str	r2, [r1, #4]
  node->next = listHead;
 8004564:	6008      	str	r0, [r1, #0]
  listHead->prev = node;
 8004566:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 8004568:	684a      	ldr	r2, [r1, #4]
 800456a:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800456c:	f383 8810 	msr	PRIMASK, r3
 8004570:	4770      	bx	lr

08004572 <list_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004572:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004576:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8004578:	e890 000a 	ldmia.w	r0, {r1, r3}
 800457c:	6019      	str	r1, [r3, #0]
  (node->next)->prev = node->prev;
 800457e:	6801      	ldr	r1, [r0, #0]
 8004580:	604b      	str	r3, [r1, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004582:	f382 8810 	msr	PRIMASK, r2
 8004586:	4770      	bx	lr

08004588 <list_remove_head>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8004588:	b538      	push	{r3, r4, r5, lr}
 800458a:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800458c:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004590:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8004592:	6803      	ldr	r3, [r0, #0]
 8004594:	600b      	str	r3, [r1, #0]
  list_remove_node (listHead->next);
 8004596:	6800      	ldr	r0, [r0, #0]
 8004598:	f7ff ffeb 	bl	8004572 <list_remove_node>
  (*node)->next = NULL;
 800459c:	6822      	ldr	r2, [r4, #0]
 800459e:	2300      	movs	r3, #0
 80045a0:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 80045a2:	6822      	ldr	r2, [r4, #0]
 80045a4:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045a6:	f385 8810 	msr	PRIMASK, r5
 80045aa:	bd38      	pop	{r3, r4, r5, pc}

080045ac <list_remove_tail>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80045ac:	b538      	push	{r3, r4, r5, lr}
 80045ae:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045b0:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80045b4:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80045b6:	6843      	ldr	r3, [r0, #4]
 80045b8:	600b      	str	r3, [r1, #0]
  list_remove_node (listHead->prev);
 80045ba:	6840      	ldr	r0, [r0, #4]
 80045bc:	f7ff ffd9 	bl	8004572 <list_remove_node>
  (*node)->next = NULL;
 80045c0:	6822      	ldr	r2, [r4, #0]
 80045c2:	2300      	movs	r3, #0
 80045c4:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 80045c6:	6822      	ldr	r2, [r4, #0]
 80045c8:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ca:	f385 8810 	msr	PRIMASK, r5
 80045ce:	bd38      	pop	{r3, r4, r5, pc}

080045d0 <list_get_size>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045d0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80045d4:	b672      	cpsid	i

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80045d6:	6802      	ldr	r2, [r0, #0]
  int size = 0;
 80045d8:	2300      	movs	r3, #0
  while (temp != listHead)
 80045da:	4282      	cmp	r2, r0
 80045dc:	d103      	bne.n	80045e6 <list_get_size+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045de:	f381 8810 	msr	PRIMASK, r1
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	4770      	bx	lr
    size++;
 80045e6:	3301      	adds	r3, #1
    temp = temp->next;		
 80045e8:	6812      	ldr	r2, [r2, #0]
 80045ea:	e7f6      	b.n	80045da <list_get_size+0xa>

080045ec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80045ec:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80045ee:	f000 ffd5 	bl	800559c <vTaskStartScheduler>
  
  return osOK;
}
 80045f2:	2000      	movs	r0, #0
 80045f4:	bd08      	pop	{r3, pc}

080045f6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80045f6:	b570      	push	{r4, r5, r6, lr}
 80045f8:	4605      	mov	r5, r0
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80045fa:	6946      	ldr	r6, [r0, #20]
 80045fc:	692a      	ldr	r2, [r5, #16]
 80045fe:	6840      	ldr	r0, [r0, #4]
 8004600:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
{
 8004604:	460b      	mov	r3, r1
 8004606:	b086      	sub	sp, #24
 8004608:	6829      	ldr	r1, [r5, #0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800460a:	b176      	cbz	r6, 800462a <osThreadCreate+0x34>
 800460c:	69ad      	ldr	r5, [r5, #24]
 800460e:	b165      	cbz	r5, 800462a <osThreadCreate+0x34>
  if (priority != osPriorityError) {
 8004610:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8004612:	bf14      	ite	ne
 8004614:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004616:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004618:	9502      	str	r5, [sp, #8]
 800461a:	e88d 0050 	stmia.w	sp, {r4, r6}
 800461e:	f000 ff5e 	bl	80054de <xTaskCreateStatic>
 8004622:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004624:	9805      	ldr	r0, [sp, #20]
}
 8004626:	b006      	add	sp, #24
 8004628:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 800462a:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 800462c:	bf14      	ite	ne
 800462e:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004630:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004632:	ad05      	add	r5, sp, #20
 8004634:	b292      	uxth	r2, r2
 8004636:	e88d 0030 	stmia.w	sp, {r4, r5}
 800463a:	f000 ff81 	bl	8005540 <xTaskCreate>
 800463e:	2801      	cmp	r0, #1
 8004640:	d0f0      	beq.n	8004624 <osThreadCreate+0x2e>
      return NULL;
 8004642:	2000      	movs	r0, #0
 8004644:	e7ef      	b.n	8004626 <osThreadCreate+0x30>

08004646 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004646:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004648:	2800      	cmp	r0, #0
 800464a:	bf08      	it	eq
 800464c:	2001      	moveq	r0, #1
 800464e:	f001 f8ed 	bl	800582c <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004652:	2000      	movs	r0, #0
 8004654:	bd08      	pop	{r3, pc}
	...

08004658 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004658:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800465a:	4b0f      	ldr	r3, [pc, #60]	; (8004698 <prvInsertBlockIntoFreeList+0x40>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4282      	cmp	r2, r0
 8004660:	d318      	bcc.n	8004694 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004662:	685c      	ldr	r4, [r3, #4]
 8004664:	1919      	adds	r1, r3, r4
 8004666:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004668:	bf01      	itttt	eq
 800466a:	6841      	ldreq	r1, [r0, #4]
 800466c:	4618      	moveq	r0, r3
 800466e:	1909      	addeq	r1, r1, r4
 8004670:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004672:	6844      	ldr	r4, [r0, #4]
 8004674:	1901      	adds	r1, r0, r4
 8004676:	428a      	cmp	r2, r1
 8004678:	d107      	bne.n	800468a <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800467a:	4908      	ldr	r1, [pc, #32]	; (800469c <prvInsertBlockIntoFreeList+0x44>)
 800467c:	6809      	ldr	r1, [r1, #0]
 800467e:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004680:	bf1f      	itttt	ne
 8004682:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004684:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004686:	1909      	addne	r1, r1, r4
 8004688:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800468a:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800468c:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800468e:	bf18      	it	ne
 8004690:	6018      	strne	r0, [r3, #0]
 8004692:	bd10      	pop	{r4, pc}
 8004694:	4613      	mov	r3, r2
 8004696:	e7e1      	b.n	800465c <prvInsertBlockIntoFreeList+0x4>
 8004698:	2000101c 	.word	0x2000101c
 800469c:	20000454 	.word	0x20000454

080046a0 <pvPortMalloc>:
{
 80046a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046a4:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80046a6:	f000 ffaf 	bl	8005608 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80046aa:	493e      	ldr	r1, [pc, #248]	; (80047a4 <pvPortMalloc+0x104>)
 80046ac:	4d3e      	ldr	r5, [pc, #248]	; (80047a8 <pvPortMalloc+0x108>)
 80046ae:	680b      	ldr	r3, [r1, #0]
 80046b0:	bb0b      	cbnz	r3, 80046f6 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80046b2:	4a3e      	ldr	r2, [pc, #248]	; (80047ac <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80046b4:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80046b6:	bf1f      	itttt	ne
 80046b8:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80046ba:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80046be:	f602 33b8 	addwne	r3, r2, #3000	; 0xbb8
 80046c2:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80046c4:	bf14      	ite	ne
 80046c6:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80046c8:	f640 33b8 	movweq	r3, #3000	; 0xbb8
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80046cc:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80046ce:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80046d0:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80046d4:	4e36      	ldr	r6, [pc, #216]	; (80047b0 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80046d6:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80046d8:	2000      	movs	r0, #0
 80046da:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80046dc:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80046de:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80046e0:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80046e2:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80046e4:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80046e6:	4b33      	ldr	r3, [pc, #204]	; (80047b4 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80046e8:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80046ea:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80046ec:	4b32      	ldr	r3, [pc, #200]	; (80047b8 <pvPortMalloc+0x118>)
 80046ee:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80046f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80046f4:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80046f6:	682f      	ldr	r7, [r5, #0]
 80046f8:	4227      	tst	r7, r4
 80046fa:	d116      	bne.n	800472a <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80046fc:	2c00      	cmp	r4, #0
 80046fe:	d041      	beq.n	8004784 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8004700:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004704:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004706:	bf1c      	itt	ne
 8004708:	f023 0307 	bicne.w	r3, r3, #7
 800470c:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800470e:	b163      	cbz	r3, 800472a <pvPortMalloc+0x8a>
 8004710:	4a29      	ldr	r2, [pc, #164]	; (80047b8 <pvPortMalloc+0x118>)
 8004712:	6816      	ldr	r6, [r2, #0]
 8004714:	42b3      	cmp	r3, r6
 8004716:	4690      	mov	r8, r2
 8004718:	d807      	bhi.n	800472a <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 800471a:	4a25      	ldr	r2, [pc, #148]	; (80047b0 <pvPortMalloc+0x110>)
 800471c:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800471e:	6868      	ldr	r0, [r5, #4]
 8004720:	4283      	cmp	r3, r0
 8004722:	d804      	bhi.n	800472e <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8004724:	6809      	ldr	r1, [r1, #0]
 8004726:	428d      	cmp	r5, r1
 8004728:	d107      	bne.n	800473a <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 800472a:	2400      	movs	r4, #0
 800472c:	e02a      	b.n	8004784 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800472e:	682c      	ldr	r4, [r5, #0]
 8004730:	2c00      	cmp	r4, #0
 8004732:	d0f7      	beq.n	8004724 <pvPortMalloc+0x84>
 8004734:	462a      	mov	r2, r5
 8004736:	4625      	mov	r5, r4
 8004738:	e7f1      	b.n	800471e <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800473a:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800473c:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800473e:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004740:	1ac2      	subs	r2, r0, r3
 8004742:	2a10      	cmp	r2, #16
 8004744:	d90f      	bls.n	8004766 <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004746:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004748:	0741      	lsls	r1, r0, #29
 800474a:	d008      	beq.n	800475e <pvPortMalloc+0xbe>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800474c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004750:	f383 8811 	msr	BASEPRI, r3
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	f3bf 8f4f 	dsb	sy
 800475c:	e7fe      	b.n	800475c <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800475e:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004760:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004762:	f7ff ff79 	bl	8004658 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004766:	4913      	ldr	r1, [pc, #76]	; (80047b4 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004768:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800476a:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800476c:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800476e:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004770:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8004772:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004776:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800477a:	bf38      	it	cc
 800477c:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800477e:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004780:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004782:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8004784:	f000 ffda 	bl	800573c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004788:	0763      	lsls	r3, r4, #29
 800478a:	d008      	beq.n	800479e <pvPortMalloc+0xfe>
 800478c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004790:	f383 8811 	msr	BASEPRI, r3
 8004794:	f3bf 8f6f 	isb	sy
 8004798:	f3bf 8f4f 	dsb	sy
 800479c:	e7fe      	b.n	800479c <pvPortMalloc+0xfc>
}
 800479e:	4620      	mov	r0, r4
 80047a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047a4:	20000454 	.word	0x20000454
 80047a8:	20001010 	.word	0x20001010
 80047ac:	20000458 	.word	0x20000458
 80047b0:	2000101c 	.word	0x2000101c
 80047b4:	20001018 	.word	0x20001018
 80047b8:	20001014 	.word	0x20001014

080047bc <vPortFree>:
{
 80047bc:	b510      	push	{r4, lr}
	if( pv != NULL )
 80047be:	4604      	mov	r4, r0
 80047c0:	b370      	cbz	r0, 8004820 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80047c2:	4a18      	ldr	r2, [pc, #96]	; (8004824 <vPortFree+0x68>)
 80047c4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80047c8:	6812      	ldr	r2, [r2, #0]
 80047ca:	4213      	tst	r3, r2
 80047cc:	d108      	bne.n	80047e0 <vPortFree+0x24>
 80047ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d2:	f383 8811 	msr	BASEPRI, r3
 80047d6:	f3bf 8f6f 	isb	sy
 80047da:	f3bf 8f4f 	dsb	sy
 80047de:	e7fe      	b.n	80047de <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047e0:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80047e4:	b141      	cbz	r1, 80047f8 <vPortFree+0x3c>
 80047e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ea:	f383 8811 	msr	BASEPRI, r3
 80047ee:	f3bf 8f6f 	isb	sy
 80047f2:	f3bf 8f4f 	dsb	sy
 80047f6:	e7fe      	b.n	80047f6 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80047f8:	ea23 0302 	bic.w	r3, r3, r2
 80047fc:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8004800:	f000 ff02 	bl	8005608 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004804:	4a08      	ldr	r2, [pc, #32]	; (8004828 <vPortFree+0x6c>)
 8004806:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800480a:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800480c:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004810:	440b      	add	r3, r1
 8004812:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004814:	f7ff ff20 	bl	8004658 <prvInsertBlockIntoFreeList>
}
 8004818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800481c:	f000 bf8e 	b.w	800573c <xTaskResumeAll>
 8004820:	bd10      	pop	{r4, pc}
 8004822:	bf00      	nop
 8004824:	20001010 	.word	0x20001010
 8004828:	20001014 	.word	0x20001014

0800482c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800482c:	f100 0308 	add.w	r3, r0, #8
 8004830:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004832:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004836:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004838:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800483a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800483c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800483e:	6003      	str	r3, [r0, #0]
 8004840:	4770      	bx	lr

08004842 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004842:	2300      	movs	r3, #0
 8004844:	6103      	str	r3, [r0, #16]
 8004846:	4770      	bx	lr

08004848 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004848:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800484a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004850:	689a      	ldr	r2, [r3, #8]
 8004852:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004854:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004856:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8004858:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800485a:	3301      	adds	r3, #1
 800485c:	6003      	str	r3, [r0, #0]
 800485e:	4770      	bx	lr

08004860 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004860:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004862:	1c53      	adds	r3, r2, #1
{
 8004864:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8004866:	d10a      	bne.n	800487e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004868:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800486e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004870:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004872:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004874:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8004876:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8004878:	3301      	adds	r3, #1
 800487a:	6003      	str	r3, [r0, #0]
 800487c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800487e:	f100 0308 	add.w	r3, r0, #8
 8004882:	685c      	ldr	r4, [r3, #4]
 8004884:	6825      	ldr	r5, [r4, #0]
 8004886:	42aa      	cmp	r2, r5
 8004888:	d3ef      	bcc.n	800486a <vListInsert+0xa>
 800488a:	4623      	mov	r3, r4
 800488c:	e7f9      	b.n	8004882 <vListInsert+0x22>

0800488e <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800488e:	6841      	ldr	r1, [r0, #4]
 8004890:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = pxItemToRemove->pxContainer;
 8004892:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004894:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004896:	6882      	ldr	r2, [r0, #8]
 8004898:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800489a:	6859      	ldr	r1, [r3, #4]
 800489c:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800489e:	bf08      	it	eq
 80048a0:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80048a2:	2200      	movs	r2, #0
 80048a4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	3a01      	subs	r2, #1
 80048aa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80048ac:	6818      	ldr	r0, [r3, #0]
}
 80048ae:	4770      	bx	lr

080048b0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80048b0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80048b2:	2300      	movs	r3, #0
 80048b4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80048b6:	4b0d      	ldr	r3, [pc, #52]	; (80048ec <prvTaskExitError+0x3c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3301      	adds	r3, #1
 80048bc:	d008      	beq.n	80048d0 <prvTaskExitError+0x20>
 80048be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c2:	f383 8811 	msr	BASEPRI, r3
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	f3bf 8f4f 	dsb	sy
 80048ce:	e7fe      	b.n	80048ce <prvTaskExitError+0x1e>
 80048d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d4:	f383 8811 	msr	BASEPRI, r3
 80048d8:	f3bf 8f6f 	isb	sy
 80048dc:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80048e0:	9b01      	ldr	r3, [sp, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d0fc      	beq.n	80048e0 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80048e6:	b002      	add	sp, #8
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	20000008 	.word	0x20000008

080048f0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80048f0:	4808      	ldr	r0, [pc, #32]	; (8004914 <prvPortStartFirstTask+0x24>)
 80048f2:	6800      	ldr	r0, [r0, #0]
 80048f4:	6800      	ldr	r0, [r0, #0]
 80048f6:	f380 8808 	msr	MSP, r0
 80048fa:	f04f 0000 	mov.w	r0, #0
 80048fe:	f380 8814 	msr	CONTROL, r0
 8004902:	b662      	cpsie	i
 8004904:	b661      	cpsie	f
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	f3bf 8f6f 	isb	sy
 800490e:	df00      	svc	0
 8004910:	bf00      	nop
 8004912:	0000      	.short	0x0000
 8004914:	e000ed08 	.word	0xe000ed08

08004918 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004918:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004928 <vPortEnableVFP+0x10>
 800491c:	6801      	ldr	r1, [r0, #0]
 800491e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004922:	6001      	str	r1, [r0, #0]
 8004924:	4770      	bx	lr
 8004926:	0000      	.short	0x0000
 8004928:	e000ed88 	.word	0xe000ed88

0800492c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800492c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004930:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004934:	4b07      	ldr	r3, [pc, #28]	; (8004954 <pxPortInitialiseStack+0x28>)
 8004936:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800493a:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800493e:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004942:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004946:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800494a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800494e:	3844      	subs	r0, #68	; 0x44
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	080048b1 	.word	0x080048b1
	...

08004960 <SVC_Handler>:
	__asm volatile (
 8004960:	4b07      	ldr	r3, [pc, #28]	; (8004980 <pxCurrentTCBConst2>)
 8004962:	6819      	ldr	r1, [r3, #0]
 8004964:	6808      	ldr	r0, [r1, #0]
 8004966:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800496a:	f380 8809 	msr	PSP, r0
 800496e:	f3bf 8f6f 	isb	sy
 8004972:	f04f 0000 	mov.w	r0, #0
 8004976:	f380 8811 	msr	BASEPRI, r0
 800497a:	4770      	bx	lr
 800497c:	f3af 8000 	nop.w

08004980 <pxCurrentTCBConst2>:
 8004980:	2000102c 	.word	0x2000102c

08004984 <vPortEnterCritical>:
 8004984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004988:	f383 8811 	msr	BASEPRI, r3
 800498c:	f3bf 8f6f 	isb	sy
 8004990:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004994:	4a0a      	ldr	r2, [pc, #40]	; (80049c0 <vPortEnterCritical+0x3c>)
 8004996:	6813      	ldr	r3, [r2, #0]
 8004998:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800499a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800499c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800499e:	d10d      	bne.n	80049bc <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80049a0:	4b08      	ldr	r3, [pc, #32]	; (80049c4 <vPortEnterCritical+0x40>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80049a8:	d008      	beq.n	80049bc <vPortEnterCritical+0x38>
 80049aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ae:	f383 8811 	msr	BASEPRI, r3
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	f3bf 8f4f 	dsb	sy
 80049ba:	e7fe      	b.n	80049ba <vPortEnterCritical+0x36>
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	20000008 	.word	0x20000008
 80049c4:	e000ed04 	.word	0xe000ed04

080049c8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80049c8:	4a08      	ldr	r2, [pc, #32]	; (80049ec <vPortExitCritical+0x24>)
 80049ca:	6813      	ldr	r3, [r2, #0]
 80049cc:	b943      	cbnz	r3, 80049e0 <vPortExitCritical+0x18>
 80049ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d2:	f383 8811 	msr	BASEPRI, r3
 80049d6:	f3bf 8f6f 	isb	sy
 80049da:	f3bf 8f4f 	dsb	sy
 80049de:	e7fe      	b.n	80049de <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80049e0:	3b01      	subs	r3, #1
 80049e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049e4:	b90b      	cbnz	r3, 80049ea <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049e6:	f383 8811 	msr	BASEPRI, r3
 80049ea:	4770      	bx	lr
 80049ec:	20000008 	.word	0x20000008

080049f0 <PendSV_Handler>:
	__asm volatile
 80049f0:	f3ef 8009 	mrs	r0, PSP
 80049f4:	f3bf 8f6f 	isb	sy
 80049f8:	4b15      	ldr	r3, [pc, #84]	; (8004a50 <pxCurrentTCBConst>)
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	f01e 0f10 	tst.w	lr, #16
 8004a00:	bf08      	it	eq
 8004a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a0a:	6010      	str	r0, [r2, #0]
 8004a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a14:	f380 8811 	msr	BASEPRI, r0
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f000 ff28 	bl	8005874 <vTaskSwitchContext>
 8004a24:	f04f 0000 	mov.w	r0, #0
 8004a28:	f380 8811 	msr	BASEPRI, r0
 8004a2c:	bc09      	pop	{r0, r3}
 8004a2e:	6819      	ldr	r1, [r3, #0]
 8004a30:	6808      	ldr	r0, [r1, #0]
 8004a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a36:	f01e 0f10 	tst.w	lr, #16
 8004a3a:	bf08      	it	eq
 8004a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a40:	f380 8809 	msr	PSP, r0
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	f3af 8000 	nop.w

08004a50 <pxCurrentTCBConst>:
 8004a50:	2000102c 	.word	0x2000102c

08004a54 <SysTick_Handler>:
{
 8004a54:	b508      	push	{r3, lr}
	__asm volatile
 8004a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5a:	f383 8811 	msr	BASEPRI, r3
 8004a5e:	f3bf 8f6f 	isb	sy
 8004a62:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8004a66:	f000 fdd7 	bl	8005618 <xTaskIncrementTick>
 8004a6a:	b118      	cbz	r0, 8004a74 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a6c:	4b03      	ldr	r3, [pc, #12]	; (8004a7c <SysTick_Handler+0x28>)
 8004a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a72:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004a74:	2300      	movs	r3, #0
 8004a76:	f383 8811 	msr	BASEPRI, r3
 8004a7a:	bd08      	pop	{r3, pc}
 8004a7c:	e000ed04 	.word	0xe000ed04

08004a80 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a80:	4a08      	ldr	r2, [pc, #32]	; (8004aa4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a82:	4909      	ldr	r1, [pc, #36]	; (8004aa8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a84:	2300      	movs	r3, #0
 8004a86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a88:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a8a:	4b08      	ldr	r3, [pc, #32]	; (8004aac <vPortSetupTimerInterrupt+0x2c>)
 8004a8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a96:	4906      	ldr	r1, [pc, #24]	; (8004ab0 <vPortSetupTimerInterrupt+0x30>)
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a9c:	2307      	movs	r3, #7
 8004a9e:	6013      	str	r3, [r2, #0]
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	e000e010 	.word	0xe000e010
 8004aa8:	e000e018 	.word	0xe000e018
 8004aac:	2000001c 	.word	0x2000001c
 8004ab0:	e000e014 	.word	0xe000e014

08004ab4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004ab4:	4b39      	ldr	r3, [pc, #228]	; (8004b9c <xPortStartScheduler+0xe8>)
 8004ab6:	4a3a      	ldr	r2, [pc, #232]	; (8004ba0 <xPortStartScheduler+0xec>)
{
 8004ab8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004aba:	6819      	ldr	r1, [r3, #0]
 8004abc:	4291      	cmp	r1, r2
 8004abe:	d108      	bne.n	8004ad2 <xPortStartScheduler+0x1e>
	__asm volatile
 8004ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac4:	f383 8811 	msr	BASEPRI, r3
 8004ac8:	f3bf 8f6f 	isb	sy
 8004acc:	f3bf 8f4f 	dsb	sy
 8004ad0:	e7fe      	b.n	8004ad0 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	4b33      	ldr	r3, [pc, #204]	; (8004ba4 <xPortStartScheduler+0xf0>)
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d108      	bne.n	8004aec <xPortStartScheduler+0x38>
 8004ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	e7fe      	b.n	8004aea <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004aec:	4b2e      	ldr	r3, [pc, #184]	; (8004ba8 <xPortStartScheduler+0xf4>)
 8004aee:	781a      	ldrb	r2, [r3, #0]
 8004af0:	b2d2      	uxtb	r2, r2
 8004af2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004af4:	22ff      	movs	r2, #255	; 0xff
 8004af6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004af8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004afa:	4a2c      	ldr	r2, [pc, #176]	; (8004bac <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b02:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004b06:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b0a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b0c:	4b28      	ldr	r3, [pc, #160]	; (8004bb0 <xPortStartScheduler+0xfc>)
 8004b0e:	2207      	movs	r2, #7
 8004b10:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b12:	2100      	movs	r1, #0
 8004b14:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004b18:	0600      	lsls	r0, r0, #24
 8004b1a:	f102 34ff 	add.w	r4, r2, #4294967295
 8004b1e:	d40d      	bmi.n	8004b3c <xPortStartScheduler+0x88>
 8004b20:	b101      	cbz	r1, 8004b24 <xPortStartScheduler+0x70>
 8004b22:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	2a03      	cmp	r2, #3
 8004b28:	d011      	beq.n	8004b4e <xPortStartScheduler+0x9a>
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	e7fe      	b.n	8004b3a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b3c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8004b40:	0052      	lsls	r2, r2, #1
 8004b42:	b2d2      	uxtb	r2, r2
 8004b44:	f88d 2003 	strb.w	r2, [sp, #3]
 8004b48:	2101      	movs	r1, #1
 8004b4a:	4622      	mov	r2, r4
 8004b4c:	e7e2      	b.n	8004b14 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004b4e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004b50:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004b54:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004b56:	9b01      	ldr	r3, [sp, #4]
 8004b58:	4a13      	ldr	r2, [pc, #76]	; (8004ba8 <xPortStartScheduler+0xf4>)
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004b5e:	4b15      	ldr	r3, [pc, #84]	; (8004bb4 <xPortStartScheduler+0x100>)
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004b66:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004b6e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8004b70:	f7ff ff86 	bl	8004a80 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8004b74:	4b10      	ldr	r3, [pc, #64]	; (8004bb8 <xPortStartScheduler+0x104>)
 8004b76:	2400      	movs	r4, #0
 8004b78:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8004b7a:	f7ff fecd 	bl	8004918 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004b7e:	4a0f      	ldr	r2, [pc, #60]	; (8004bbc <xPortStartScheduler+0x108>)
 8004b80:	6813      	ldr	r3, [r2, #0]
 8004b82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004b86:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8004b88:	f7ff feb2 	bl	80048f0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8004b8c:	f000 fe72 	bl	8005874 <vTaskSwitchContext>
	prvTaskExitError();
 8004b90:	f7ff fe8e 	bl	80048b0 <prvTaskExitError>
}
 8004b94:	4620      	mov	r0, r4
 8004b96:	b002      	add	sp, #8
 8004b98:	bd10      	pop	{r4, pc}
 8004b9a:	bf00      	nop
 8004b9c:	e000ed00 	.word	0xe000ed00
 8004ba0:	410fc271 	.word	0x410fc271
 8004ba4:	410fc270 	.word	0x410fc270
 8004ba8:	e000e400 	.word	0xe000e400
 8004bac:	20001024 	.word	0x20001024
 8004bb0:	20001028 	.word	0x20001028
 8004bb4:	e000ed20 	.word	0xe000ed20
 8004bb8:	20000008 	.word	0x20000008
 8004bbc:	e000ef34 	.word	0xe000ef34

08004bc0 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bc0:	b510      	push	{r4, lr}
 8004bc2:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bc4:	f7ff fede 	bl	8004984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bc8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004bca:	f7ff fefd 	bl	80049c8 <vPortExitCritical>

	return xReturn;
}
 8004bce:	fab4 f084 	clz	r0, r4
 8004bd2:	0940      	lsrs	r0, r0, #5
 8004bd4:	bd10      	pop	{r4, pc}

08004bd6 <prvCopyDataToQueue>:
{
 8004bd6:	b570      	push	{r4, r5, r6, lr}
 8004bd8:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004bda:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bdc:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8004bde:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004be0:	b942      	cbnz	r2, 8004bf4 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004be2:	6805      	ldr	r5, [r0, #0]
 8004be4:	b99d      	cbnz	r5, 8004c0e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004be6:	6880      	ldr	r0, [r0, #8]
 8004be8:	f000 ff8c 	bl	8005b04 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004bec:	60a5      	str	r5, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004bee:	3601      	adds	r6, #1
 8004bf0:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8004bf2:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8004bf4:	b96d      	cbnz	r5, 8004c12 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bf6:	6840      	ldr	r0, [r0, #4]
 8004bf8:	f002 fd66 	bl	80076c8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bfc:	6863      	ldr	r3, [r4, #4]
 8004bfe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004c00:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c02:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c04:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d301      	bcc.n	8004c0e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c0a:	6823      	ldr	r3, [r4, #0]
 8004c0c:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8004c0e:	2000      	movs	r0, #0
 8004c10:	e7ed      	b.n	8004bee <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c12:	68c0      	ldr	r0, [r0, #12]
 8004c14:	f002 fd58 	bl	80076c8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c1a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c1c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c1e:	425b      	negs	r3, r3
 8004c20:	441a      	add	r2, r3
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c22:	428a      	cmp	r2, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004c24:	60e2      	str	r2, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c26:	bf3e      	ittt	cc
 8004c28:	68a2      	ldrcc	r2, [r4, #8]
 8004c2a:	189b      	addcc	r3, r3, r2
 8004c2c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004c2e:	2d02      	cmp	r5, #2
 8004c30:	d1ed      	bne.n	8004c0e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c32:	b10e      	cbz	r6, 8004c38 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8004c34:	3e01      	subs	r6, #1
 8004c36:	e7ea      	b.n	8004c0e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8004c38:	4630      	mov	r0, r6
 8004c3a:	e7d8      	b.n	8004bee <prvCopyDataToQueue+0x18>

08004c3c <prvCopyDataFromQueue>:
{
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8004c42:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c44:	b162      	cbz	r2, 8004c60 <prvCopyDataFromQueue+0x24>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c46:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c48:	689c      	ldr	r4, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c4a:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c4c:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c4e:	60d9      	str	r1, [r3, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004c50:	bf24      	itt	cs
 8004c52:	6819      	ldrcs	r1, [r3, #0]
 8004c54:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c56:	68d9      	ldr	r1, [r3, #12]
}
 8004c58:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c5c:	f002 bd34 	b.w	80076c8 <memcpy>
}
 8004c60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <prvUnlockQueue>:
{
 8004c66:	b570      	push	{r4, r5, r6, lr}
 8004c68:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004c6a:	f7ff fe8b 	bl	8004984 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8004c6e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c72:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8004c76:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c78:	2d00      	cmp	r5, #0
 8004c7a:	dc14      	bgt.n	8004ca6 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 8004c7c:	23ff      	movs	r3, #255	; 0xff
 8004c7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8004c82:	f7ff fea1 	bl	80049c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8004c86:	f7ff fe7d 	bl	8004984 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8004c8a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c8e:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8004c92:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c94:	2d00      	cmp	r5, #0
 8004c96:	dc12      	bgt.n	8004cbe <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8004c98:	23ff      	movs	r3, #255	; 0xff
 8004c9a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8004c9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8004ca2:	f7ff be91 	b.w	80049c8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0e7      	beq.n	8004c7c <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cac:	4630      	mov	r0, r6
 8004cae:	f000 fe35 	bl	800591c <xTaskRemoveFromEventList>
 8004cb2:	b108      	cbz	r0, 8004cb8 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8004cb4:	f000 febc 	bl	8005a30 <vTaskMissedYield>
 8004cb8:	3d01      	subs	r5, #1
 8004cba:	b26d      	sxtb	r5, r5
 8004cbc:	e7dc      	b.n	8004c78 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cbe:	6923      	ldr	r3, [r4, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0e9      	beq.n	8004c98 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cc4:	4630      	mov	r0, r6
 8004cc6:	f000 fe29 	bl	800591c <xTaskRemoveFromEventList>
 8004cca:	b108      	cbz	r0, 8004cd0 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8004ccc:	f000 feb0 	bl	8005a30 <vTaskMissedYield>
 8004cd0:	3d01      	subs	r5, #1
 8004cd2:	b26d      	sxtb	r5, r5
 8004cd4:	e7de      	b.n	8004c94 <prvUnlockQueue+0x2e>
	...

08004cd8 <xQueueGenericReset>:
{
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8004cdc:	4604      	mov	r4, r0
 8004cde:	b940      	cbnz	r0, 8004cf2 <xQueueGenericReset+0x1a>
 8004ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	e7fe      	b.n	8004cf0 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8004cf2:	f7ff fe47 	bl	8004984 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cf6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004cf8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004cfa:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004cfc:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cfe:	4343      	muls	r3, r0
 8004d00:	18d1      	adds	r1, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d02:	1a1b      	subs	r3, r3, r0
 8004d04:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d06:	60a1      	str	r1, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d08:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d0a:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8004d0c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d0e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8004d10:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004d14:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004d18:	b995      	cbnz	r5, 8004d40 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d1a:	6923      	ldr	r3, [r4, #16]
 8004d1c:	b163      	cbz	r3, 8004d38 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d1e:	f104 0010 	add.w	r0, r4, #16
 8004d22:	f000 fdfb 	bl	800591c <xTaskRemoveFromEventList>
 8004d26:	b138      	cbz	r0, 8004d38 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8004d28:	4b0a      	ldr	r3, [pc, #40]	; (8004d54 <xQueueGenericReset+0x7c>)
 8004d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8004d38:	f7ff fe46 	bl	80049c8 <vPortExitCritical>
}
 8004d3c:	2001      	movs	r0, #1
 8004d3e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d40:	f104 0010 	add.w	r0, r4, #16
 8004d44:	f7ff fd72 	bl	800482c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d48:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004d4c:	f7ff fd6e 	bl	800482c <vListInitialise>
 8004d50:	e7f2      	b.n	8004d38 <xQueueGenericReset+0x60>
 8004d52:	bf00      	nop
 8004d54:	e000ed04 	.word	0xe000ed04

08004d58 <xQueueGenericCreate>:
	{
 8004d58:	b570      	push	{r4, r5, r6, lr}
 8004d5a:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d5c:	4606      	mov	r6, r0
 8004d5e:	b940      	cbnz	r0, 8004d72 <xQueueGenericCreate+0x1a>
 8004d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d64:	f383 8811 	msr	BASEPRI, r3
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	f3bf 8f4f 	dsb	sy
 8004d70:	e7fe      	b.n	8004d70 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d72:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004d74:	3048      	adds	r0, #72	; 0x48
 8004d76:	f7ff fc93 	bl	80046a0 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8004d7a:	4604      	mov	r4, r0
 8004d7c:	b150      	cbz	r0, 8004d94 <xQueueGenericCreate+0x3c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004d84:	b945      	cbnz	r5, 8004d98 <xQueueGenericCreate+0x40>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004d86:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8004d88:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004d8a:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	4620      	mov	r0, r4
 8004d90:	f7ff ffa2 	bl	8004cd8 <xQueueGenericReset>
	}
 8004d94:	4620      	mov	r0, r4
 8004d96:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d98:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004d9c:	6003      	str	r3, [r0, #0]
 8004d9e:	e7f3      	b.n	8004d88 <xQueueGenericCreate+0x30>

08004da0 <xQueueGenericSend>:
{
 8004da0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004da4:	4689      	mov	r9, r1
 8004da6:	9201      	str	r2, [sp, #4]
 8004da8:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8004daa:	4604      	mov	r4, r0
 8004dac:	b940      	cbnz	r0, 8004dc0 <xQueueGenericSend+0x20>
 8004dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db2:	f383 8811 	msr	BASEPRI, r3
 8004db6:	f3bf 8f6f 	isb	sy
 8004dba:	f3bf 8f4f 	dsb	sy
 8004dbe:	e7fe      	b.n	8004dbe <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dc0:	2900      	cmp	r1, #0
 8004dc2:	f040 8088 	bne.w	8004ed6 <xQueueGenericSend+0x136>
 8004dc6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 8084 	beq.w	8004ed6 <xQueueGenericSend+0x136>
 8004dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd2:	f383 8811 	msr	BASEPRI, r3
 8004dd6:	f3bf 8f6f 	isb	sy
 8004dda:	f3bf 8f4f 	dsb	sy
 8004dde:	e7fe      	b.n	8004dde <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004de0:	9e01      	ldr	r6, [sp, #4]
 8004de2:	2e00      	cmp	r6, #0
 8004de4:	f000 8082 	beq.w	8004eec <xQueueGenericSend+0x14c>
 8004de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dec:	f383 8811 	msr	BASEPRI, r3
 8004df0:	f3bf 8f6f 	isb	sy
 8004df4:	f3bf 8f4f 	dsb	sy
 8004df8:	e7fe      	b.n	8004df8 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004dfa:	9d01      	ldr	r5, [sp, #4]
 8004dfc:	b91d      	cbnz	r5, 8004e06 <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8004dfe:	f7ff fde3 	bl	80049c8 <vPortExitCritical>
			return errQUEUE_FULL;
 8004e02:	2000      	movs	r0, #0
 8004e04:	e058      	b.n	8004eb8 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8004e06:	b916      	cbnz	r6, 8004e0e <xQueueGenericSend+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e08:	a802      	add	r0, sp, #8
 8004e0a:	f000 fdc9 	bl	80059a0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004e0e:	f7ff fddb 	bl	80049c8 <vPortExitCritical>
		vTaskSuspendAll();
 8004e12:	f000 fbf9 	bl	8005608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e16:	f7ff fdb5 	bl	8004984 <vPortEnterCritical>
 8004e1a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004e1e:	2bff      	cmp	r3, #255	; 0xff
 8004e20:	bf08      	it	eq
 8004e22:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8004e26:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004e2a:	2bff      	cmp	r3, #255	; 0xff
 8004e2c:	bf08      	it	eq
 8004e2e:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8004e32:	f7ff fdc9 	bl	80049c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e36:	a901      	add	r1, sp, #4
 8004e38:	a802      	add	r0, sp, #8
 8004e3a:	f000 fdbd 	bl	80059b8 <xTaskCheckForTimeOut>
 8004e3e:	2800      	cmp	r0, #0
 8004e40:	d143      	bne.n	8004eca <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e42:	f7ff fd9f 	bl	8004984 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004e46:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004e48:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004e4a:	f7ff fdbd 	bl	80049c8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004e4e:	42ae      	cmp	r6, r5
 8004e50:	d135      	bne.n	8004ebe <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004e52:	9901      	ldr	r1, [sp, #4]
 8004e54:	f104 0010 	add.w	r0, r4, #16
 8004e58:	f000 fd46 	bl	80058e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	f7ff ff02 	bl	8004c66 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e62:	f000 fc6b 	bl	800573c <xTaskResumeAll>
 8004e66:	b938      	cbnz	r0, 8004e78 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8004e68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004e6c:	f8ca 3000 	str.w	r3, [sl]
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004e7a:	f7ff fd83 	bl	8004984 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004e80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d301      	bcc.n	8004e8a <xQueueGenericSend+0xea>
 8004e86:	2f02      	cmp	r7, #2
 8004e88:	d1b7      	bne.n	8004dfa <xQueueGenericSend+0x5a>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e8a:	463a      	mov	r2, r7
 8004e8c:	4649      	mov	r1, r9
 8004e8e:	4620      	mov	r0, r4
 8004e90:	f7ff fea1 	bl	8004bd6 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e96:	b11b      	cbz	r3, 8004ea0 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e98:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004e9c:	f000 fd3e 	bl	800591c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8004ea0:	b138      	cbz	r0, 8004eb2 <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8004ea2:	4b19      	ldr	r3, [pc, #100]	; (8004f08 <xQueueGenericSend+0x168>)
 8004ea4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004eb2:	f7ff fd89 	bl	80049c8 <vPortExitCritical>
				return pdPASS;
 8004eb6:	2001      	movs	r0, #1
}
 8004eb8:	b004      	add	sp, #16
 8004eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	f7ff fed1 	bl	8004c66 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ec4:	f000 fc3a 	bl	800573c <xTaskResumeAll>
 8004ec8:	e7d6      	b.n	8004e78 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8004eca:	4620      	mov	r0, r4
 8004ecc:	f7ff fecb 	bl	8004c66 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ed0:	f000 fc34 	bl	800573c <xTaskResumeAll>
 8004ed4:	e795      	b.n	8004e02 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ed6:	2f02      	cmp	r7, #2
 8004ed8:	d102      	bne.n	8004ee0 <xQueueGenericSend+0x140>
 8004eda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d10a      	bne.n	8004ef6 <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ee0:	f000 fdac 	bl	8005a3c <xTaskGetSchedulerState>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	f43f af7b 	beq.w	8004de0 <xQueueGenericSend+0x40>
 8004eea:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8004eec:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8004ef0:	f8df a014 	ldr.w	sl, [pc, #20]	; 8004f08 <xQueueGenericSend+0x168>
 8004ef4:	e7c1      	b.n	8004e7a <xQueueGenericSend+0xda>
 8004ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	e7fe      	b.n	8004f06 <xQueueGenericSend+0x166>
 8004f08:	e000ed04 	.word	0xe000ed04

08004f0c <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 8004f0c:	b138      	cbz	r0, 8004f1e <prvInitialiseMutex+0x12>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004f12:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004f14:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004f16:	461a      	mov	r2, r3
 8004f18:	4619      	mov	r1, r3
 8004f1a:	f7ff bf41 	b.w	8004da0 <xQueueGenericSend>
 8004f1e:	4770      	bx	lr

08004f20 <xQueueCreateMutex>:
	{
 8004f20:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004f22:	4602      	mov	r2, r0
 8004f24:	2100      	movs	r1, #0
 8004f26:	2001      	movs	r0, #1
 8004f28:	f7ff ff16 	bl	8004d58 <xQueueGenericCreate>
 8004f2c:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004f2e:	f7ff ffed 	bl	8004f0c <prvInitialiseMutex>
	}
 8004f32:	4620      	mov	r0, r4
 8004f34:	bd10      	pop	{r4, pc}
	...

08004f38 <xQueueReceive>:
{
 8004f38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f3c:	b085      	sub	sp, #20
 8004f3e:	4688      	mov	r8, r1
 8004f40:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004f42:	4604      	mov	r4, r0
 8004f44:	b940      	cbnz	r0, 8004f58 <xQueueReceive+0x20>
 8004f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4a:	f383 8811 	msr	BASEPRI, r3
 8004f4e:	f3bf 8f6f 	isb	sy
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	e7fe      	b.n	8004f56 <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f58:	2900      	cmp	r1, #0
 8004f5a:	f040 8086 	bne.w	800506a <xQueueReceive+0x132>
 8004f5e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f000 8082 	beq.w	800506a <xQueueReceive+0x132>
 8004f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	e7fe      	b.n	8004f76 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f78:	9e01      	ldr	r6, [sp, #4]
 8004f7a:	2e00      	cmp	r6, #0
 8004f7c:	d07a      	beq.n	8005074 <xQueueReceive+0x13c>
 8004f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f82:	f383 8811 	msr	BASEPRI, r3
 8004f86:	f3bf 8f6f 	isb	sy
 8004f8a:	f3bf 8f4f 	dsb	sy
 8004f8e:	e7fe      	b.n	8004f8e <xQueueReceive+0x56>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f90:	9d01      	ldr	r5, [sp, #4]
 8004f92:	b91d      	cbnz	r5, 8004f9c <xQueueReceive+0x64>
					taskEXIT_CRITICAL();
 8004f94:	f7ff fd18 	bl	80049c8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8004f98:	2000      	movs	r0, #0
 8004f9a:	e052      	b.n	8005042 <xQueueReceive+0x10a>
				else if( xEntryTimeSet == pdFALSE )
 8004f9c:	b916      	cbnz	r6, 8004fa4 <xQueueReceive+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f9e:	a802      	add	r0, sp, #8
 8004fa0:	f000 fcfe 	bl	80059a0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004fa4:	f7ff fd10 	bl	80049c8 <vPortExitCritical>
		vTaskSuspendAll();
 8004fa8:	f000 fb2e 	bl	8005608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004fac:	f7ff fcea 	bl	8004984 <vPortEnterCritical>
 8004fb0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004fb4:	2bff      	cmp	r3, #255	; 0xff
 8004fb6:	bf08      	it	eq
 8004fb8:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8004fbc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004fc0:	2bff      	cmp	r3, #255	; 0xff
 8004fc2:	bf08      	it	eq
 8004fc4:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8004fc8:	f7ff fcfe 	bl	80049c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fcc:	a901      	add	r1, sp, #4
 8004fce:	a802      	add	r0, sp, #8
 8004fd0:	f000 fcf2 	bl	80059b8 <xTaskCheckForTimeOut>
 8004fd4:	2800      	cmp	r0, #0
 8004fd6:	d13d      	bne.n	8005054 <xQueueReceive+0x11c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004fd8:	4620      	mov	r0, r4
 8004fda:	f7ff fdf1 	bl	8004bc0 <prvIsQueueEmpty>
 8004fde:	b398      	cbz	r0, 8005048 <xQueueReceive+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004fe0:	9901      	ldr	r1, [sp, #4]
 8004fe2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004fe6:	f000 fc7f 	bl	80058e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004fea:	4620      	mov	r0, r4
 8004fec:	f7ff fe3b 	bl	8004c66 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ff0:	f000 fba4 	bl	800573c <xTaskResumeAll>
 8004ff4:	b938      	cbnz	r0, 8005006 <xQueueReceive+0xce>
					portYIELD_WITHIN_API();
 8004ff6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004ffa:	f8c9 3000 	str.w	r3, [r9]
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	f3bf 8f6f 	isb	sy
 8005006:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8005008:	f7ff fcbc 	bl	8004984 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800500c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800500e:	2d00      	cmp	r5, #0
 8005010:	d0be      	beq.n	8004f90 <xQueueReceive+0x58>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005012:	4641      	mov	r1, r8
 8005014:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005016:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005018:	f7ff fe10 	bl	8004c3c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800501c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800501e:	6923      	ldr	r3, [r4, #16]
 8005020:	b163      	cbz	r3, 800503c <xQueueReceive+0x104>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005022:	f104 0010 	add.w	r0, r4, #16
 8005026:	f000 fc79 	bl	800591c <xTaskRemoveFromEventList>
 800502a:	b138      	cbz	r0, 800503c <xQueueReceive+0x104>
						queueYIELD_IF_USING_PREEMPTION();
 800502c:	4b13      	ldr	r3, [pc, #76]	; (800507c <xQueueReceive+0x144>)
 800502e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800503c:	f7ff fcc4 	bl	80049c8 <vPortExitCritical>
				return pdPASS;
 8005040:	2001      	movs	r0, #1
}
 8005042:	b005      	add	sp, #20
 8005044:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 8005048:	4620      	mov	r0, r4
 800504a:	f7ff fe0c 	bl	8004c66 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800504e:	f000 fb75 	bl	800573c <xTaskResumeAll>
 8005052:	e7d8      	b.n	8005006 <xQueueReceive+0xce>
			prvUnlockQueue( pxQueue );
 8005054:	4620      	mov	r0, r4
 8005056:	f7ff fe06 	bl	8004c66 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800505a:	f000 fb6f 	bl	800573c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800505e:	4620      	mov	r0, r4
 8005060:	f7ff fdae 	bl	8004bc0 <prvIsQueueEmpty>
 8005064:	2800      	cmp	r0, #0
 8005066:	d0ce      	beq.n	8005006 <xQueueReceive+0xce>
 8005068:	e796      	b.n	8004f98 <xQueueReceive+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800506a:	f000 fce7 	bl	8005a3c <xTaskGetSchedulerState>
 800506e:	2800      	cmp	r0, #0
 8005070:	d082      	beq.n	8004f78 <xQueueReceive+0x40>
 8005072:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8005074:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8005076:	f8df 9004 	ldr.w	r9, [pc, #4]	; 800507c <xQueueReceive+0x144>
 800507a:	e7c5      	b.n	8005008 <xQueueReceive+0xd0>
 800507c:	e000ed04 	.word	0xe000ed04

08005080 <xQueueSemaphoreTake>:
{
 8005080:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	configASSERT( ( pxQueue ) );
 8005084:	4604      	mov	r4, r0
{
 8005086:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8005088:	b940      	cbnz	r0, 800509c <xQueueSemaphoreTake+0x1c>
 800508a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800508e:	f383 8811 	msr	BASEPRI, r3
 8005092:	f3bf 8f6f 	isb	sy
 8005096:	f3bf 8f4f 	dsb	sy
 800509a:	e7fe      	b.n	800509a <xQueueSemaphoreTake+0x1a>
	configASSERT( pxQueue->uxItemSize == 0 );
 800509c:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800509e:	b145      	cbz	r5, 80050b2 <xQueueSemaphoreTake+0x32>
 80050a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a4:	f383 8811 	msr	BASEPRI, r3
 80050a8:	f3bf 8f6f 	isb	sy
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	e7fe      	b.n	80050b0 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050b2:	f000 fcc3 	bl	8005a3c <xTaskGetSchedulerState>
 80050b6:	b918      	cbnz	r0, 80050c0 <xQueueSemaphoreTake+0x40>
 80050b8:	9d01      	ldr	r5, [sp, #4]
 80050ba:	2d00      	cmp	r5, #0
 80050bc:	f040 8095 	bne.w	80051ea <xQueueSemaphoreTake+0x16a>
					portYIELD_WITHIN_API();
 80050c0:	f8df 8138 	ldr.w	r8, [pc, #312]	; 80051fc <xQueueSemaphoreTake+0x17c>
 80050c4:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 80050c6:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
 80050c8:	f7ff fc5c 	bl	8004984 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80050cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80050ce:	b1e3      	cbz	r3, 800510a <xQueueSemaphoreTake+0x8a>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80050d0:	3b01      	subs	r3, #1
 80050d2:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	b913      	cbnz	r3, 80050de <xQueueSemaphoreTake+0x5e>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80050d8:	f000 fdbe 	bl	8005c58 <pvTaskIncrementMutexHeldCount>
 80050dc:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050de:	6923      	ldr	r3, [r4, #16]
 80050e0:	b163      	cbz	r3, 80050fc <xQueueSemaphoreTake+0x7c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050e2:	f104 0010 	add.w	r0, r4, #16
 80050e6:	f000 fc19 	bl	800591c <xTaskRemoveFromEventList>
 80050ea:	b138      	cbz	r0, 80050fc <xQueueSemaphoreTake+0x7c>
						queueYIELD_IF_USING_PREEMPTION();
 80050ec:	4b43      	ldr	r3, [pc, #268]	; (80051fc <xQueueSemaphoreTake+0x17c>)
 80050ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80050fc:	f7ff fc64 	bl	80049c8 <vPortExitCritical>
				return pdPASS;
 8005100:	2501      	movs	r5, #1
}
 8005102:	4628      	mov	r0, r5
 8005104:	b004      	add	sp, #16
 8005106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( xTicksToWait == ( TickType_t ) 0 )
 800510a:	9b01      	ldr	r3, [sp, #4]
 800510c:	b963      	cbnz	r3, 8005128 <xQueueSemaphoreTake+0xa8>
						configASSERT( xInheritanceOccurred == pdFALSE );
 800510e:	b145      	cbz	r5, 8005122 <xQueueSemaphoreTake+0xa2>
 8005110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	e7fe      	b.n	8005120 <xQueueSemaphoreTake+0xa0>
					taskEXIT_CRITICAL();
 8005122:	f7ff fc51 	bl	80049c8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005126:	e7ec      	b.n	8005102 <xQueueSemaphoreTake+0x82>
				else if( xEntryTimeSet == pdFALSE )
 8005128:	b916      	cbnz	r6, 8005130 <xQueueSemaphoreTake+0xb0>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800512a:	a802      	add	r0, sp, #8
 800512c:	f000 fc38 	bl	80059a0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8005130:	f7ff fc4a 	bl	80049c8 <vPortExitCritical>
		vTaskSuspendAll();
 8005134:	f000 fa68 	bl	8005608 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005138:	f7ff fc24 	bl	8004984 <vPortEnterCritical>
 800513c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005140:	2bff      	cmp	r3, #255	; 0xff
 8005142:	bf08      	it	eq
 8005144:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8005148:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800514c:	2bff      	cmp	r3, #255	; 0xff
 800514e:	bf08      	it	eq
 8005150:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8005154:	f7ff fc38 	bl	80049c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005158:	a901      	add	r1, sp, #4
 800515a:	a802      	add	r0, sp, #8
 800515c:	f000 fc2c 	bl	80059b8 <xTaskCheckForTimeOut>
 8005160:	bb40      	cbnz	r0, 80051b4 <xQueueSemaphoreTake+0x134>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005162:	4620      	mov	r0, r4
 8005164:	f7ff fd2c 	bl	8004bc0 <prvIsQueueEmpty>
 8005168:	b1f0      	cbz	r0, 80051a8 <xQueueSemaphoreTake+0x128>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	b93b      	cbnz	r3, 800517e <xQueueSemaphoreTake+0xfe>
						taskENTER_CRITICAL();
 800516e:	f7ff fc09 	bl	8004984 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005172:	68a0      	ldr	r0, [r4, #8]
 8005174:	f000 fc72 	bl	8005a5c <xTaskPriorityInherit>
 8005178:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 800517a:	f7ff fc25 	bl	80049c8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800517e:	9901      	ldr	r1, [sp, #4]
 8005180:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005184:	f000 fbb0 	bl	80058e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005188:	4620      	mov	r0, r4
 800518a:	f7ff fd6c 	bl	8004c66 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800518e:	f000 fad5 	bl	800573c <xTaskResumeAll>
 8005192:	b938      	cbnz	r0, 80051a4 <xQueueSemaphoreTake+0x124>
					portYIELD_WITHIN_API();
 8005194:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005198:	f8c8 3000 	str.w	r3, [r8]
 800519c:	f3bf 8f4f 	dsb	sy
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	2601      	movs	r6, #1
 80051a6:	e78f      	b.n	80050c8 <xQueueSemaphoreTake+0x48>
				prvUnlockQueue( pxQueue );
 80051a8:	4620      	mov	r0, r4
 80051aa:	f7ff fd5c 	bl	8004c66 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051ae:	f000 fac5 	bl	800573c <xTaskResumeAll>
 80051b2:	e7f7      	b.n	80051a4 <xQueueSemaphoreTake+0x124>
			prvUnlockQueue( pxQueue );
 80051b4:	4620      	mov	r0, r4
 80051b6:	f7ff fd56 	bl	8004c66 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051ba:	f000 fabf 	bl	800573c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051be:	4620      	mov	r0, r4
 80051c0:	f7ff fcfe 	bl	8004bc0 <prvIsQueueEmpty>
 80051c4:	2800      	cmp	r0, #0
 80051c6:	d0ed      	beq.n	80051a4 <xQueueSemaphoreTake+0x124>
					if( xInheritanceOccurred != pdFALSE )
 80051c8:	2d00      	cmp	r5, #0
 80051ca:	d09a      	beq.n	8005102 <xQueueSemaphoreTake+0x82>
						taskENTER_CRITICAL();
 80051cc:	f7ff fbda 	bl	8004984 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80051d0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80051d2:	b119      	cbz	r1, 80051dc <xQueueSemaphoreTake+0x15c>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80051d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80051d6:	6819      	ldr	r1, [r3, #0]
 80051d8:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80051dc:	68a0      	ldr	r0, [r4, #8]
 80051de:	f000 fce1 	bl	8005ba4 <vTaskPriorityDisinheritAfterTimeout>
				return errQUEUE_EMPTY;
 80051e2:	2500      	movs	r5, #0
						taskEXIT_CRITICAL();
 80051e4:	f7ff fbf0 	bl	80049c8 <vPortExitCritical>
 80051e8:	e78b      	b.n	8005102 <xQueueSemaphoreTake+0x82>
 80051ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ee:	f383 8811 	msr	BASEPRI, r3
 80051f2:	f3bf 8f6f 	isb	sy
 80051f6:	f3bf 8f4f 	dsb	sy
 80051fa:	e7fe      	b.n	80051fa <xQueueSemaphoreTake+0x17a>
 80051fc:	e000ed04 	.word	0xe000ed04

08005200 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005204:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005206:	f7ff fbbd 	bl	8004984 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800520a:	4b2d      	ldr	r3, [pc, #180]	; (80052c0 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 800520c:	4c2d      	ldr	r4, [pc, #180]	; (80052c4 <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	4f2d      	ldr	r7, [pc, #180]	; (80052c8 <prvAddNewTaskToReadyList+0xc8>)
 8005212:	3201      	adds	r2, #1
 8005214:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005216:	6825      	ldr	r5, [r4, #0]
 8005218:	2d00      	cmp	r5, #0
 800521a:	d145      	bne.n	80052a8 <prvAddNewTaskToReadyList+0xa8>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800521c:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d11c      	bne.n	800525e <prvAddNewTaskToReadyList+0x5e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005224:	1978      	adds	r0, r7, r5
 8005226:	3514      	adds	r5, #20
 8005228:	f7ff fb00 	bl	800482c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800522c:	2d8c      	cmp	r5, #140	; 0x8c
 800522e:	d1f9      	bne.n	8005224 <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005230:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80052f4 <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 8005234:	4d25      	ldr	r5, [pc, #148]	; (80052cc <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 8005236:	4640      	mov	r0, r8
 8005238:	f7ff faf8 	bl	800482c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800523c:	4628      	mov	r0, r5
 800523e:	f7ff faf5 	bl	800482c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005242:	4823      	ldr	r0, [pc, #140]	; (80052d0 <prvAddNewTaskToReadyList+0xd0>)
 8005244:	f7ff faf2 	bl	800482c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005248:	4822      	ldr	r0, [pc, #136]	; (80052d4 <prvAddNewTaskToReadyList+0xd4>)
 800524a:	f7ff faef 	bl	800482c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800524e:	4822      	ldr	r0, [pc, #136]	; (80052d8 <prvAddNewTaskToReadyList+0xd8>)
 8005250:	f7ff faec 	bl	800482c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005254:	4b21      	ldr	r3, [pc, #132]	; (80052dc <prvAddNewTaskToReadyList+0xdc>)
 8005256:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800525a:	4b21      	ldr	r3, [pc, #132]	; (80052e0 <prvAddNewTaskToReadyList+0xe0>)
 800525c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800525e:	4a21      	ldr	r2, [pc, #132]	; (80052e4 <prvAddNewTaskToReadyList+0xe4>)
		prvAddTaskToReadyList( pxNewTCB );
 8005260:	4921      	ldr	r1, [pc, #132]	; (80052e8 <prvAddNewTaskToReadyList+0xe8>)
		uxTaskNumber++;
 8005262:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8005264:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8005266:	3301      	adds	r3, #1
 8005268:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800526a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800526c:	2301      	movs	r3, #1
 800526e:	4093      	lsls	r3, r2
 8005270:	4303      	orrs	r3, r0
 8005272:	2014      	movs	r0, #20
 8005274:	600b      	str	r3, [r1, #0]
 8005276:	fb00 7002 	mla	r0, r0, r2, r7
 800527a:	1d31      	adds	r1, r6, #4
 800527c:	f7ff fae4 	bl	8004848 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005280:	f7ff fba2 	bl	80049c8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8005284:	4b19      	ldr	r3, [pc, #100]	; (80052ec <prvAddNewTaskToReadyList+0xec>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	b163      	cbz	r3, 80052a4 <prvAddNewTaskToReadyList+0xa4>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800528a:	6823      	ldr	r3, [r4, #0]
 800528c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800528e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8005290:	429a      	cmp	r2, r3
 8005292:	d207      	bcs.n	80052a4 <prvAddNewTaskToReadyList+0xa4>
			taskYIELD_IF_USING_PREEMPTION();
 8005294:	4b16      	ldr	r3, [pc, #88]	; (80052f0 <prvAddNewTaskToReadyList+0xf0>)
 8005296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	f3bf 8f6f 	isb	sy
 80052a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 80052a8:	4b10      	ldr	r3, [pc, #64]	; (80052ec <prvAddNewTaskToReadyList+0xec>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1d6      	bne.n	800525e <prvAddNewTaskToReadyList+0x5e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80052b0:	6823      	ldr	r3, [r4, #0]
 80052b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80052b6:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80052b8:	bf98      	it	ls
 80052ba:	6026      	strls	r6, [r4, #0]
 80052bc:	e7cf      	b.n	800525e <prvAddNewTaskToReadyList+0x5e>
 80052be:	bf00      	nop
 80052c0:	200010c4 	.word	0x200010c4
 80052c4:	2000102c 	.word	0x2000102c
 80052c8:	20001038 	.word	0x20001038
 80052cc:	200010f0 	.word	0x200010f0
 80052d0:	2000110c 	.word	0x2000110c
 80052d4:	20001138 	.word	0x20001138
 80052d8:	20001124 	.word	0x20001124
 80052dc:	20001030 	.word	0x20001030
 80052e0:	20001034 	.word	0x20001034
 80052e4:	200010d4 	.word	0x200010d4
 80052e8:	200010d8 	.word	0x200010d8
 80052ec:	20001120 	.word	0x20001120
 80052f0:	e000ed04 	.word	0xe000ed04
 80052f4:	200010dc 	.word	0x200010dc

080052f8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052f8:	4a06      	ldr	r2, [pc, #24]	; (8005314 <prvResetNextTaskUnblockTime+0x1c>)
 80052fa:	6813      	ldr	r3, [r2, #0]
 80052fc:	6819      	ldr	r1, [r3, #0]
 80052fe:	4b06      	ldr	r3, [pc, #24]	; (8005318 <prvResetNextTaskUnblockTime+0x20>)
 8005300:	b919      	cbnz	r1, 800530a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005302:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800530a:	6812      	ldr	r2, [r2, #0]
 800530c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800530e:	68d2      	ldr	r2, [r2, #12]
 8005310:	6852      	ldr	r2, [r2, #4]
 8005312:	e7f8      	b.n	8005306 <prvResetNextTaskUnblockTime+0xe>
 8005314:	20001030 	.word	0x20001030
 8005318:	20001104 	.word	0x20001104

0800531c <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800531c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005320:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005322:	9f09      	ldr	r7, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005324:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8005326:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800532a:	3a01      	subs	r2, #1
 800532c:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005330:	4680      	mov	r8, r0
 8005332:	4699      	mov	r9, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005334:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 8005338:	b391      	cbz	r1, 80053a0 <prvInitialiseNewTask.isra.2+0x84>
 800533a:	1e4b      	subs	r3, r1, #1
 800533c:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8005340:	310f      	adds	r1, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005342:	7858      	ldrb	r0, [r3, #1]
 8005344:	f802 0b01 	strb.w	r0, [r2], #1
			if( pcName[ x ] == ( char ) 0x00 )
 8005348:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 800534c:	b108      	cbz	r0, 8005352 <prvInitialiseNewTask.isra.2+0x36>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800534e:	428b      	cmp	r3, r1
 8005350:	d1f7      	bne.n	8005342 <prvInitialiseNewTask.isra.2+0x26>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005352:	2300      	movs	r3, #0
 8005354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005358:	9d08      	ldr	r5, [sp, #32]
 800535a:	2d06      	cmp	r5, #6
 800535c:	bf28      	it	cs
 800535e:	2506      	movcs	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 8005360:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 8005364:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005366:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005368:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 800536a:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800536e:	f7ff fa68 	bl	8004842 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005372:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005376:	f104 0018 	add.w	r0, r4, #24
 800537a:	f7ff fa62 	bl	8004842 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 800537e:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005382:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005384:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005386:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005388:	f884 a050 	strb.w	sl, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800538c:	464a      	mov	r2, r9
 800538e:	4641      	mov	r1, r8
 8005390:	4630      	mov	r0, r6
 8005392:	f7ff facb 	bl	800492c <pxPortInitialiseStack>
 8005396:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8005398:	b107      	cbz	r7, 800539c <prvInitialiseNewTask.isra.2+0x80>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800539a:	603c      	str	r4, [r7, #0]
 800539c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80053a0:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 80053a4:	e7d8      	b.n	8005358 <prvInitialiseNewTask.isra.2+0x3c>

080053a6 <prvDeleteTCB>:
	{
 80053a6:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80053a8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 80053ac:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80053ae:	b93b      	cbnz	r3, 80053c0 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 80053b0:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80053b2:	f7ff fa03 	bl	80047bc <vPortFree>
				vPortFree( pxTCB );
 80053b6:	4620      	mov	r0, r4
	}
 80053b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80053bc:	f7ff b9fe 	b.w	80047bc <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d0f9      	beq.n	80053b8 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d008      	beq.n	80053da <prvDeleteTCB+0x34>
 80053c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053cc:	f383 8811 	msr	BASEPRI, r3
 80053d0:	f3bf 8f6f 	isb	sy
 80053d4:	f3bf 8f4f 	dsb	sy
 80053d8:	e7fe      	b.n	80053d8 <prvDeleteTCB+0x32>
 80053da:	bd10      	pop	{r4, pc}

080053dc <prvIdleTask>:
{
 80053dc:	b580      	push	{r7, lr}
				taskYIELD();
 80053de:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800543c <prvIdleTask+0x60>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053e2:	4f12      	ldr	r7, [pc, #72]	; (800542c <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053e4:	4c12      	ldr	r4, [pc, #72]	; (8005430 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 80053e6:	4d13      	ldr	r5, [pc, #76]	; (8005434 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053e8:	6823      	ldr	r3, [r4, #0]
 80053ea:	b963      	cbnz	r3, 8005406 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80053ec:	4b12      	ldr	r3, [pc, #72]	; (8005438 <prvIdleTask+0x5c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d9f8      	bls.n	80053e6 <prvIdleTask+0xa>
				taskYIELD();
 80053f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80053f8:	f8c8 3000 	str.w	r3, [r8]
 80053fc:	f3bf 8f4f 	dsb	sy
 8005400:	f3bf 8f6f 	isb	sy
 8005404:	e7ee      	b.n	80053e4 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8005406:	f7ff fabd 	bl	8004984 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800540e:	1d30      	adds	r0, r6, #4
 8005410:	f7ff fa3d 	bl	800488e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	3b01      	subs	r3, #1
 8005418:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	3b01      	subs	r3, #1
 800541e:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8005420:	f7ff fad2 	bl	80049c8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8005424:	4630      	mov	r0, r6
 8005426:	f7ff ffbe 	bl	80053a6 <prvDeleteTCB>
 800542a:	e7dd      	b.n	80053e8 <prvIdleTask+0xc>
 800542c:	20001138 	.word	0x20001138
 8005430:	200010c8 	.word	0x200010c8
 8005434:	200010c4 	.word	0x200010c4
 8005438:	20001038 	.word	0x20001038
 800543c:	e000ed04 	.word	0xe000ed04

08005440 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005442:	4b1b      	ldr	r3, [pc, #108]	; (80054b0 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005444:	4e1b      	ldr	r6, [pc, #108]	; (80054b4 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8005446:	681d      	ldr	r5, [r3, #0]
{
 8005448:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800544a:	6830      	ldr	r0, [r6, #0]
 800544c:	3004      	adds	r0, #4
{
 800544e:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005450:	f7ff fa1d 	bl	800488e <uxListRemove>
 8005454:	4633      	mov	r3, r6
 8005456:	b940      	cbnz	r0, 800546a <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005458:	6831      	ldr	r1, [r6, #0]
 800545a:	4e17      	ldr	r6, [pc, #92]	; (80054b8 <prvAddCurrentTaskToDelayedList+0x78>)
 800545c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800545e:	6832      	ldr	r2, [r6, #0]
 8005460:	2001      	movs	r0, #1
 8005462:	4088      	lsls	r0, r1
 8005464:	ea22 0200 	bic.w	r2, r2, r0
 8005468:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800546a:	1c62      	adds	r2, r4, #1
 800546c:	d107      	bne.n	800547e <prvAddCurrentTaskToDelayedList+0x3e>
 800546e:	b137      	cbz	r7, 800547e <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005470:	6819      	ldr	r1, [r3, #0]
 8005472:	4812      	ldr	r0, [pc, #72]	; (80054bc <prvAddCurrentTaskToDelayedList+0x7c>)
 8005474:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005476:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800547a:	f7ff b9e5 	b.w	8004848 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800547e:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005480:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8005482:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005484:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8005486:	d907      	bls.n	8005498 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005488:	4a0d      	ldr	r2, [pc, #52]	; (80054c0 <prvAddCurrentTaskToDelayedList+0x80>)
 800548a:	6810      	ldr	r0, [r2, #0]
 800548c:	6819      	ldr	r1, [r3, #0]
}
 800548e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005492:	3104      	adds	r1, #4
 8005494:	f7ff b9e4 	b.w	8004860 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005498:	4a0a      	ldr	r2, [pc, #40]	; (80054c4 <prvAddCurrentTaskToDelayedList+0x84>)
 800549a:	6810      	ldr	r0, [r2, #0]
 800549c:	6819      	ldr	r1, [r3, #0]
 800549e:	3104      	adds	r1, #4
 80054a0:	f7ff f9de 	bl	8004860 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80054a4:	4b08      	ldr	r3, [pc, #32]	; (80054c8 <prvAddCurrentTaskToDelayedList+0x88>)
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 80054aa:	bf38      	it	cc
 80054ac:	601c      	strcc	r4, [r3, #0]
 80054ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054b0:	2000114c 	.word	0x2000114c
 80054b4:	2000102c 	.word	0x2000102c
 80054b8:	200010d8 	.word	0x200010d8
 80054bc:	20001124 	.word	0x20001124
 80054c0:	20001034 	.word	0x20001034
 80054c4:	20001030 	.word	0x20001030
 80054c8:	20001104 	.word	0x20001104

080054cc <prvTaskIsTaskSuspended.part.0>:
 80054cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	e7fe      	b.n	80054dc <prvTaskIsTaskSuspended.part.0+0x10>

080054de <xTaskCreateStatic>:
	{
 80054de:	b570      	push	{r4, r5, r6, lr}
 80054e0:	b086      	sub	sp, #24
 80054e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80054e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 80054e6:	b90d      	cbnz	r5, 80054ec <xTaskCreateStatic+0xe>
 80054e8:	f7ff fff0 	bl	80054cc <prvTaskIsTaskSuspended.part.0>
		configASSERT( pxTaskBuffer != NULL );
 80054ec:	b944      	cbnz	r4, 8005500 <xTaskCreateStatic+0x22>
 80054ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	e7fe      	b.n	80054fe <xTaskCreateStatic+0x20>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005500:	2654      	movs	r6, #84	; 0x54
 8005502:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005504:	9e05      	ldr	r6, [sp, #20]
 8005506:	2e54      	cmp	r6, #84	; 0x54
 8005508:	d008      	beq.n	800551c <xTaskCreateStatic+0x3e>
 800550a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	e7fe      	b.n	800551a <xTaskCreateStatic+0x3c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800551c:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800551e:	2502      	movs	r5, #2
 8005520:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005524:	ad04      	add	r5, sp, #16
 8005526:	9501      	str	r5, [sp, #4]
 8005528:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800552a:	9402      	str	r4, [sp, #8]
 800552c:	9500      	str	r5, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800552e:	9e05      	ldr	r6, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005530:	f7ff fef4 	bl	800531c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005534:	4620      	mov	r0, r4
 8005536:	f7ff fe63 	bl	8005200 <prvAddNewTaskToReadyList>
	}
 800553a:	9804      	ldr	r0, [sp, #16]
 800553c:	b006      	add	sp, #24
 800553e:	bd70      	pop	{r4, r5, r6, pc}

08005540 <xTaskCreate>:
	{
 8005540:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005544:	4607      	mov	r7, r0
 8005546:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005548:	0090      	lsls	r0, r2, #2
	{
 800554a:	4688      	mov	r8, r1
 800554c:	4616      	mov	r6, r2
 800554e:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005550:	f7ff f8a6 	bl	80046a0 <pvPortMalloc>
			if( pxStack != NULL )
 8005554:	4605      	mov	r5, r0
 8005556:	b1e8      	cbz	r0, 8005594 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005558:	2054      	movs	r0, #84	; 0x54
 800555a:	f7ff f8a1 	bl	80046a0 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800555e:	4604      	mov	r4, r0
 8005560:	b1a8      	cbz	r0, 800558e <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005562:	2300      	movs	r3, #0
 8005564:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005568:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 800556a:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800556c:	9301      	str	r3, [sp, #4]
 800556e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005570:	9002      	str	r0, [sp, #8]
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	4632      	mov	r2, r6
 8005576:	464b      	mov	r3, r9
 8005578:	4641      	mov	r1, r8
 800557a:	4638      	mov	r0, r7
 800557c:	f7ff fece 	bl	800531c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005580:	4620      	mov	r0, r4
 8005582:	f7ff fe3d 	bl	8005200 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005586:	2001      	movs	r0, #1
	}
 8005588:	b005      	add	sp, #20
 800558a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 800558e:	4628      	mov	r0, r5
 8005590:	f7ff f914 	bl	80047bc <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005594:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8005598:	e7f6      	b.n	8005588 <xTaskCreate+0x48>
	...

0800559c <vTaskStartScheduler>:
{
 800559c:	b510      	push	{r4, lr}
 800559e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80055a0:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055a2:	aa07      	add	r2, sp, #28
 80055a4:	a906      	add	r1, sp, #24
 80055a6:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80055a8:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80055aa:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055ac:	f000 fd66 	bl	800607c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055b0:	9b05      	ldr	r3, [sp, #20]
 80055b2:	9302      	str	r3, [sp, #8]
 80055b4:	9b06      	ldr	r3, [sp, #24]
 80055b6:	9301      	str	r3, [sp, #4]
 80055b8:	9400      	str	r4, [sp, #0]
 80055ba:	4623      	mov	r3, r4
 80055bc:	9a07      	ldr	r2, [sp, #28]
 80055be:	490d      	ldr	r1, [pc, #52]	; (80055f4 <vTaskStartScheduler+0x58>)
 80055c0:	480d      	ldr	r0, [pc, #52]	; (80055f8 <vTaskStartScheduler+0x5c>)
 80055c2:	f7ff ff8c 	bl	80054de <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80055c6:	b190      	cbz	r0, 80055ee <vTaskStartScheduler+0x52>
 80055c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055cc:	f383 8811 	msr	BASEPRI, r3
 80055d0:	f3bf 8f6f 	isb	sy
 80055d4:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80055d8:	4b08      	ldr	r3, [pc, #32]	; (80055fc <vTaskStartScheduler+0x60>)
 80055da:	f04f 32ff 	mov.w	r2, #4294967295
 80055de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80055e0:	4b07      	ldr	r3, [pc, #28]	; (8005600 <vTaskStartScheduler+0x64>)
 80055e2:	2201      	movs	r2, #1
 80055e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80055e6:	4b07      	ldr	r3, [pc, #28]	; (8005604 <vTaskStartScheduler+0x68>)
 80055e8:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80055ea:	f7ff fa63 	bl	8004ab4 <xPortStartScheduler>
}
 80055ee:	b008      	add	sp, #32
 80055f0:	bd10      	pop	{r4, pc}
 80055f2:	bf00      	nop
 80055f4:	0800852d 	.word	0x0800852d
 80055f8:	080053dd 	.word	0x080053dd
 80055fc:	20001104 	.word	0x20001104
 8005600:	20001120 	.word	0x20001120
 8005604:	2000114c 	.word	0x2000114c

08005608 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005608:	4a02      	ldr	r2, [pc, #8]	; (8005614 <vTaskSuspendAll+0xc>)
 800560a:	6813      	ldr	r3, [r2, #0]
 800560c:	3301      	adds	r3, #1
 800560e:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	200010d0 	.word	0x200010d0

08005618 <xTaskIncrementTick>:
{
 8005618:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800561c:	4b3c      	ldr	r3, [pc, #240]	; (8005710 <xTaskIncrementTick+0xf8>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d16d      	bne.n	8005700 <xTaskIncrementTick+0xe8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005624:	4b3b      	ldr	r3, [pc, #236]	; (8005714 <xTaskIncrementTick+0xfc>)
 8005626:	681c      	ldr	r4, [r3, #0]
 8005628:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800562a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800562c:	b9bc      	cbnz	r4, 800565e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800562e:	4b3a      	ldr	r3, [pc, #232]	; (8005718 <xTaskIncrementTick+0x100>)
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	6812      	ldr	r2, [r2, #0]
 8005634:	b142      	cbz	r2, 8005648 <xTaskIncrementTick+0x30>
 8005636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800563a:	f383 8811 	msr	BASEPRI, r3
 800563e:	f3bf 8f6f 	isb	sy
 8005642:	f3bf 8f4f 	dsb	sy
 8005646:	e7fe      	b.n	8005646 <xTaskIncrementTick+0x2e>
 8005648:	4a34      	ldr	r2, [pc, #208]	; (800571c <xTaskIncrementTick+0x104>)
 800564a:	6819      	ldr	r1, [r3, #0]
 800564c:	6810      	ldr	r0, [r2, #0]
 800564e:	6018      	str	r0, [r3, #0]
 8005650:	6011      	str	r1, [r2, #0]
 8005652:	4a33      	ldr	r2, [pc, #204]	; (8005720 <xTaskIncrementTick+0x108>)
 8005654:	6813      	ldr	r3, [r2, #0]
 8005656:	3301      	adds	r3, #1
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	f7ff fe4d 	bl	80052f8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800565e:	4d31      	ldr	r5, [pc, #196]	; (8005724 <xTaskIncrementTick+0x10c>)
 8005660:	4f31      	ldr	r7, [pc, #196]	; (8005728 <xTaskIncrementTick+0x110>)
 8005662:	682b      	ldr	r3, [r5, #0]
 8005664:	429c      	cmp	r4, r3
 8005666:	f04f 0b00 	mov.w	fp, #0
 800566a:	d30a      	bcc.n	8005682 <xTaskIncrementTick+0x6a>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800566c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8005718 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8005670:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8005738 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005674:	f8da 2000 	ldr.w	r2, [sl]
 8005678:	6812      	ldr	r2, [r2, #0]
 800567a:	b9a2      	cbnz	r2, 80056a6 <xTaskIncrementTick+0x8e>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800567c:	f04f 32ff 	mov.w	r2, #4294967295
 8005680:	602a      	str	r2, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	4b29      	ldr	r3, [pc, #164]	; (800572c <xTaskIncrementTick+0x114>)
 8005686:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005688:	2214      	movs	r2, #20
 800568a:	434a      	muls	r2, r1
 800568c:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 800568e:	2a02      	cmp	r2, #2
 8005690:	bf28      	it	cs
 8005692:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8005696:	4a26      	ldr	r2, [pc, #152]	; (8005730 <xTaskIncrementTick+0x118>)
 8005698:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 800569a:	2a00      	cmp	r2, #0
}
 800569c:	bf0c      	ite	eq
 800569e:	4658      	moveq	r0, fp
 80056a0:	2001      	movne	r0, #1
 80056a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056a6:	f8da 2000 	ldr.w	r2, [sl]
 80056aa:	68d2      	ldr	r2, [r2, #12]
 80056ac:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056ae:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80056b0:	428c      	cmp	r4, r1
 80056b2:	d201      	bcs.n	80056b8 <xTaskIncrementTick+0xa0>
						xNextTaskUnblockTime = xItemValue;
 80056b4:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80056b6:	e7e4      	b.n	8005682 <xTaskIncrementTick+0x6a>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056b8:	f106 0804 	add.w	r8, r6, #4
 80056bc:	4640      	mov	r0, r8
 80056be:	f7ff f8e6 	bl	800488e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80056c2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80056c4:	b119      	cbz	r1, 80056ce <xTaskIncrementTick+0xb6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056c6:	f106 0018 	add.w	r0, r6, #24
 80056ca:	f7ff f8e0 	bl	800488e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056ce:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80056d0:	f8d9 3000 	ldr.w	r3, [r9]
 80056d4:	2201      	movs	r2, #1
 80056d6:	fa02 f100 	lsl.w	r1, r2, r0
 80056da:	4319      	orrs	r1, r3
 80056dc:	4b13      	ldr	r3, [pc, #76]	; (800572c <xTaskIncrementTick+0x114>)
 80056de:	f8c9 1000 	str.w	r1, [r9]
 80056e2:	f04f 0e14 	mov.w	lr, #20
 80056e6:	4641      	mov	r1, r8
 80056e8:	fb0e 3000 	mla	r0, lr, r0, r3
 80056ec:	f7ff f8ac 	bl	8004848 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80056f0:	6838      	ldr	r0, [r7, #0]
 80056f2:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80056f4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80056f6:	4291      	cmp	r1, r2
 80056f8:	bf28      	it	cs
 80056fa:	f04f 0b01 	movcs.w	fp, #1
 80056fe:	e7b9      	b.n	8005674 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8005700:	4a0c      	ldr	r2, [pc, #48]	; (8005734 <xTaskIncrementTick+0x11c>)
 8005702:	6813      	ldr	r3, [r2, #0]
 8005704:	3301      	adds	r3, #1
 8005706:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8005708:	f04f 0b00 	mov.w	fp, #0
 800570c:	e7c3      	b.n	8005696 <xTaskIncrementTick+0x7e>
 800570e:	bf00      	nop
 8005710:	200010d0 	.word	0x200010d0
 8005714:	2000114c 	.word	0x2000114c
 8005718:	20001030 	.word	0x20001030
 800571c:	20001034 	.word	0x20001034
 8005720:	20001108 	.word	0x20001108
 8005724:	20001104 	.word	0x20001104
 8005728:	2000102c 	.word	0x2000102c
 800572c:	20001038 	.word	0x20001038
 8005730:	20001150 	.word	0x20001150
 8005734:	200010cc 	.word	0x200010cc
 8005738:	200010d8 	.word	0x200010d8

0800573c <xTaskResumeAll>:
{
 800573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8005740:	4c31      	ldr	r4, [pc, #196]	; (8005808 <xTaskResumeAll+0xcc>)
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	b943      	cbnz	r3, 8005758 <xTaskResumeAll+0x1c>
 8005746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800574a:	f383 8811 	msr	BASEPRI, r3
 800574e:	f3bf 8f6f 	isb	sy
 8005752:	f3bf 8f4f 	dsb	sy
 8005756:	e7fe      	b.n	8005756 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8005758:	f7ff f914 	bl	8004984 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800575c:	6823      	ldr	r3, [r4, #0]
 800575e:	3b01      	subs	r3, #1
 8005760:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005762:	6824      	ldr	r4, [r4, #0]
 8005764:	b12c      	cbz	r4, 8005772 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8005766:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005768:	f7ff f92e 	bl	80049c8 <vPortExitCritical>
}
 800576c:	4620      	mov	r0, r4
 800576e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005772:	4b26      	ldr	r3, [pc, #152]	; (800580c <xTaskResumeAll+0xd0>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0f5      	beq.n	8005766 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800577a:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8005824 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 800577e:	4f24      	ldr	r7, [pc, #144]	; (8005810 <xTaskResumeAll+0xd4>)
 8005780:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8005828 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005784:	f8d9 3000 	ldr.w	r3, [r9]
 8005788:	b9e3      	cbnz	r3, 80057c4 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 800578a:	b10c      	cbz	r4, 8005790 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 800578c:	f7ff fdb4 	bl	80052f8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005790:	4d20      	ldr	r5, [pc, #128]	; (8005814 <xTaskResumeAll+0xd8>)
 8005792:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005794:	b144      	cbz	r4, 80057a8 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8005796:	4e20      	ldr	r6, [pc, #128]	; (8005818 <xTaskResumeAll+0xdc>)
 8005798:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800579a:	f7ff ff3d 	bl	8005618 <xTaskIncrementTick>
 800579e:	b100      	cbz	r0, 80057a2 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 80057a0:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80057a2:	3c01      	subs	r4, #1
 80057a4:	d1f9      	bne.n	800579a <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 80057a6:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80057a8:	4b1b      	ldr	r3, [pc, #108]	; (8005818 <xTaskResumeAll+0xdc>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d0da      	beq.n	8005766 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 80057b0:	4b1a      	ldr	r3, [pc, #104]	; (800581c <xTaskResumeAll+0xe0>)
 80057b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057b6:	601a      	str	r2, [r3, #0]
 80057b8:	f3bf 8f4f 	dsb	sy
 80057bc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80057c0:	2401      	movs	r4, #1
 80057c2:	e7d1      	b.n	8005768 <xTaskResumeAll+0x2c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057c4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80057c8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057ca:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057cc:	f104 0018 	add.w	r0, r4, #24
 80057d0:	f7ff f85d 	bl	800488e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057d4:	4630      	mov	r0, r6
 80057d6:	f7ff f85a 	bl	800488e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80057da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80057dc:	6839      	ldr	r1, [r7, #0]
 80057de:	2501      	movs	r5, #1
 80057e0:	fa05 f302 	lsl.w	r3, r5, r2
 80057e4:	2014      	movs	r0, #20
 80057e6:	430b      	orrs	r3, r1
 80057e8:	fb00 8002 	mla	r0, r0, r2, r8
 80057ec:	4631      	mov	r1, r6
 80057ee:	603b      	str	r3, [r7, #0]
 80057f0:	f7ff f82a 	bl	8004848 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057f4:	4b0a      	ldr	r3, [pc, #40]	; (8005820 <xTaskResumeAll+0xe4>)
 80057f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fc:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80057fe:	bf24      	itt	cs
 8005800:	4b05      	ldrcs	r3, [pc, #20]	; (8005818 <xTaskResumeAll+0xdc>)
 8005802:	601d      	strcs	r5, [r3, #0]
 8005804:	e7be      	b.n	8005784 <xTaskResumeAll+0x48>
 8005806:	bf00      	nop
 8005808:	200010d0 	.word	0x200010d0
 800580c:	200010c4 	.word	0x200010c4
 8005810:	200010d8 	.word	0x200010d8
 8005814:	200010cc 	.word	0x200010cc
 8005818:	20001150 	.word	0x20001150
 800581c:	e000ed04 	.word	0xe000ed04
 8005820:	2000102c 	.word	0x2000102c
 8005824:	2000110c 	.word	0x2000110c
 8005828:	20001038 	.word	0x20001038

0800582c <vTaskDelay>:
	{
 800582c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800582e:	b940      	cbnz	r0, 8005842 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8005830:	4b0e      	ldr	r3, [pc, #56]	; (800586c <vTaskDelay+0x40>)
 8005832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005836:	601a      	str	r2, [r3, #0]
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	f3bf 8f6f 	isb	sy
 8005840:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8005842:	4b0b      	ldr	r3, [pc, #44]	; (8005870 <vTaskDelay+0x44>)
 8005844:	6819      	ldr	r1, [r3, #0]
 8005846:	b141      	cbz	r1, 800585a <vTaskDelay+0x2e>
 8005848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	e7fe      	b.n	8005858 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800585a:	f7ff fed5 	bl	8005608 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800585e:	f7ff fdef 	bl	8005440 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8005862:	f7ff ff6b 	bl	800573c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8005866:	2800      	cmp	r0, #0
 8005868:	d0e2      	beq.n	8005830 <vTaskDelay+0x4>
 800586a:	bd08      	pop	{r3, pc}
 800586c:	e000ed04 	.word	0xe000ed04
 8005870:	200010d0 	.word	0x200010d0

08005874 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005874:	4b17      	ldr	r3, [pc, #92]	; (80058d4 <vTaskSwitchContext+0x60>)
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	4b17      	ldr	r3, [pc, #92]	; (80058d8 <vTaskSwitchContext+0x64>)
{
 800587a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800587c:	b112      	cbz	r2, 8005884 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800587e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005880:	601a      	str	r2, [r3, #0]
 8005882:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8005884:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005886:	4b15      	ldr	r3, [pc, #84]	; (80058dc <vTaskSwitchContext+0x68>)
 8005888:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800588a:	fab3 f383 	clz	r3, r3
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f1c3 031f 	rsb	r3, r3, #31
 8005894:	2214      	movs	r2, #20
 8005896:	4912      	ldr	r1, [pc, #72]	; (80058e0 <vTaskSwitchContext+0x6c>)
 8005898:	435a      	muls	r2, r3
 800589a:	1888      	adds	r0, r1, r2
 800589c:	588c      	ldr	r4, [r1, r2]
 800589e:	b944      	cbnz	r4, 80058b2 <vTaskSwitchContext+0x3e>
	__asm volatile
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	e7fe      	b.n	80058b0 <vTaskSwitchContext+0x3c>
 80058b2:	6844      	ldr	r4, [r0, #4]
 80058b4:	3208      	adds	r2, #8
 80058b6:	6864      	ldr	r4, [r4, #4]
 80058b8:	6044      	str	r4, [r0, #4]
 80058ba:	440a      	add	r2, r1
 80058bc:	4294      	cmp	r4, r2
 80058be:	bf04      	itt	eq
 80058c0:	6862      	ldreq	r2, [r4, #4]
 80058c2:	6042      	streq	r2, [r0, #4]
 80058c4:	2214      	movs	r2, #20
 80058c6:	fb02 1303 	mla	r3, r2, r3, r1
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	4b05      	ldr	r3, [pc, #20]	; (80058e4 <vTaskSwitchContext+0x70>)
 80058d0:	e7d6      	b.n	8005880 <vTaskSwitchContext+0xc>
 80058d2:	bf00      	nop
 80058d4:	200010d0 	.word	0x200010d0
 80058d8:	20001150 	.word	0x20001150
 80058dc:	200010d8 	.word	0x200010d8
 80058e0:	20001038 	.word	0x20001038
 80058e4:	2000102c 	.word	0x2000102c

080058e8 <vTaskPlaceOnEventList>:
{
 80058e8:	b510      	push	{r4, lr}
 80058ea:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80058ec:	b940      	cbnz	r0, 8005900 <vTaskPlaceOnEventList+0x18>
 80058ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f2:	f383 8811 	msr	BASEPRI, r3
 80058f6:	f3bf 8f6f 	isb	sy
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	e7fe      	b.n	80058fe <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005900:	4b05      	ldr	r3, [pc, #20]	; (8005918 <vTaskPlaceOnEventList+0x30>)
 8005902:	6819      	ldr	r1, [r3, #0]
 8005904:	3118      	adds	r1, #24
 8005906:	f7fe ffab 	bl	8004860 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800590a:	4620      	mov	r0, r4
 800590c:	2101      	movs	r1, #1
}
 800590e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005912:	f7ff bd95 	b.w	8005440 <prvAddCurrentTaskToDelayedList>
 8005916:	bf00      	nop
 8005918:	2000102c 	.word	0x2000102c

0800591c <xTaskRemoveFromEventList>:
{
 800591c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800591e:	68c3      	ldr	r3, [r0, #12]
 8005920:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005922:	b944      	cbnz	r4, 8005936 <xTaskRemoveFromEventList+0x1a>
 8005924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005928:	f383 8811 	msr	BASEPRI, r3
 800592c:	f3bf 8f6f 	isb	sy
 8005930:	f3bf 8f4f 	dsb	sy
 8005934:	e7fe      	b.n	8005934 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005936:	f104 0518 	add.w	r5, r4, #24
 800593a:	4628      	mov	r0, r5
 800593c:	f7fe ffa7 	bl	800488e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005940:	4b11      	ldr	r3, [pc, #68]	; (8005988 <xTaskRemoveFromEventList+0x6c>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	b9e3      	cbnz	r3, 8005980 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005946:	1d25      	adds	r5, r4, #4
 8005948:	4628      	mov	r0, r5
 800594a:	f7fe ffa0 	bl	800488e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800594e:	490f      	ldr	r1, [pc, #60]	; (800598c <xTaskRemoveFromEventList+0x70>)
 8005950:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005952:	6808      	ldr	r0, [r1, #0]
 8005954:	2301      	movs	r3, #1
 8005956:	4093      	lsls	r3, r2
 8005958:	4303      	orrs	r3, r0
 800595a:	600b      	str	r3, [r1, #0]
 800595c:	4b0c      	ldr	r3, [pc, #48]	; (8005990 <xTaskRemoveFromEventList+0x74>)
 800595e:	2014      	movs	r0, #20
 8005960:	4629      	mov	r1, r5
 8005962:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005966:	f7fe ff6f 	bl	8004848 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800596a:	4b0a      	ldr	r3, [pc, #40]	; (8005994 <xTaskRemoveFromEventList+0x78>)
 800596c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005972:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8005974:	bf83      	ittte	hi
 8005976:	4b08      	ldrhi	r3, [pc, #32]	; (8005998 <xTaskRemoveFromEventList+0x7c>)
 8005978:	2001      	movhi	r0, #1
 800597a:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800597c:	2000      	movls	r0, #0
}
 800597e:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005980:	4629      	mov	r1, r5
 8005982:	4806      	ldr	r0, [pc, #24]	; (800599c <xTaskRemoveFromEventList+0x80>)
 8005984:	e7ef      	b.n	8005966 <xTaskRemoveFromEventList+0x4a>
 8005986:	bf00      	nop
 8005988:	200010d0 	.word	0x200010d0
 800598c:	200010d8 	.word	0x200010d8
 8005990:	20001038 	.word	0x20001038
 8005994:	2000102c 	.word	0x2000102c
 8005998:	20001150 	.word	0x20001150
 800599c:	2000110c 	.word	0x2000110c

080059a0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80059a0:	4b03      	ldr	r3, [pc, #12]	; (80059b0 <vTaskInternalSetTimeOutState+0x10>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80059a6:	4b03      	ldr	r3, [pc, #12]	; (80059b4 <vTaskInternalSetTimeOutState+0x14>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6043      	str	r3, [r0, #4]
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	20001108 	.word	0x20001108
 80059b4:	2000114c 	.word	0x2000114c

080059b8 <xTaskCheckForTimeOut>:
{
 80059b8:	b570      	push	{r4, r5, r6, lr}
 80059ba:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 80059bc:	4605      	mov	r5, r0
 80059be:	b940      	cbnz	r0, 80059d2 <xTaskCheckForTimeOut+0x1a>
 80059c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c4:	f383 8811 	msr	BASEPRI, r3
 80059c8:	f3bf 8f6f 	isb	sy
 80059cc:	f3bf 8f4f 	dsb	sy
 80059d0:	e7fe      	b.n	80059d0 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80059d2:	b941      	cbnz	r1, 80059e6 <xTaskCheckForTimeOut+0x2e>
 80059d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	e7fe      	b.n	80059e4 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 80059e6:	f7fe ffcd 	bl	8004984 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80059ea:	4b0f      	ldr	r3, [pc, #60]	; (8005a28 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80059ec:	6869      	ldr	r1, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 80059ee:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80059f0:	6823      	ldr	r3, [r4, #0]
 80059f2:	1c58      	adds	r0, r3, #1
 80059f4:	d00e      	beq.n	8005a14 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80059f6:	480d      	ldr	r0, [pc, #52]	; (8005a2c <xTaskCheckForTimeOut+0x74>)
 80059f8:	682e      	ldr	r6, [r5, #0]
 80059fa:	6800      	ldr	r0, [r0, #0]
 80059fc:	4286      	cmp	r6, r0
 80059fe:	d001      	beq.n	8005a04 <xTaskCheckForTimeOut+0x4c>
 8005a00:	428a      	cmp	r2, r1
 8005a02:	d20e      	bcs.n	8005a22 <xTaskCheckForTimeOut+0x6a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a04:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d209      	bcs.n	8005a1e <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 8005a0a:	1a9b      	subs	r3, r3, r2
 8005a0c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f7ff ffc6 	bl	80059a0 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8005a14:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005a16:	f7fe ffd7 	bl	80049c8 <vPortExitCritical>
}
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005a22:	2401      	movs	r4, #1
 8005a24:	e7f7      	b.n	8005a16 <xTaskCheckForTimeOut+0x5e>
 8005a26:	bf00      	nop
 8005a28:	2000114c 	.word	0x2000114c
 8005a2c:	20001108 	.word	0x20001108

08005a30 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005a30:	4b01      	ldr	r3, [pc, #4]	; (8005a38 <vTaskMissedYield+0x8>)
 8005a32:	2201      	movs	r2, #1
 8005a34:	601a      	str	r2, [r3, #0]
 8005a36:	4770      	bx	lr
 8005a38:	20001150 	.word	0x20001150

08005a3c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005a3c:	4b05      	ldr	r3, [pc, #20]	; (8005a54 <xTaskGetSchedulerState+0x18>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	b133      	cbz	r3, 8005a50 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a42:	4b05      	ldr	r3, [pc, #20]	; (8005a58 <xTaskGetSchedulerState+0x1c>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8005a48:	bf0c      	ite	eq
 8005a4a:	2002      	moveq	r0, #2
 8005a4c:	2000      	movne	r0, #0
 8005a4e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005a50:	2001      	movs	r0, #1
	}
 8005a52:	4770      	bx	lr
 8005a54:	20001120 	.word	0x20001120
 8005a58:	200010d0 	.word	0x200010d0

08005a5c <xTaskPriorityInherit>:
	{
 8005a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8005a60:	4604      	mov	r4, r0
 8005a62:	2800      	cmp	r0, #0
 8005a64:	d035      	beq.n	8005ad2 <xTaskPriorityInherit+0x76>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005a66:	4a24      	ldr	r2, [pc, #144]	; (8005af8 <xTaskPriorityInherit+0x9c>)
 8005a68:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005a6a:	6811      	ldr	r1, [r2, #0]
 8005a6c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8005a6e:	428b      	cmp	r3, r1
 8005a70:	4617      	mov	r7, r2
 8005a72:	d237      	bcs.n	8005ae4 <xTaskPriorityInherit+0x88>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a74:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005a76:	4d21      	ldr	r5, [pc, #132]	; (8005afc <xTaskPriorityInherit+0xa0>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a78:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a7a:	bfa1      	itttt	ge
 8005a7c:	683a      	ldrge	r2, [r7, #0]
 8005a7e:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 8005a80:	f1c2 0207 	rsbge	r2, r2, #7
 8005a84:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005a86:	2614      	movs	r6, #20
 8005a88:	6942      	ldr	r2, [r0, #20]
 8005a8a:	fb06 5303 	mla	r3, r6, r3, r5
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d122      	bne.n	8005ad8 <xTaskPriorityInherit+0x7c>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a92:	f100 0804 	add.w	r8, r0, #4
 8005a96:	4640      	mov	r0, r8
 8005a98:	f7fe fef9 	bl	800488e <uxListRemove>
 8005a9c:	4b18      	ldr	r3, [pc, #96]	; (8005b00 <xTaskPriorityInherit+0xa4>)
 8005a9e:	b948      	cbnz	r0, 8005ab4 <xTaskPriorityInherit+0x58>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8005aa0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005aa2:	4346      	muls	r6, r0
 8005aa4:	59aa      	ldr	r2, [r5, r6]
 8005aa6:	b92a      	cbnz	r2, 8005ab4 <xTaskPriorityInherit+0x58>
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	2101      	movs	r1, #1
 8005aac:	4081      	lsls	r1, r0
 8005aae:	ea22 0201 	bic.w	r2, r2, r1
 8005ab2:	601a      	str	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ab4:	683a      	ldr	r2, [r7, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005ab6:	6819      	ldr	r1, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ab8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005aba:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005abc:	2401      	movs	r4, #1
 8005abe:	fa04 f002 	lsl.w	r0, r4, r2
 8005ac2:	4308      	orrs	r0, r1
 8005ac4:	6018      	str	r0, [r3, #0]
 8005ac6:	2014      	movs	r0, #20
 8005ac8:	4641      	mov	r1, r8
 8005aca:	fb00 5002 	mla	r0, r0, r2, r5
 8005ace:	f7fe febb 	bl	8004848 <vListInsertEnd>
	BaseType_t xReturn = pdFALSE;
 8005ad2:	4620      	mov	r0, r4
	}
 8005ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005adc:	62c3      	str	r3, [r0, #44]	; 0x2c
				xReturn = pdTRUE;
 8005ade:	2001      	movs	r0, #1
 8005ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005ae4:	6813      	ldr	r3, [r2, #0]
 8005ae6:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8005ae8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8005aea:	42a0      	cmp	r0, r4
 8005aec:	bf2c      	ite	cs
 8005aee:	2000      	movcs	r0, #0
 8005af0:	2001      	movcc	r0, #1
 8005af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005af6:	bf00      	nop
 8005af8:	2000102c 	.word	0x2000102c
 8005afc:	20001038 	.word	0x20001038
 8005b00:	200010d8 	.word	0x200010d8

08005b04 <xTaskPriorityDisinherit>:
	{
 8005b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8005b06:	4604      	mov	r4, r0
 8005b08:	b908      	cbnz	r0, 8005b0e <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8005b0e:	4b22      	ldr	r3, [pc, #136]	; (8005b98 <xTaskPriorityDisinherit+0x94>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4298      	cmp	r0, r3
 8005b14:	d008      	beq.n	8005b28 <xTaskPriorityDisinherit+0x24>
 8005b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b1a:	f383 8811 	msr	BASEPRI, r3
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	e7fe      	b.n	8005b26 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b28:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005b2a:	b943      	cbnz	r3, 8005b3e <xTaskPriorityDisinherit+0x3a>
 8005b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	e7fe      	b.n	8005b3c <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b3e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005b40:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8005b42:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b44:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8005b46:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b48:	d0df      	beq.n	8005b0a <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1dd      	bne.n	8005b0a <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b4e:	1d05      	adds	r5, r0, #4
 8005b50:	4628      	mov	r0, r5
 8005b52:	f7fe fe9c 	bl	800488e <uxListRemove>
 8005b56:	4e11      	ldr	r6, [pc, #68]	; (8005b9c <xTaskPriorityDisinherit+0x98>)
 8005b58:	4a11      	ldr	r2, [pc, #68]	; (8005ba0 <xTaskPriorityDisinherit+0x9c>)
 8005b5a:	b950      	cbnz	r0, 8005b72 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005b5c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005b5e:	2114      	movs	r1, #20
 8005b60:	4379      	muls	r1, r7
 8005b62:	5873      	ldr	r3, [r6, r1]
 8005b64:	b92b      	cbnz	r3, 8005b72 <xTaskPriorityDisinherit+0x6e>
 8005b66:	6813      	ldr	r3, [r2, #0]
 8005b68:	2001      	movs	r0, #1
 8005b6a:	40b8      	lsls	r0, r7
 8005b6c:	ea23 0300 	bic.w	r3, r3, r0
 8005b70:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b72:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005b74:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b76:	f1c3 0107 	rsb	r1, r3, #7
 8005b7a:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b7c:	6811      	ldr	r1, [r2, #0]
 8005b7e:	2401      	movs	r4, #1
 8005b80:	fa04 f003 	lsl.w	r0, r4, r3
 8005b84:	4308      	orrs	r0, r1
 8005b86:	6010      	str	r0, [r2, #0]
 8005b88:	2014      	movs	r0, #20
 8005b8a:	fb00 6003 	mla	r0, r0, r3, r6
 8005b8e:	4629      	mov	r1, r5
 8005b90:	f7fe fe5a 	bl	8004848 <vListInsertEnd>
					xReturn = pdTRUE;
 8005b94:	4620      	mov	r0, r4
	}
 8005b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b98:	2000102c 	.word	0x2000102c
 8005b9c:	20001038 	.word	0x20001038
 8005ba0:	200010d8 	.word	0x200010d8

08005ba4 <vTaskPriorityDisinheritAfterTimeout>:
	{
 8005ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	d04d      	beq.n	8005c48 <vTaskPriorityDisinheritAfterTimeout+0xa4>
			configASSERT( pxTCB->uxMutexesHeld );
 8005bac:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8005bae:	b942      	cbnz	r2, 8005bc2 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8005bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb4:	f383 8811 	msr	BASEPRI, r3
 8005bb8:	f3bf 8f6f 	isb	sy
 8005bbc:	f3bf 8f4f 	dsb	sy
 8005bc0:	e7fe      	b.n	8005bc0 <vTaskPriorityDisinheritAfterTimeout+0x1c>
 8005bc2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005bc4:	4299      	cmp	r1, r3
 8005bc6:	bf38      	it	cc
 8005bc8:	4619      	movcc	r1, r3
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005bca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8005bcc:	428b      	cmp	r3, r1
 8005bce:	d03b      	beq.n	8005c48 <vTaskPriorityDisinheritAfterTimeout+0xa4>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005bd0:	2a01      	cmp	r2, #1
 8005bd2:	d139      	bne.n	8005c48 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					configASSERT( pxTCB != pxCurrentTCB );
 8005bd4:	4a1d      	ldr	r2, [pc, #116]	; (8005c4c <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 8005bd6:	6812      	ldr	r2, [r2, #0]
 8005bd8:	4290      	cmp	r0, r2
 8005bda:	d108      	bne.n	8005bee <vTaskPriorityDisinheritAfterTimeout+0x4a>
 8005bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be0:	f383 8811 	msr	BASEPRI, r3
 8005be4:	f3bf 8f6f 	isb	sy
 8005be8:	f3bf 8f4f 	dsb	sy
 8005bec:	e7fe      	b.n	8005bec <vTaskPriorityDisinheritAfterTimeout+0x48>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005bee:	6982      	ldr	r2, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005bf0:	4d17      	ldr	r5, [pc, #92]	; (8005c50 <vTaskPriorityDisinheritAfterTimeout+0xac>)
					pxTCB->uxPriority = uxPriorityToUse;
 8005bf2:	62c1      	str	r1, [r0, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005bf4:	2a00      	cmp	r2, #0
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005bf6:	f04f 0614 	mov.w	r6, #20
 8005bfa:	6942      	ldr	r2, [r0, #20]
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bfc:	bfa8      	it	ge
 8005bfe:	f1c1 0107 	rsbge	r1, r1, #7
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005c02:	fb06 5303 	mla	r3, r6, r3, r5
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c06:	bfa8      	it	ge
 8005c08:	6181      	strge	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d11c      	bne.n	8005c48 <vTaskPriorityDisinheritAfterTimeout+0xa4>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c0e:	1d07      	adds	r7, r0, #4
 8005c10:	4638      	mov	r0, r7
 8005c12:	f7fe fe3c 	bl	800488e <uxListRemove>
 8005c16:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005c18:	4c0e      	ldr	r4, [pc, #56]	; (8005c54 <vTaskPriorityDisinheritAfterTimeout+0xb0>)
 8005c1a:	b940      	cbnz	r0, 8005c2e <vTaskPriorityDisinheritAfterTimeout+0x8a>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005c1c:	4356      	muls	r6, r2
 8005c1e:	59ab      	ldr	r3, [r5, r6]
 8005c20:	b92b      	cbnz	r3, 8005c2e <vTaskPriorityDisinheritAfterTimeout+0x8a>
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	2101      	movs	r1, #1
 8005c26:	4091      	lsls	r1, r2
 8005c28:	ea23 0301 	bic.w	r3, r3, r1
 8005c2c:	6023      	str	r3, [r4, #0]
						prvAddTaskToReadyList( pxTCB );
 8005c2e:	6821      	ldr	r1, [r4, #0]
 8005c30:	2301      	movs	r3, #1
 8005c32:	4093      	lsls	r3, r2
 8005c34:	430b      	orrs	r3, r1
 8005c36:	2014      	movs	r0, #20
 8005c38:	6023      	str	r3, [r4, #0]
 8005c3a:	4639      	mov	r1, r7
 8005c3c:	fb00 5002 	mla	r0, r0, r2, r5
	}
 8005c40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						prvAddTaskToReadyList( pxTCB );
 8005c44:	f7fe be00 	b.w	8004848 <vListInsertEnd>
 8005c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	2000102c 	.word	0x2000102c
 8005c50:	20001038 	.word	0x20001038
 8005c54:	200010d8 	.word	0x200010d8

08005c58 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8005c58:	4b04      	ldr	r3, [pc, #16]	; (8005c6c <pvTaskIncrementMutexHeldCount+0x14>)
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	b11a      	cbz	r2, 8005c66 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8005c5e:	6819      	ldr	r1, [r3, #0]
 8005c60:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8005c62:	3201      	adds	r2, #1
 8005c64:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8005c66:	6818      	ldr	r0, [r3, #0]
	}
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	2000102c 	.word	0x2000102c

08005c70 <xTaskNotifyWait>:
	{
 8005c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005c74:	4c1f      	ldr	r4, [pc, #124]	; (8005cf4 <xTaskNotifyWait+0x84>)
	{
 8005c76:	461e      	mov	r6, r3
 8005c78:	4680      	mov	r8, r0
 8005c7a:	460f      	mov	r7, r1
 8005c7c:	4615      	mov	r5, r2
		taskENTER_CRITICAL();
 8005c7e:	f7fe fe81 	bl	8004984 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005c82:	6823      	ldr	r3, [r4, #0]
 8005c84:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d014      	beq.n	8005cb6 <xTaskNotifyWait+0x46>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005c8c:	6823      	ldr	r3, [r4, #0]
 8005c8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c90:	ea22 0208 	bic.w	r2, r2, r8
 8005c94:	64da      	str	r2, [r3, #76]	; 0x4c
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	2101      	movs	r1, #1
 8005c9a:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
				if( xTicksToWait > ( TickType_t ) 0 )
 8005c9e:	b156      	cbz	r6, 8005cb6 <xTaskNotifyWait+0x46>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005ca0:	4630      	mov	r0, r6
 8005ca2:	f7ff fbcd 	bl	8005440 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8005ca6:	4b14      	ldr	r3, [pc, #80]	; (8005cf8 <xTaskNotifyWait+0x88>)
 8005ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	f3bf 8f6f 	isb	sy
		taskEXIT_CRITICAL();
 8005cb6:	f7fe fe87 	bl	80049c8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8005cba:	f7fe fe63 	bl	8004984 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 8005cbe:	b115      	cbz	r5, 8005cc6 <xTaskNotifyWait+0x56>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cc4:	602b      	str	r3, [r5, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005cc6:	6823      	ldr	r3, [r4, #0]
 8005cc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ccc:	2b02      	cmp	r3, #2
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005cce:	bf01      	itttt	eq
 8005cd0:	6823      	ldreq	r3, [r4, #0]
 8005cd2:	6cd9      	ldreq	r1, [r3, #76]	; 0x4c
 8005cd4:	43b9      	biceq	r1, r7
 8005cd6:	64d9      	streq	r1, [r3, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005cd8:	6823      	ldr	r3, [r4, #0]
 8005cda:	f04f 0200 	mov.w	r2, #0
				xReturn = pdTRUE;
 8005cde:	bf0c      	ite	eq
 8005ce0:	2501      	moveq	r5, #1
				xReturn = pdFALSE;
 8005ce2:	2500      	movne	r5, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ce4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		taskEXIT_CRITICAL();
 8005ce8:	f7fe fe6e 	bl	80049c8 <vPortExitCritical>
	}
 8005cec:	4628      	mov	r0, r5
 8005cee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cf2:	bf00      	nop
 8005cf4:	2000102c 	.word	0x2000102c
 8005cf8:	e000ed04 	.word	0xe000ed04

08005cfc <xTaskGenericNotify>:
	{
 8005cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfe:	460e      	mov	r6, r1
 8005d00:	4617      	mov	r7, r2
 8005d02:	461d      	mov	r5, r3
		configASSERT( xTaskToNotify );
 8005d04:	4604      	mov	r4, r0
 8005d06:	b940      	cbnz	r0, 8005d1a <xTaskGenericNotify+0x1e>
 8005d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d0c:	f383 8811 	msr	BASEPRI, r3
 8005d10:	f3bf 8f6f 	isb	sy
 8005d14:	f3bf 8f4f 	dsb	sy
 8005d18:	e7fe      	b.n	8005d18 <xTaskGenericNotify+0x1c>
		taskENTER_CRITICAL();
 8005d1a:	f7fe fe33 	bl	8004984 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8005d1e:	b10d      	cbz	r5, 8005d24 <xTaskGenericNotify+0x28>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005d20:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005d22:	602b      	str	r3, [r5, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005d24:	f894 5050 	ldrb.w	r5, [r4, #80]	; 0x50
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005d28:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005d2a:	b2ed      	uxtb	r5, r5
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005d2c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			switch( eAction )
 8005d30:	2f04      	cmp	r7, #4
 8005d32:	d816      	bhi.n	8005d62 <xTaskGenericNotify+0x66>
 8005d34:	e8df f007 	tbb	[pc, r7]
 8005d38:	0507030a 	.word	0x0507030a
 8005d3c:	11          	.byte	0x11
 8005d3d:	00          	.byte	0x00
					pxTCB->ulNotifiedValue |= ulValue;
 8005d3e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005d40:	430e      	orrs	r6, r1
						pxTCB->ulNotifiedValue = ulValue;
 8005d42:	64e6      	str	r6, [r4, #76]	; 0x4c
 8005d44:	e002      	b.n	8005d4c <xTaskGenericNotify+0x50>
					( pxTCB->ulNotifiedValue )++;
 8005d46:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005d48:	3301      	adds	r3, #1
 8005d4a:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005d4c:	2d01      	cmp	r5, #1
 8005d4e:	d014      	beq.n	8005d7a <xTaskGenericNotify+0x7e>
	{
 8005d50:	2501      	movs	r5, #1
		taskEXIT_CRITICAL();
 8005d52:	f7fe fe39 	bl	80049c8 <vPortExitCritical>
	}
 8005d56:	4628      	mov	r0, r5
 8005d58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005d5a:	2d02      	cmp	r5, #2
 8005d5c:	d1f1      	bne.n	8005d42 <xTaskGenericNotify+0x46>
						xReturn = pdFAIL;
 8005d5e:	2500      	movs	r5, #0
 8005d60:	e7f7      	b.n	8005d52 <xTaskGenericNotify+0x56>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005d62:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005d64:	3301      	adds	r3, #1
 8005d66:	d0f1      	beq.n	8005d4c <xTaskGenericNotify+0x50>
 8005d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	e7fe      	b.n	8005d78 <xTaskGenericNotify+0x7c>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d7a:	1d26      	adds	r6, r4, #4
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	f7fe fd86 	bl	800488e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8005d82:	4914      	ldr	r1, [pc, #80]	; (8005dd4 <xTaskGenericNotify+0xd8>)
 8005d84:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005d86:	6808      	ldr	r0, [r1, #0]
 8005d88:	fa05 f302 	lsl.w	r3, r5, r2
 8005d8c:	4303      	orrs	r3, r0
 8005d8e:	600b      	str	r3, [r1, #0]
 8005d90:	4b11      	ldr	r3, [pc, #68]	; (8005dd8 <xTaskGenericNotify+0xdc>)
 8005d92:	2014      	movs	r0, #20
 8005d94:	fb00 3002 	mla	r0, r0, r2, r3
 8005d98:	4631      	mov	r1, r6
 8005d9a:	f7fe fd55 	bl	8004848 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005d9e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005da0:	b143      	cbz	r3, 8005db4 <xTaskGenericNotify+0xb8>
 8005da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	e7fe      	b.n	8005db2 <xTaskGenericNotify+0xb6>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005db4:	4b09      	ldr	r3, [pc, #36]	; (8005ddc <xTaskGenericNotify+0xe0>)
 8005db6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d9c7      	bls.n	8005d50 <xTaskGenericNotify+0x54>
					taskYIELD_IF_USING_PREEMPTION();
 8005dc0:	4b07      	ldr	r3, [pc, #28]	; (8005de0 <xTaskGenericNotify+0xe4>)
 8005dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dc6:	601a      	str	r2, [r3, #0]
 8005dc8:	f3bf 8f4f 	dsb	sy
 8005dcc:	f3bf 8f6f 	isb	sy
 8005dd0:	e7bf      	b.n	8005d52 <xTaskGenericNotify+0x56>
 8005dd2:	bf00      	nop
 8005dd4:	200010d8 	.word	0x200010d8
 8005dd8:	20001038 	.word	0x20001038
 8005ddc:	2000102c 	.word	0x2000102c
 8005de0:	e000ed04 	.word	0xe000ed04

08005de4 <BSP_PB_Callback>:
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
  /* Set the User Button flag */
  user_button_pressed = 1;
 8005de4:	4b01      	ldr	r3, [pc, #4]	; (8005dec <BSP_PB_Callback+0x8>)
 8005de6:	2201      	movs	r2, #1
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	4770      	bx	lr
 8005dec:	20001156 	.word	0x20001156

08005df0 <delayMicrosecondsBLE>:
}

/* USER CODE BEGIN 0 */
void delayMicrosecondsBLE(uint32_t us){
 8005df0:	b510      	push	{r4, lr}
 8005df2:	4604      	mov	r4, r0
	//Average, experimental time for 1 rotation of the 'for' loop with nops: ~140ns
	//for an 80MHz processor@max speed; that gives ~7.143 loop rotations for 1 ms
	//Use this fact and the processor frequency to adjust the loop counter value for any processor speed
	uint32_t clockFreq = HAL_RCC_GetHCLKFreq();	//Current processor frequency
 8005df4:	f7fc fd40 	bl	8002878 <HAL_RCC_GetHCLKFreq>
	float clockFreqRel = clockFreq/(float)80000000.0;//Current processor frequency relative to base of 80MHz
 8005df8:	ee07 0a90 	vmov	s15, r0
 8005dfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e00:	eddf 7a11 	vldr	s15, [pc, #68]	; 8005e48 <delayMicrosecondsBLE+0x58>
 8005e04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	uint32_t loopCounter = (us > 0 ? (uint32_t)(us*clockFreqRel*7.143) : (uint32_t)(clockFreqRel*7.143));
 8005e08:	b1a4      	cbz	r4, 8005e34 <delayMicrosecondsBLE+0x44>
 8005e0a:	ee07 4a90 	vmov	s15, r4
 8005e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e16:	ee17 0a90 	vmov	r0, s15
 8005e1a:	f7fa fb8d 	bl	8000538 <__aeabi_f2d>
 8005e1e:	a308      	add	r3, pc, #32	; (adr r3, 8005e40 <delayMicrosecondsBLE+0x50>)
 8005e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e24:	f7fa fbdc 	bl	80005e0 <__aeabi_dmul>
 8005e28:	f7fa fdec 	bl	8000a04 <__aeabi_d2uiz>
	//uint32_t loopCounter = (us > 0 ? (uint32_t)(us*7.143) : 7); //A minimum delay of 1 us - 80MHz only
	for(uint32_t tmp = 0; tmp < loopCounter; tmp++) {asm("nop");}
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	4283      	cmp	r3, r0
 8005e30:	d103      	bne.n	8005e3a <delayMicrosecondsBLE+0x4a>
	//previously there was tmp < 800 giving 3200 processor cycles, each lasting 12.5 ns = 40 us delay
	//UINT_MAX	Maximum value for a variable of type unsigned int	4,294,967,295 (0xffffffff)
}
 8005e32:	bd10      	pop	{r4, pc}
	uint32_t loopCounter = (us > 0 ? (uint32_t)(us*clockFreqRel*7.143) : (uint32_t)(clockFreqRel*7.143));
 8005e34:	ee17 0a10 	vmov	r0, s14
 8005e38:	e7ef      	b.n	8005e1a <delayMicrosecondsBLE+0x2a>
	for(uint32_t tmp = 0; tmp < loopCounter; tmp++) {asm("nop");}
 8005e3a:	bf00      	nop
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	e7f6      	b.n	8005e2e <delayMicrosecondsBLE+0x3e>
 8005e40:	978d4fdf 	.word	0x978d4fdf
 8005e44:	401c926e 	.word	0x401c926e
 8005e48:	4c989680 	.word	0x4c989680

08005e4c <MX_BlueNRG_MS_Init>:
{
 8005e4c:	b530      	push	{r4, r5, lr}
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8005e4e:	2101      	movs	r1, #1
{
 8005e50:	b08b      	sub	sp, #44	; 0x2c
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8005e52:	2000      	movs	r0, #0
 8005e54:	f001 f87e 	bl	8006f54 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8005e58:	2000      	movs	r0, #0
 8005e5a:	f001 f83d 	bl	8006ed8 <BSP_LED_Init>
  BSP_COM_Init(COM1); 
 8005e5e:	2000      	movs	r0, #0
 8005e60:	f001 f8ee 	bl	8007040 <BSP_COM_Init>
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8005e64:	2000      	movs	r0, #0
 8005e66:	f001 f8c1 	bl	8006fec <BSP_PB_GetState>
 8005e6a:	4b4a      	ldr	r3, [pc, #296]	; (8005f94 <MX_BlueNRG_MS_Init+0x148>)
 8005e6c:	4d4a      	ldr	r5, [pc, #296]	; (8005f98 <MX_BlueNRG_MS_Init+0x14c>)
  if (BLE_Role == CLIENT) {
 8005e6e:	4c4b      	ldr	r4, [pc, #300]	; (8005f9c <MX_BlueNRG_MS_Init+0x150>)
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8005e70:	b2c0      	uxtb	r0, r0
 8005e72:	7018      	strb	r0, [r3, #0]
  hci_init(user_notify, NULL);
 8005e74:	2100      	movs	r1, #0
 8005e76:	484a      	ldr	r0, [pc, #296]	; (8005fa0 <MX_BlueNRG_MS_Init+0x154>)
 8005e78:	f7fe fa0e 	bl	8004298 <hci_init>
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8005e7c:	f10d 011e 	add.w	r1, sp, #30
 8005e80:	f10d 0017 	add.w	r0, sp, #23
 8005e84:	f7fe f942 	bl	800410c <getBlueNRGVersion>
  hci_reset();
 8005e88:	f7fe f961 	bl	800414e <hci_reset>
  delayMicrosecondsBLE(100000);
 8005e8c:	4845      	ldr	r0, [pc, #276]	; (8005fa4 <MX_BlueNRG_MS_Init+0x158>)
 8005e8e:	f7ff ffaf 	bl	8005df0 <delayMicrosecondsBLE>
  printf("HWver %d, FWver %d\n", hwVersion, fwVersion);
 8005e92:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8005e96:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8005e9a:	4843      	ldr	r0, [pc, #268]	; (8005fa8 <MX_BlueNRG_MS_Init+0x15c>)
 8005e9c:	f001 fcd4 	bl	8007848 <iprintf>
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8005ea0:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8005ea4:	2b30      	cmp	r3, #48	; 0x30
    bnrg_expansion_board = IDB05A1; 
 8005ea6:	bf84      	itt	hi
 8005ea8:	2301      	movhi	r3, #1
 8005eaa:	702b      	strbhi	r3, [r5, #0]
  if (BLE_Role == CLIENT) {
 8005eac:	7823      	ldrb	r3, [r4, #0]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d156      	bne.n	8005f60 <MX_BlueNRG_MS_Init+0x114>
    BLUENRG_memcpy(bdaddr, CLIENT_BDADDR, sizeof(CLIENT_BDADDR));
 8005eb2:	22bb      	movs	r2, #187	; 0xbb
 8005eb4:	f88d 2020 	strb.w	r2, [sp, #32]
    BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8005eb8:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
 8005ebc:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
 8005ec0:	23e1      	movs	r3, #225	; 0xe1
 8005ec2:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
 8005ec6:	2380      	movs	r3, #128	; 0x80
 8005ec8:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8005ecc:	2106      	movs	r1, #6
    BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8005ece:	2302      	movs	r3, #2
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8005ed0:	aa08      	add	r2, sp, #32
 8005ed2:	2000      	movs	r0, #0
    BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8005ed4:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8005ed8:	f7fe f8c0 	bl	800405c <aci_hal_write_config_data>
  if (ret) {
 8005edc:	4601      	mov	r1, r0
 8005ede:	b110      	cbz	r0, 8005ee6 <MX_BlueNRG_MS_Init+0x9a>
    printf("Setting BD_ADDR failed 0x%02x.\n", ret);
 8005ee0:	4832      	ldr	r0, [pc, #200]	; (8005fac <MX_BlueNRG_MS_Init+0x160>)
 8005ee2:	f001 fcb1 	bl	8007848 <iprintf>
  ret = aci_gatt_init();    
 8005ee6:	f7fd ff8d 	bl	8003e04 <aci_gatt_init>
  if (ret) {
 8005eea:	b110      	cbz	r0, 8005ef2 <MX_BlueNRG_MS_Init+0xa6>
    printf("GATT_Init failed.\n");
 8005eec:	4830      	ldr	r0, [pc, #192]	; (8005fb0 <MX_BlueNRG_MS_Init+0x164>)
 8005eee:	f001 fd33 	bl	8007958 <puts>
  if (BLE_Role == SERVER) {
 8005ef2:	7820      	ldrb	r0, [r4, #0]
 8005ef4:	2801      	cmp	r0, #1
 8005ef6:	ab07      	add	r3, sp, #28
 8005ef8:	f10d 021a 	add.w	r2, sp, #26
 8005efc:	d139      	bne.n	8005f72 <MX_BlueNRG_MS_Init+0x126>
    if (bnrg_expansion_board == IDB05A1) {
 8005efe:	782d      	ldrb	r5, [r5, #0]
 8005f00:	2d01      	cmp	r5, #1
 8005f02:	d132      	bne.n	8005f6a <MX_BlueNRG_MS_Init+0x11e>
      ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8005f04:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005f08:	2100      	movs	r1, #0
 8005f0a:	ab06      	add	r3, sp, #24
 8005f0c:	2207      	movs	r2, #7
 8005f0e:	4628      	mov	r0, r5
      ret = aci_gap_init_IDB05A1(GAP_CENTRAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8005f10:	f7fd fe15 	bl	8003b3e <aci_gap_init_IDB05A1>
  if (ret != BLE_STATUS_SUCCESS) {
 8005f14:	b110      	cbz	r0, 8005f1c <MX_BlueNRG_MS_Init+0xd0>
    printf("GAP_Init failed.\n");
 8005f16:	4827      	ldr	r0, [pc, #156]	; (8005fb4 <MX_BlueNRG_MS_Init+0x168>)
 8005f18:	f001 fd1e 	bl	8007958 <puts>
  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8005f1c:	4b26      	ldr	r3, [pc, #152]	; (8005fb8 <MX_BlueNRG_MS_Init+0x16c>)
 8005f1e:	9302      	str	r3, [sp, #8]
 8005f20:	2200      	movs	r2, #0
 8005f22:	2310      	movs	r3, #16
 8005f24:	2001      	movs	r0, #1
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	9003      	str	r0, [sp, #12]
 8005f2a:	9201      	str	r2, [sp, #4]
 8005f2c:	2307      	movs	r3, #7
 8005f2e:	4611      	mov	r1, r2
 8005f30:	f7fd fedd 	bl	8003cee <aci_gap_set_auth_requirement>
  if (ret == BLE_STATUS_SUCCESS) {
 8005f34:	b910      	cbnz	r0, 8005f3c <MX_BlueNRG_MS_Init+0xf0>
    printf("BLE Stack Initialized.\n");
 8005f36:	4821      	ldr	r0, [pc, #132]	; (8005fbc <MX_BlueNRG_MS_Init+0x170>)
 8005f38:	f001 fd0e 	bl	8007958 <puts>
  if (BLE_Role == SERVER) {
 8005f3c:	7823      	ldrb	r3, [r4, #0]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d126      	bne.n	8005f90 <MX_BlueNRG_MS_Init+0x144>
    printf("SERVER: BLE Stack Initialized\n");
 8005f42:	481f      	ldr	r0, [pc, #124]	; (8005fc0 <MX_BlueNRG_MS_Init+0x174>)
 8005f44:	f001 fd08 	bl	8007958 <puts>
    ret = Add_Sample_Service();
 8005f48:	f000 fcd2 	bl	80068f0 <Add_Sample_Service>
    if (ret == BLE_STATUS_SUCCESS)
 8005f4c:	b9f0      	cbnz	r0, 8005f8c <MX_BlueNRG_MS_Init+0x140>
      printf("Service added successfully.\n");
 8005f4e:	481d      	ldr	r0, [pc, #116]	; (8005fc4 <MX_BlueNRG_MS_Init+0x178>)
    printf("CLIENT: BLE Stack Initialized\n");
 8005f50:	f001 fd02 	bl	8007958 <puts>
  ret = aci_hal_set_tx_power_level(1,4);
 8005f54:	2104      	movs	r1, #4
 8005f56:	2001      	movs	r0, #1
 8005f58:	f7fe f8b2 	bl	80040c0 <aci_hal_set_tx_power_level>
}
 8005f5c:	b00b      	add	sp, #44	; 0x2c
 8005f5e:	bd30      	pop	{r4, r5, pc}
    BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8005f60:	23aa      	movs	r3, #170	; 0xaa
 8005f62:	f88d 3020 	strb.w	r3, [sp, #32]
 8005f66:	2300      	movs	r3, #0
 8005f68:	e7a6      	b.n	8005eb8 <MX_BlueNRG_MS_Init+0x6c>
      ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8005f6a:	a906      	add	r1, sp, #24
      ret = aci_gap_init_IDB04A1(GAP_CENTRAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8005f6c:	f7fd fe25 	bl	8003bba <aci_gap_init_IDB04A1>
 8005f70:	e7d0      	b.n	8005f14 <MX_BlueNRG_MS_Init+0xc8>
    if (bnrg_expansion_board == IDB05A1) {
 8005f72:	7829      	ldrb	r1, [r5, #0]
 8005f74:	2901      	cmp	r1, #1
 8005f76:	d106      	bne.n	8005f86 <MX_BlueNRG_MS_Init+0x13a>
      ret = aci_gap_init_IDB05A1(GAP_CENTRAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8005f78:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	ab06      	add	r3, sp, #24
 8005f80:	2207      	movs	r2, #7
 8005f82:	2004      	movs	r0, #4
 8005f84:	e7c4      	b.n	8005f10 <MX_BlueNRG_MS_Init+0xc4>
      ret = aci_gap_init_IDB04A1(GAP_CENTRAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8005f86:	a906      	add	r1, sp, #24
 8005f88:	2003      	movs	r0, #3
 8005f8a:	e7ef      	b.n	8005f6c <MX_BlueNRG_MS_Init+0x120>
      printf("Error while adding service.\n");
 8005f8c:	480e      	ldr	r0, [pc, #56]	; (8005fc8 <MX_BlueNRG_MS_Init+0x17c>)
 8005f8e:	e7df      	b.n	8005f50 <MX_BlueNRG_MS_Init+0x104>
    printf("CLIENT: BLE Stack Initialized\n");
 8005f90:	480e      	ldr	r0, [pc, #56]	; (8005fcc <MX_BlueNRG_MS_Init+0x180>)
 8005f92:	e7dd      	b.n	8005f50 <MX_BlueNRG_MS_Init+0x104>
 8005f94:	2000000c 	.word	0x2000000c
 8005f98:	20001155 	.word	0x20001155
 8005f9c:	20001154 	.word	0x20001154
 8005fa0:	08006c89 	.word	0x08006c89
 8005fa4:	000186a0 	.word	0x000186a0
 8005fa8:	08008532 	.word	0x08008532
 8005fac:	08008546 	.word	0x08008546
 8005fb0:	08008566 	.word	0x08008566
 8005fb4:	08008578 	.word	0x08008578
 8005fb8:	0001e240 	.word	0x0001e240
 8005fbc:	08008589 	.word	0x08008589
 8005fc0:	080085a0 	.word	0x080085a0
 8005fc4:	080085be 	.word	0x080085be
 8005fc8:	080085da 	.word	0x080085da
 8005fcc:	080085f6 	.word	0x080085f6

08005fd0 <MX_BlueNRG_MS_Process>:
{
 8005fd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if (set_connectable) 
 8005fd2:	4c22      	ldr	r4, [pc, #136]	; (800605c <MX_BlueNRG_MS_Process+0x8c>)
 8005fd4:	7823      	ldrb	r3, [r4, #0]
 8005fd6:	b143      	cbz	r3, 8005fea <MX_BlueNRG_MS_Process+0x1a>
    Make_Connection();
 8005fd8:	f000 fcf2 	bl	80069c0 <Make_Connection>
    set_connectable = FALSE;
 8005fdc:	2000      	movs	r0, #0
 8005fde:	7020      	strb	r0, [r4, #0]
    user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8005fe0:	f001 f804 	bl	8006fec <BSP_PB_GetState>
 8005fe4:	4b1e      	ldr	r3, [pc, #120]	; (8006060 <MX_BlueNRG_MS_Process+0x90>)
 8005fe6:	b2c0      	uxtb	r0, r0
 8005fe8:	7018      	strb	r0, [r3, #0]
  if (BLE_Role == CLIENT) 
 8005fea:	4b1e      	ldr	r3, [pc, #120]	; (8006064 <MX_BlueNRG_MS_Process+0x94>)
 8005fec:	4c1e      	ldr	r4, [pc, #120]	; (8006068 <MX_BlueNRG_MS_Process+0x98>)
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	b9bb      	cbnz	r3, 8006022 <MX_BlueNRG_MS_Process+0x52>
    if (connected && !end_read_tx_char_handle){
 8005ff2:	6823      	ldr	r3, [r4, #0]
 8005ff4:	b33b      	cbz	r3, 8006046 <MX_BlueNRG_MS_Process+0x76>
 8005ff6:	4b1d      	ldr	r3, [pc, #116]	; (800606c <MX_BlueNRG_MS_Process+0x9c>)
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	bb23      	cbnz	r3, 8006046 <MX_BlueNRG_MS_Process+0x76>
      startReadTXCharHandle();
 8005ffc:	f000 fd3c 	bl	8006a78 <startReadTXCharHandle>
    if (connected && end_read_tx_char_handle && end_read_rx_char_handle && !notification_enabled) 
 8006000:	6823      	ldr	r3, [r4, #0]
 8006002:	b173      	cbz	r3, 8006022 <MX_BlueNRG_MS_Process+0x52>
 8006004:	4b19      	ldr	r3, [pc, #100]	; (800606c <MX_BlueNRG_MS_Process+0x9c>)
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	b15b      	cbz	r3, 8006022 <MX_BlueNRG_MS_Process+0x52>
 800600a:	4b19      	ldr	r3, [pc, #100]	; (8006070 <MX_BlueNRG_MS_Process+0xa0>)
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	b143      	cbz	r3, 8006022 <MX_BlueNRG_MS_Process+0x52>
 8006010:	4b18      	ldr	r3, [pc, #96]	; (8006074 <MX_BlueNRG_MS_Process+0xa4>)
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8006018:	b91b      	cbnz	r3, 8006022 <MX_BlueNRG_MS_Process+0x52>
      BSP_LED_Off(LED2); //end of the connection and chars discovery phase
 800601a:	f000 ff8a 	bl	8006f32 <BSP_LED_Off>
      enableNotification();
 800601e:	f000 fd8f 	bl	8006b40 <enableNotification>
  	  delayMicrosecondsBLE(100000);
 8006022:	4815      	ldr	r0, [pc, #84]	; (8006078 <MX_BlueNRG_MS_Process+0xa8>)
 8006024:	f7ff fee4 	bl	8005df0 <delayMicrosecondsBLE>
  	  if (connected /*&& notification_enabled*/)
 8006028:	6823      	ldr	r3, [r4, #0]
  	  uint32_t data = 0;
 800602a:	2500      	movs	r5, #0
 800602c:	9501      	str	r5, [sp, #4]
  	  if (connected /*&& notification_enabled*/)
 800602e:	b133      	cbz	r3, 800603e <MX_BlueNRG_MS_Process+0x6e>
  	  receiveData(&data, sizeof(unsigned char));
 8006030:	a801      	add	r0, sp, #4
 8006032:	2101      	movs	r1, #1
 8006034:	f000 fd6c 	bl	8006b10 <receiveData>
      BSP_LED_Toggle(LED2);  /* Toggle the LED2 locally. */
 8006038:	4628      	mov	r0, r5
 800603a:	f000 ff83 	bl	8006f44 <BSP_LED_Toggle>
  hci_user_evt_proc(); /// tu siedza dane!
 800603e:	f7fe fa23 	bl	8004488 <hci_user_evt_proc>
}
 8006042:	b003      	add	sp, #12
 8006044:	bd30      	pop	{r4, r5, pc}
    else if (connected && !end_read_rx_char_handle){      
 8006046:	6823      	ldr	r3, [r4, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d0d9      	beq.n	8006000 <MX_BlueNRG_MS_Process+0x30>
 800604c:	4b08      	ldr	r3, [pc, #32]	; (8006070 <MX_BlueNRG_MS_Process+0xa0>)
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1d5      	bne.n	8006000 <MX_BlueNRG_MS_Process+0x30>
      startReadRXCharHandle();
 8006054:	f000 fd36 	bl	8006ac4 <startReadRXCharHandle>
 8006058:	e7d2      	b.n	8006000 <MX_BlueNRG_MS_Process+0x30>
 800605a:	bf00      	nop
 800605c:	2000000d 	.word	0x2000000d
 8006060:	2000000c 	.word	0x2000000c
 8006064:	20001154 	.word	0x20001154
 8006068:	200014ac 	.word	0x200014ac
 800606c:	200014b3 	.word	0x200014b3
 8006070:	200014b2 	.word	0x200014b2
 8006074:	200014b4 	.word	0x200014b4
 8006078:	000186a0 	.word	0x000186a0

0800607c <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800607c:	4b03      	ldr	r3, [pc, #12]	; (800608c <vApplicationGetIdleTaskMemory+0x10>)
 800607e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8006080:	4b03      	ldr	r3, [pc, #12]	; (8006090 <vApplicationGetIdleTaskMemory+0x14>)
 8006082:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8006084:	2380      	movs	r3, #128	; 0x80
 8006086:	6013      	str	r3, [r2, #0]
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	20001358 	.word	0x20001358
 8006090:	20001158 	.word	0x20001158

08006094 <HCI_TL_SPI_Init>:
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
  GPIO_InitTypeDef GPIO_InitStruct;
  
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006094:	4b17      	ldr	r3, [pc, #92]	; (80060f4 <HCI_TL_SPI_Init+0x60>)
{
 8006096:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006098:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800609a:	f042 0201 	orr.w	r2, r2, #1
 800609e:	64da      	str	r2, [r3, #76]	; 0x4c
 80060a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
{
 80060a2:	b087      	sub	sp, #28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	9300      	str	r3, [sp, #0]
  
  /*Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060aa:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80060ac:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80060ae:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80060b0:	4b11      	ldr	r3, [pc, #68]	; (80060f8 <HCI_TL_SPI_Init+0x64>)
 80060b2:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80060b4:	a901      	add	r1, sp, #4
 80060b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80060ba:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060bc:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80060be:	f7fb fe79 	bl	8001db4 <HAL_GPIO_Init>
   
  /*Configure CS & RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80060c2:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80060c6:	a901      	add	r1, sp, #4
 80060c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80060cc:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060ce:	9502      	str	r5, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060d0:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060d2:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80060d4:	f7fb fe6e 	bl	8001db4 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80060d8:	2302      	movs	r3, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct); 
 80060da:	a901      	add	r1, sp, #4
 80060dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80060e0:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80060e2:	9502      	str	r5, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060e4:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060e6:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct); 
 80060e8:	f7fb fe64 	bl	8001db4 <HAL_GPIO_Init>
    
  return BSP_SPI1_Init();
 80060ec:	f001 f836 	bl	800715c <BSP_SPI1_Init>
}
 80060f0:	b007      	add	sp, #28
 80060f2:	bd30      	pop	{r4, r5, pc}
 80060f4:	40021000 	.word	0x40021000
 80060f8:	10110000 	.word	0x10110000

080060fc <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80060fc:	b508      	push	{r3, lr}
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN); 
 80060fe:	2101      	movs	r1, #1
 8006100:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006104:	f7fb ff32 	bl	8001f6c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN); 
 8006108:	2102      	movs	r1, #2
 800610a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800610e:	f7fb ff2d 	bl	8001f6c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);   
 8006112:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006116:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800611a:	f7fb ff27 	bl	8001f6c <HAL_GPIO_DeInit>
  return 0;
}
 800611e:	2000      	movs	r0, #0
 8006120:	bd08      	pop	{r3, pc}

08006122 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8006122:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8006124:	2200      	movs	r2, #0
 8006126:	f44f 7180 	mov.w	r1, #256	; 0x100
 800612a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800612e:	f7fb ffad 	bl	800208c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8006132:	2005      	movs	r0, #5
 8006134:	f7fb fdb2 	bl	8001c9c <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8006138:	2201      	movs	r2, #1
 800613a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800613e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006142:	f7fb ffa3 	bl	800208c <HAL_GPIO_WritePin>
  HAL_Delay(5);    
 8006146:	2005      	movs	r0, #5
 8006148:	f7fb fda8 	bl	8001c9c <HAL_Delay>
  return 0;
}  
 800614c:	2000      	movs	r0, #0
 800614e:	bd08      	pop	{r3, pc}

08006150 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8006150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006152:	b087      	sub	sp, #28
  uint16_t byte_count;
  uint8_t len = 0;
  uint8_t char_ff = 0xff;
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8006154:	2400      	movs	r4, #0
  uint8_t char_ff = 0xff;
 8006156:	23ff      	movs	r3, #255	; 0xff
 8006158:	f88d 3006 	strb.w	r3, [sp, #6]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800615c:	4622      	mov	r2, r4
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800615e:	230b      	movs	r3, #11
{
 8006160:	4607      	mov	r7, r0
 8006162:	460e      	mov	r6, r1
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8006164:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006168:	2102      	movs	r1, #2
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 800616a:	f88d 3008 	strb.w	r3, [sp, #8]
 800616e:	f88d 4009 	strb.w	r4, [sp, #9]
 8006172:	f88d 400a 	strb.w	r4, [sp, #10]
 8006176:	f88d 400b 	strb.w	r4, [sp, #11]
 800617a:	f88d 400c 	strb.w	r4, [sp, #12]
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800617e:	f7fb ff85 	bl	800208c <HAL_GPIO_WritePin>

  /* Read the header */  
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8006182:	2205      	movs	r2, #5
 8006184:	a904      	add	r1, sp, #16
 8006186:	a802      	add	r0, sp, #8
 8006188:	f000 ffb0 	bl	80070ec <BSP_SPI1_SendRecv>
  	
  if(header_slave[0] == 0x02) 
 800618c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8006190:	2b02      	cmp	r3, #2
 8006192:	d122      	bne.n	80061da <HCI_TL_SPI_Receive+0x8a>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8006194:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8006198:	f89d 3013 	ldrb.w	r3, [sp, #19]
  
    if(byte_count > 0) {
 800619c:	ea53 2505 	orrs.w	r5, r3, r5, lsl #8
 80061a0:	d007      	beq.n	80061b2 <HCI_TL_SPI_Receive+0x62>
 80061a2:	42ae      	cmp	r6, r5
 80061a4:	bf28      	it	cs
 80061a6:	462e      	movcs	r6, r5
 80061a8:	b2e5      	uxtb	r5, r4

      if (byte_count > size){
        byte_count = size;
      }        
  
      for(len = 0; len < byte_count; len++)
 80061aa:	42b5      	cmp	r5, r6
 80061ac:	f104 0401 	add.w	r4, r4, #1
 80061b0:	d308      	bcc.n	80061c4 <HCI_TL_SPI_Receive+0x74>
        buffer[len] = read_char;
      }      
    }    
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80061b2:	2201      	movs	r2, #1
 80061b4:	2102      	movs	r1, #2
 80061b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80061ba:	f7fb ff67 	bl	800208c <HAL_GPIO_WritePin>
    PRINT_CSV("\n");
  }
#endif
  
  return len;  
}
 80061be:	4628      	mov	r0, r5
 80061c0:	b007      	add	sp, #28
 80061c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);  
 80061c4:	2201      	movs	r2, #1
 80061c6:	f10d 0107 	add.w	r1, sp, #7
 80061ca:	f10d 0006 	add.w	r0, sp, #6
 80061ce:	f000 ff8d 	bl	80070ec <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 80061d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80061d6:	557b      	strb	r3, [r7, r5]
 80061d8:	e7e6      	b.n	80061a8 <HCI_TL_SPI_Receive+0x58>
  uint8_t len = 0;
 80061da:	4625      	mov	r5, r4
 80061dc:	e7e9      	b.n	80061b2 <HCI_TL_SPI_Receive+0x62>
	...

080061e0 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{  
 80061e0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  int32_t result;  
  
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80061e4:	230a      	movs	r3, #10
 80061e6:	f88d 3000 	strb.w	r3, [sp]
 80061ea:	2300      	movs	r3, #0
{  
 80061ec:	4607      	mov	r7, r0
 80061ee:	460d      	mov	r5, r1
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 80061f0:	f88d 3001 	strb.w	r3, [sp, #1]
 80061f4:	f88d 3002 	strb.w	r3, [sp, #2]
 80061f8:	f88d 3003 	strb.w	r3, [sp, #3]
 80061fc:	f88d 3004 	strb.w	r3, [sp, #4]
  uint8_t header_slave[HEADER_SIZE];
  
  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8006200:	f7fb fd46 	bl	8001c90 <HAL_GetTick>
    if(header_slave[0] == 0x02) 
    {
      /* SPI is ready */
      if(header_slave[1] >= size) 
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8006204:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8006270 <HCI_TL_SPI_Send+0x90>
  uint32_t tickstart = HAL_GetTick();
 8006208:	4606      	mov	r6, r0
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800620a:	2200      	movs	r2, #0
 800620c:	2102      	movs	r1, #2
 800620e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006212:	f7fb ff3b 	bl	800208c <HAL_GPIO_WritePin>
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8006216:	2205      	movs	r2, #5
 8006218:	a902      	add	r1, sp, #8
 800621a:	4668      	mov	r0, sp
 800621c:	f000 ff66 	bl	80070ec <BSP_SPI1_SendRecv>
    if(header_slave[0] == 0x02) 
 8006220:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8006224:	2b02      	cmp	r3, #2
 8006226:	d11a      	bne.n	800625e <HCI_TL_SPI_Send+0x7e>
      if(header_slave[1] >= size) 
 8006228:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800622c:	42ab      	cmp	r3, r5
 800622e:	d319      	bcc.n	8006264 <HCI_TL_SPI_Send+0x84>
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8006230:	462a      	mov	r2, r5
 8006232:	4641      	mov	r1, r8
 8006234:	4638      	mov	r0, r7
 8006236:	f000 ff59 	bl	80070ec <BSP_SPI1_SendRecv>
    result = 0;
 800623a:	2400      	movs	r4, #0
      /* SPI is not ready */
      result = -1;
    }
    
    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800623c:	2201      	movs	r2, #1
 800623e:	2102      	movs	r1, #2
 8006240:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006244:	f7fb ff22 	bl	800208c <HAL_GPIO_WritePin>
    
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8006248:	f7fb fd22 	bl	8001c90 <HAL_GetTick>
 800624c:	1b80      	subs	r0, r0, r6
 800624e:	280f      	cmp	r0, #15
 8006250:	d80b      	bhi.n	800626a <HCI_TL_SPI_Send+0x8a>
    {
      result = -3;
      break;
    }
  } while(result < 0);
 8006252:	2c00      	cmp	r4, #0
 8006254:	d1d9      	bne.n	800620a <HCI_TL_SPI_Send+0x2a>
  
  return result;
}
 8006256:	4620      	mov	r0, r4
 8006258:	b004      	add	sp, #16
 800625a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      result = -1;
 800625e:	f04f 34ff 	mov.w	r4, #4294967295
 8006262:	e7eb      	b.n	800623c <HCI_TL_SPI_Send+0x5c>
        result = -2;
 8006264:	f06f 0401 	mvn.w	r4, #1
 8006268:	e7e8      	b.n	800623c <HCI_TL_SPI_Send+0x5c>
      result = -3;
 800626a:	f06f 0402 	mvn.w	r4, #2
  return result;
 800626e:	e7f2      	b.n	8006256 <HCI_TL_SPI_Send+0x76>
 8006270:	200013ac 	.word	0x200013ac

08006274 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8006274:	b508      	push	{r3, lr}
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8006276:	2101      	movs	r1, #1
 8006278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800627c:	f7fb ff00 	bl	8002080 <HAL_GPIO_ReadPin>
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8006280:	2801      	cmp	r0, #1
 8006282:	d104      	bne.n	800628e <hci_tl_lowlevel_isr+0x1a>
  {        
    if (hci_notify_asynch_evt(NULL))
 8006284:	2000      	movs	r0, #0
 8006286:	f7fe f91f 	bl	80044c8 <hci_notify_asynch_evt>
 800628a:	2800      	cmp	r0, #0
 800628c:	d0f3      	beq.n	8006276 <hci_tl_lowlevel_isr+0x2>
 800628e:	bd08      	pop	{r3, pc}

08006290 <hci_tl_lowlevel_init>:
{
 8006290:	b510      	push	{r4, lr}
 8006292:	b088      	sub	sp, #32
  fops.Init    = HCI_TL_SPI_Init;
 8006294:	4b11      	ldr	r3, [pc, #68]	; (80062dc <hci_tl_lowlevel_init+0x4c>)
 8006296:	9301      	str	r3, [sp, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8006298:	4b11      	ldr	r3, [pc, #68]	; (80062e0 <hci_tl_lowlevel_init+0x50>)
 800629a:	9302      	str	r3, [sp, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800629c:	4b11      	ldr	r3, [pc, #68]	; (80062e4 <hci_tl_lowlevel_init+0x54>)
 800629e:	9305      	str	r3, [sp, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80062a0:	4b11      	ldr	r3, [pc, #68]	; (80062e8 <hci_tl_lowlevel_init+0x58>)
 80062a2:	9304      	str	r3, [sp, #16]
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80062a4:	4c11      	ldr	r4, [pc, #68]	; (80062ec <hci_tl_lowlevel_init+0x5c>)
  fops.Reset   = HCI_TL_SPI_Reset;
 80062a6:	4b12      	ldr	r3, [pc, #72]	; (80062f0 <hci_tl_lowlevel_init+0x60>)
 80062a8:	9303      	str	r3, [sp, #12]
  hci_register_io_bus (&fops);
 80062aa:	a801      	add	r0, sp, #4
  fops.GetTick = BSP_GetTick;
 80062ac:	4b11      	ldr	r3, [pc, #68]	; (80062f4 <hci_tl_lowlevel_init+0x64>)
 80062ae:	9307      	str	r3, [sp, #28]
  hci_register_io_bus (&fops);
 80062b0:	f7fe f81c 	bl	80042ec <hci_register_io_bus>
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80062b4:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
 80062b8:	4620      	mov	r0, r4
 80062ba:	f7fb fd5d 	bl	8001d78 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80062be:	4a0e      	ldr	r2, [pc, #56]	; (80062f8 <hci_tl_lowlevel_init+0x68>)
 80062c0:	2100      	movs	r1, #0
 80062c2:	4620      	mov	r0, r4
 80062c4:	f7fb fd52 	bl	8001d6c <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80062c8:	2200      	movs	r2, #0
 80062ca:	4611      	mov	r1, r2
 80062cc:	2006      	movs	r0, #6
 80062ce:	f7fb fd0b 	bl	8001ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80062d2:	2006      	movs	r0, #6
 80062d4:	f7fb fd3c 	bl	8001d50 <HAL_NVIC_EnableIRQ>
}
 80062d8:	b008      	add	sp, #32
 80062da:	bd10      	pop	{r4, pc}
 80062dc:	08006095 	.word	0x08006095
 80062e0:	080060fd 	.word	0x080060fd
 80062e4:	080061e1 	.word	0x080061e1
 80062e8:	08006151 	.word	0x08006151
 80062ec:	200014dc 	.word	0x200014dc
 80062f0:	08006123 	.word	0x08006123
 80062f4:	08007115 	.word	0x08007115
 80062f8:	08006275 	.word	0x08006275

080062fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80062fc:	b5b0      	push	{r4, r5, r7, lr}
 80062fe:	b09c      	sub	sp, #112	; 0x70
 8006300:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006302:	f7fb fca3 	bl	8001c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006306:	f000 f875 	bl	80063f4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800630a:	f000 f933 	bl	8006574 <_ZL12MX_GPIO_Initv>
  MX_USART3_UART_Init();
 800630e:	f000 f8fd 	bl	800650c <_ZL19MX_USART3_UART_Initv>
  MX_BlueNRG_MS_Init();
 8006312:	f7ff fd9b 	bl	8005e4c <MX_BlueNRG_MS_Init>

  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  uartMutexHandle = xSemaphoreCreateMutex();
 8006316:	2001      	movs	r0, #1
 8006318:	f7fe fe02 	bl	8004f20 <xQueueCreateMutex>
 800631c:	4602      	mov	r2, r0
 800631e:	4b2b      	ldr	r3, [pc, #172]	; (80063cc <main+0xd0>)
 8006320:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  msgQueueHandle = xQueueCreate(5, sizeof(uartData));
 8006322:	2200      	movs	r2, #0
 8006324:	2132      	movs	r1, #50	; 0x32
 8006326:	2005      	movs	r0, #5
 8006328:	f7fe fd16 	bl	8004d58 <xQueueGenericCreate>
 800632c:	4602      	mov	r2, r0
 800632e:	4b28      	ldr	r3, [pc, #160]	; (80063d0 <main+0xd4>)
 8006330:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8006332:	4b28      	ldr	r3, [pc, #160]	; (80063d4 <main+0xd8>)
 8006334:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8006338:	461d      	mov	r5, r3
 800633a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800633c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800633e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006342:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8006346:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800634a:	2100      	movs	r1, #0
 800634c:	4618      	mov	r0, r3
 800634e:	f7fe f952 	bl	80045f6 <osThreadCreate>
 8006352:	4602      	mov	r2, r0
 8006354:	4b20      	ldr	r3, [pc, #128]	; (80063d8 <main+0xdc>)
 8006356:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
	osThreadDef(askForDataTask, AskForDataTaskThread, osPriorityNormal, 0, 128);
 8006358:	4b20      	ldr	r3, [pc, #128]	; (80063dc <main+0xe0>)
 800635a:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800635e:	461d      	mov	r5, r3
 8006360:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006362:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006364:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006368:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	askForDataTaskHandle = osThreadCreate(osThread(askForDataTask), NULL);
 800636c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006370:	2100      	movs	r1, #0
 8006372:	4618      	mov	r0, r3
 8006374:	f7fe f93f 	bl	80045f6 <osThreadCreate>
 8006378:	4602      	mov	r2, r0
 800637a:	4b19      	ldr	r3, [pc, #100]	; (80063e0 <main+0xe4>)
 800637c:	601a      	str	r2, [r3, #0]

	osThreadDef(presentationTask, PresentationTaskThread, osPriorityNormal, 0, 128);
 800637e:	4b19      	ldr	r3, [pc, #100]	; (80063e4 <main+0xe8>)
 8006380:	f107 041c 	add.w	r4, r7, #28
 8006384:	461d      	mov	r5, r3
 8006386:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800638a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800638e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	presentationTaskHandle = osThreadCreate(osThread(presentationTask), NULL);
 8006392:	f107 031c 	add.w	r3, r7, #28
 8006396:	2100      	movs	r1, #0
 8006398:	4618      	mov	r0, r3
 800639a:	f7fe f92c 	bl	80045f6 <osThreadCreate>
 800639e:	4602      	mov	r2, r0
 80063a0:	4b11      	ldr	r3, [pc, #68]	; (80063e8 <main+0xec>)
 80063a2:	601a      	str	r2, [r3, #0]

	osThreadDef(communicationTask, CommunicationTaskThread, osPriorityLow, 0, 128);
 80063a4:	4b11      	ldr	r3, [pc, #68]	; (80063ec <main+0xf0>)
 80063a6:	463c      	mov	r4, r7
 80063a8:	461d      	mov	r5, r3
 80063aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80063ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80063b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	communicationTaskHandle = osThreadCreate(osThread(communicationTask), NULL);
 80063b6:	463b      	mov	r3, r7
 80063b8:	2100      	movs	r1, #0
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7fe f91b 	bl	80045f6 <osThreadCreate>
 80063c0:	4602      	mov	r2, r0
 80063c2:	4b0b      	ldr	r3, [pc, #44]	; (80063f0 <main+0xf4>)
 80063c4:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80063c6:	f7fe f911 	bl	80045ec <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80063ca:	e7fe      	b.n	80063ca <main+0xce>
 80063cc:	20000138 	.word	0x20000138
 80063d0:	2000013c 	.word	0x2000013c
 80063d4:	08008400 	.word	0x08008400
 80063d8:	20000128 	.word	0x20000128
 80063dc:	0800842c 	.word	0x0800842c
 80063e0:	2000012c 	.word	0x2000012c
 80063e4:	0800845c 	.word	0x0800845c
 80063e8:	20000130 	.word	0x20000130
 80063ec:	0800848c 	.word	0x0800848c
 80063f0:	20000134 	.word	0x20000134

080063f4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b0b8      	sub	sp, #224	; 0xe0
 80063f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80063fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80063fe:	2244      	movs	r2, #68	; 0x44
 8006400:	2100      	movs	r1, #0
 8006402:	4618      	mov	r0, r3
 8006404:	f001 f96b 	bl	80076de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006408:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800640c:	2200      	movs	r2, #0
 800640e:	601a      	str	r2, [r3, #0]
 8006410:	605a      	str	r2, [r3, #4]
 8006412:	609a      	str	r2, [r3, #8]
 8006414:	60da      	str	r2, [r3, #12]
 8006416:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006418:	463b      	mov	r3, r7
 800641a:	2288      	movs	r2, #136	; 0x88
 800641c:	2100      	movs	r1, #0
 800641e:	4618      	mov	r0, r3
 8006420:	f001 f95d 	bl	80076de <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006424:	2302      	movs	r3, #2
 8006426:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800642a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800642e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006432:	2310      	movs	r3, #16
 8006434:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006438:	2302      	movs	r3, #2
 800643a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800643e:	2302      	movs	r3, #2
 8006440:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8006444:	2301      	movs	r3, #1
 8006446:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800644a:	230a      	movs	r3, #10
 800644c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8006450:	2307      	movs	r3, #7
 8006452:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006456:	2302      	movs	r3, #2
 8006458:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800645c:	2302      	movs	r3, #2
 800645e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006462:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006466:	4618      	mov	r0, r3
 8006468:	f7fb feea 	bl	8002240 <HAL_RCC_OscConfig>
 800646c:	4603      	mov	r3, r0
 800646e:	2b00      	cmp	r3, #0
 8006470:	bf14      	ite	ne
 8006472:	2301      	movne	r3, #1
 8006474:	2300      	moveq	r3, #0
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d001      	beq.n	8006480 <_Z18SystemClock_Configv+0x8c>
  {
    Error_Handler();
 800647c:	f000 fa30 	bl	80068e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006480:	230f      	movs	r3, #15
 8006482:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006486:	2303      	movs	r3, #3
 8006488:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800648c:	2300      	movs	r3, #0
 800648e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006492:	2300      	movs	r3, #0
 8006494:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006498:	2300      	movs	r3, #0
 800649a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800649e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80064a2:	2104      	movs	r1, #4
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7fc f951 	bl	800274c <HAL_RCC_ClockConfig>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	bf14      	ite	ne
 80064b0:	2301      	movne	r3, #1
 80064b2:	2300      	moveq	r3, #0
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d001      	beq.n	80064be <_Z18SystemClock_Configv+0xca>
  {
    Error_Handler();
 80064ba:	f000 fa11 	bl	80068e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3;
 80064be:	2306      	movs	r3, #6
 80064c0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80064c2:	2300      	movs	r3, #0
 80064c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80064c6:	2300      	movs	r3, #0
 80064c8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80064ca:	463b      	mov	r3, r7
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fc fb27 	bl	8002b20 <HAL_RCCEx_PeriphCLKConfig>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	bf14      	ite	ne
 80064d8:	2301      	movne	r3, #1
 80064da:	2300      	moveq	r3, #0
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <_Z18SystemClock_Configv+0xf2>
  {
    Error_Handler();
 80064e2:	f000 f9fd 	bl	80068e0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80064e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80064ea:	f7fb fde3 	bl	80020b4 <HAL_PWREx_ControlVoltageScaling>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	bf14      	ite	ne
 80064f4:	2301      	movne	r3, #1
 80064f6:	2300      	moveq	r3, #0
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d001      	beq.n	8006502 <_Z18SystemClock_Configv+0x10e>
  {
    Error_Handler();
 80064fe:	f000 f9ef 	bl	80068e0 <Error_Handler>
  }
}
 8006502:	bf00      	nop
 8006504:	37e0      	adds	r7, #224	; 0xe0
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8006510:	4b16      	ldr	r3, [pc, #88]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006512:	4a17      	ldr	r2, [pc, #92]	; (8006570 <_ZL19MX_USART3_UART_Initv+0x64>)
 8006514:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8006516:	4b15      	ldr	r3, [pc, #84]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006518:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800651c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800651e:	4b13      	ldr	r3, [pc, #76]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006520:	2200      	movs	r2, #0
 8006522:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006524:	4b11      	ldr	r3, [pc, #68]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006526:	2200      	movs	r2, #0
 8006528:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800652a:	4b10      	ldr	r3, [pc, #64]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 800652c:	2200      	movs	r2, #0
 800652e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006530:	4b0e      	ldr	r3, [pc, #56]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006532:	220c      	movs	r2, #12
 8006534:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006536:	4b0d      	ldr	r3, [pc, #52]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006538:	2200      	movs	r2, #0
 800653a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800653c:	4b0b      	ldr	r3, [pc, #44]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 800653e:	2200      	movs	r2, #0
 8006540:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006542:	4b0a      	ldr	r3, [pc, #40]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006544:	2200      	movs	r2, #0
 8006546:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006548:	4b08      	ldr	r3, [pc, #32]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 800654a:	2200      	movs	r2, #0
 800654c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800654e:	4807      	ldr	r0, [pc, #28]	; (800656c <_ZL19MX_USART3_UART_Initv+0x60>)
 8006550:	f7fd fac7 	bl	8003ae2 <HAL_UART_Init>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	bf14      	ite	ne
 800655a:	2301      	movne	r3, #1
 800655c:	2300      	moveq	r3, #0
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <_ZL19MX_USART3_UART_Initv+0x5c>
  {
    Error_Handler();
 8006564:	f000 f9bc 	bl	80068e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8006568:	bf00      	nop
 800656a:	bd80      	pop	{r7, pc}
 800656c:	200000a8 	.word	0x200000a8
 8006570:	40004800 	.word	0x40004800

08006574 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b08a      	sub	sp, #40	; 0x28
 8006578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800657a:	f107 0314 	add.w	r3, r7, #20
 800657e:	2200      	movs	r2, #0
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	605a      	str	r2, [r3, #4]
 8006584:	609a      	str	r2, [r3, #8]
 8006586:	60da      	str	r2, [r3, #12]
 8006588:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800658a:	4a3a      	ldr	r2, [pc, #232]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 800658c:	4b39      	ldr	r3, [pc, #228]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 800658e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006590:	f043 0304 	orr.w	r3, r3, #4
 8006594:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006596:	4b37      	ldr	r3, [pc, #220]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 8006598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800659a:	f003 0304 	and.w	r3, r3, #4
 800659e:	613b      	str	r3, [r7, #16]
 80065a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80065a2:	4a34      	ldr	r2, [pc, #208]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065a4:	4b33      	ldr	r3, [pc, #204]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80065ae:	4b31      	ldr	r3, [pc, #196]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065b6:	60fb      	str	r3, [r7, #12]
 80065b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80065ba:	4a2e      	ldr	r2, [pc, #184]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065bc:	4b2d      	ldr	r3, [pc, #180]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065c0:	f043 0301 	orr.w	r3, r3, #1
 80065c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80065c6:	4b2b      	ldr	r3, [pc, #172]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ca:	f003 0301 	and.w	r3, r3, #1
 80065ce:	60bb      	str	r3, [r7, #8]
 80065d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80065d2:	4a28      	ldr	r2, [pc, #160]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065d4:	4b27      	ldr	r3, [pc, #156]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065d8:	f043 0302 	orr.w	r3, r3, #2
 80065dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80065de:	4b25      	ldr	r3, [pc, #148]	; (8006674 <_ZL12MX_GPIO_Initv+0x100>)
 80065e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	607b      	str	r3, [r7, #4]
 80065e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80065ea:	2200      	movs	r2, #0
 80065ec:	f44f 7191 	mov.w	r1, #290	; 0x122
 80065f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80065f4:	f7fb fd4a 	bl	800208c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80065f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80065fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80065fe:	4b1e      	ldr	r3, [pc, #120]	; (8006678 <_ZL12MX_GPIO_Initv+0x104>)
 8006600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006602:	2300      	movs	r3, #0
 8006604:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006606:	f107 0314 	add.w	r3, r7, #20
 800660a:	4619      	mov	r1, r3
 800660c:	481b      	ldr	r0, [pc, #108]	; (800667c <_ZL12MX_GPIO_Initv+0x108>)
 800660e:	f7fb fbd1 	bl	8001db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006612:	2301      	movs	r3, #1
 8006614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006616:	4b1a      	ldr	r3, [pc, #104]	; (8006680 <_ZL12MX_GPIO_Initv+0x10c>)
 8006618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800661a:	2300      	movs	r3, #0
 800661c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800661e:	f107 0314 	add.w	r3, r7, #20
 8006622:	4619      	mov	r1, r3
 8006624:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006628:	f7fb fbc4 	bl	8001db4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 LD2_Pin PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LD2_Pin|GPIO_PIN_8;
 800662c:	f44f 7391 	mov.w	r3, #290	; 0x122
 8006630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006632:	2301      	movs	r3, #1
 8006634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006636:	2300      	movs	r3, #0
 8006638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800663a:	2300      	movs	r3, #0
 800663c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800663e:	f107 0314 	add.w	r3, r7, #20
 8006642:	4619      	mov	r1, r3
 8006644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006648:	f7fb fbb4 	bl	8001db4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800664c:	2200      	movs	r2, #0
 800664e:	2100      	movs	r1, #0
 8006650:	2006      	movs	r0, #6
 8006652:	f7fb fb49 	bl	8001ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006656:	2006      	movs	r0, #6
 8006658:	f7fb fb7a 	bl	8001d50 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800665c:	2200      	movs	r2, #0
 800665e:	2105      	movs	r1, #5
 8006660:	2028      	movs	r0, #40	; 0x28
 8006662:	f7fb fb41 	bl	8001ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006666:	2028      	movs	r0, #40	; 0x28
 8006668:	f7fb fb72 	bl	8001d50 <HAL_NVIC_EnableIRQ>

}
 800666c:	bf00      	nop
 800666e:	3728      	adds	r7, #40	; 0x28
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	40021000 	.word	0x40021000
 8006678:	10210000 	.word	0x10210000
 800667c:	48000800 	.word	0x48000800
 8006680:	10110000 	.word	0x10110000

08006684 <_Z16StartDefaultTaskPKv>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(whichLoopIteration++ > 7){
 800668c:	4b0d      	ldr	r3, [pc, #52]	; (80066c4 <_Z16StartDefaultTaskPKv+0x40>)
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	1c5a      	adds	r2, r3, #1
 8006692:	b2d1      	uxtb	r1, r2
 8006694:	4a0b      	ldr	r2, [pc, #44]	; (80066c4 <_Z16StartDefaultTaskPKv+0x40>)
 8006696:	7011      	strb	r1, [r2, #0]
 8006698:	2b07      	cmp	r3, #7
 800669a:	bfcc      	ite	gt
 800669c:	2301      	movgt	r3, #1
 800669e:	2300      	movle	r3, #0
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d007      	beq.n	80066b6 <_Z16StartDefaultTaskPKv+0x32>
		  //Wyslij sygnal do taska odczytu ze powinien teraz sie uruchomic
		  xTaskNotify(askForDataTaskHandle, 0x01, eSetBits);
 80066a6:	4b08      	ldr	r3, [pc, #32]	; (80066c8 <_Z16StartDefaultTaskPKv+0x44>)
 80066a8:	6818      	ldr	r0, [r3, #0]
 80066aa:	2300      	movs	r3, #0
 80066ac:	2201      	movs	r2, #1
 80066ae:	2101      	movs	r1, #1
 80066b0:	f7ff fb24 	bl	8005cfc <xTaskGenericNotify>
 80066b4:	e001      	b.n	80066ba <_Z16StartDefaultTaskPKv+0x36>
	  }
	  else {
	  	  MX_BlueNRG_MS_Process();
 80066b6:	f7ff fc8b 	bl	8005fd0 <MX_BlueNRG_MS_Process>
	  }
	  osDelay(3000);
 80066ba:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80066be:	f7fd ffc2 	bl	8004646 <osDelay>
	  if(whichLoopIteration++ > 7){
 80066c2:	e7e3      	b.n	800668c <_Z16StartDefaultTaskPKv+0x8>
 80066c4:	20000142 	.word	0x20000142
 80066c8:	2000012c 	.word	0x2000012c

080066cc <_Z20AskForDataTaskThreadPKv>:
  /* USER CODE END 5 */ 
}

/* USER CODE BEGIN 6 */
void AskForDataTaskThread(void const * argument)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
	/* Podejscie: trzy taski - supervisor -> odczyt -> prezentacja: task odczytu danych */
	uint32_t notifValue;
	/* Infinite loop */
	for(;;)
	{
		xTaskNotifyWait(pdFALSE, 0xFF, &notifValue, portMAX_DELAY);
 80066d4:	f107 020c 	add.w	r2, r7, #12
 80066d8:	f04f 33ff 	mov.w	r3, #4294967295
 80066dc:	21ff      	movs	r1, #255	; 0xff
 80066de:	2000      	movs	r0, #0
 80066e0:	f7ff fac6 	bl	8005c70 <xTaskNotifyWait>
		if((notifValue&0x01) != 0x00) //Sprawdza czy notifValue zawiera wartosc ktora wyslal task supervisora
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0f2      	beq.n	80066d4 <_Z20AskForDataTaskThreadPKv+0x8>
		{
		  //Na razie wersja tylko z jednym serverem
		  //vTaskDelay(150); //moze byc niebezpieczne!
		  delayMicroseconds(150000);
 80066ee:	4806      	ldr	r0, [pc, #24]	; (8006708 <_Z20AskForDataTaskThreadPKv+0x3c>)
 80066f0:	f000 f88e 	bl	8006810 <_Z17delayMicrosecondsm>
	      MX_BlueNRG_MS_Process();
 80066f4:	f7ff fc6c 	bl	8005fd0 <MX_BlueNRG_MS_Process>
		  //Wyslij sygnal do taska od prezentacji ze powinien teraz sie uruchomic
		  xTaskNotify(presentationTaskHandle, 0x02, eSetBits);
 80066f8:	4b04      	ldr	r3, [pc, #16]	; (800670c <_Z20AskForDataTaskThreadPKv+0x40>)
 80066fa:	6818      	ldr	r0, [r3, #0]
 80066fc:	2300      	movs	r3, #0
 80066fe:	2201      	movs	r2, #1
 8006700:	2102      	movs	r1, #2
 8006702:	f7ff fafb 	bl	8005cfc <xTaskGenericNotify>
		xTaskNotifyWait(pdFALSE, 0xFF, &notifValue, portMAX_DELAY);
 8006706:	e7e5      	b.n	80066d4 <_Z20AskForDataTaskThreadPKv+0x8>
 8006708:	000249f0 	.word	0x000249f0
 800670c:	20000130 	.word	0x20000130

08006710 <_Z22PresentationTaskThreadPKv>:
		}
	}
}

void PresentationTaskThread(void const * argument)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b088      	sub	sp, #32
 8006714:	af02      	add	r7, sp, #8
 8006716:	6078      	str	r0, [r7, #4]
	uint32_t notifValue;
	/* Infinite loop */
	for(;;)
	{
		//Czekaj na sygnal od taska odczytu
		xTaskNotifyWait(pdFALSE, 0xFF, &notifValue, portMAX_DELAY);
 8006718:	f107 020c 	add.w	r2, r7, #12
 800671c:	f04f 33ff 	mov.w	r3, #4294967295
 8006720:	21ff      	movs	r1, #255	; 0xff
 8006722:	2000      	movs	r0, #0
 8006724:	f7ff faa4 	bl	8005c70 <xTaskNotifyWait>
		if((notifValue&0x02) != 0x00) //Sprawdza czy notifValue zawiera wartosc ktora wyslal task odczytu
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d0f2      	beq.n	8006718 <_Z22PresentationTaskThreadPKv+0x8>
		{
			//Na razie wersja tylko z jednym serverem
			uint16_t humid = (dataBLE[0] << 8) | dataBLE[1];
 8006732:	4b20      	ldr	r3, [pc, #128]	; (80067b4 <_Z22PresentationTaskThreadPKv+0xa4>)
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	021b      	lsls	r3, r3, #8
 8006738:	b21a      	sxth	r2, r3
 800673a:	4b1e      	ldr	r3, [pc, #120]	; (80067b4 <_Z22PresentationTaskThreadPKv+0xa4>)
 800673c:	785b      	ldrb	r3, [r3, #1]
 800673e:	b21b      	sxth	r3, r3
 8006740:	4313      	orrs	r3, r2
 8006742:	b21b      	sxth	r3, r3
 8006744:	82fb      	strh	r3, [r7, #22]
			uint16_t temp  = (dataBLE[2] << 8) | dataBLE[3];
 8006746:	4b1b      	ldr	r3, [pc, #108]	; (80067b4 <_Z22PresentationTaskThreadPKv+0xa4>)
 8006748:	789b      	ldrb	r3, [r3, #2]
 800674a:	021b      	lsls	r3, r3, #8
 800674c:	b21a      	sxth	r2, r3
 800674e:	4b19      	ldr	r3, [pc, #100]	; (80067b4 <_Z22PresentationTaskThreadPKv+0xa4>)
 8006750:	78db      	ldrb	r3, [r3, #3]
 8006752:	b21b      	sxth	r3, r3
 8006754:	4313      	orrs	r3, r2
 8006756:	b21b      	sxth	r3, r3
 8006758:	82bb      	strh	r3, [r7, #20]
			uint16_t humidDecimal = humid%10;
 800675a:	8afa      	ldrh	r2, [r7, #22]
 800675c:	4b16      	ldr	r3, [pc, #88]	; (80067b8 <_Z22PresentationTaskThreadPKv+0xa8>)
 800675e:	fba3 1302 	umull	r1, r3, r3, r2
 8006762:	08d9      	lsrs	r1, r3, #3
 8006764:	460b      	mov	r3, r1
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	440b      	add	r3, r1
 800676a:	005b      	lsls	r3, r3, #1
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	827b      	strh	r3, [r7, #18]
			uint16_t tempDecimal  = temp%10;
 8006770:	8aba      	ldrh	r2, [r7, #20]
 8006772:	4b11      	ldr	r3, [pc, #68]	; (80067b8 <_Z22PresentationTaskThreadPKv+0xa8>)
 8006774:	fba3 1302 	umull	r1, r3, r3, r2
 8006778:	08d9      	lsrs	r1, r3, #3
 800677a:	460b      	mov	r3, r1
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	440b      	add	r3, r1
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	823b      	strh	r3, [r7, #16]
			temp = temp/(uint16_t)10;
 8006786:	8abb      	ldrh	r3, [r7, #20]
 8006788:	4a0b      	ldr	r2, [pc, #44]	; (80067b8 <_Z22PresentationTaskThreadPKv+0xa8>)
 800678a:	fba2 2303 	umull	r2, r3, r2, r3
 800678e:	08db      	lsrs	r3, r3, #3
 8006790:	82bb      	strh	r3, [r7, #20]
			humid= humid/(uint16_t)10;
 8006792:	8afb      	ldrh	r3, [r7, #22]
 8006794:	4a08      	ldr	r2, [pc, #32]	; (80067b8 <_Z22PresentationTaskThreadPKv+0xa8>)
 8006796:	fba2 2303 	umull	r2, r3, r2, r3
 800679a:	08db      	lsrs	r3, r3, #3
 800679c:	82fb      	strh	r3, [r7, #22]
			//xQueueSend(msgQueueHandle, (uint8_t *)uartData, 100);
			//!!!!
			printf("\r\nTemperatura\t %hu.%huC\r\nWilgotnosc\t %hu.%hu%%\r\n",
 800679e:	8ab9      	ldrh	r1, [r7, #20]
 80067a0:	8a3a      	ldrh	r2, [r7, #16]
 80067a2:	8af8      	ldrh	r0, [r7, #22]
 80067a4:	8a7b      	ldrh	r3, [r7, #18]
					  temp, tempDecimal, humid, humidDecimal);
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	4603      	mov	r3, r0
 80067aa:	4804      	ldr	r0, [pc, #16]	; (80067bc <_Z22PresentationTaskThreadPKv+0xac>)
 80067ac:	f001 f84c 	bl	8007848 <iprintf>
		}
	}
 80067b0:	e7b2      	b.n	8006718 <_Z22PresentationTaskThreadPKv+0x8>
 80067b2:	bf00      	nop
 80067b4:	200000a0 	.word	0x200000a0
 80067b8:	cccccccd 	.word	0xcccccccd
 80067bc:	080084a8 	.word	0x080084a8

080067c0 <_Z23CommunicationTaskThreadPKv>:
}

void CommunicationTaskThread(void const * argument)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b090      	sub	sp, #64	; 0x40
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
	char receivedData[50];
	/* Infinite loop */
	for(;;)
	{
		xQueueReceive(msgQueueHandle, receivedData, delayTime); // delayTime???
 80067c8:	4b0e      	ldr	r3, [pc, #56]	; (8006804 <_Z23CommunicationTaskThreadPKv+0x44>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f107 010c 	add.w	r1, r7, #12
 80067d0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7fe fbaf 	bl	8004f38 <xQueueReceive>
		xSemaphoreTake(uartMutexHandle, 1000); // 1000???
 80067da:	4b0b      	ldr	r3, [pc, #44]	; (8006808 <_Z23CommunicationTaskThreadPKv+0x48>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fe fc4c 	bl	8005080 <xQueueSemaphoreTake>
//		HAL_UART_Transmit(&huart3, (uint8_t *)receivedData, strlen(receivedData), 10);
		printf(receivedData);
 80067e8:	f107 030c 	add.w	r3, r7, #12
 80067ec:	4618      	mov	r0, r3
 80067ee:	f001 f82b 	bl	8007848 <iprintf>
		xSemaphoreGive(uartMutexHandle);
 80067f2:	4b05      	ldr	r3, [pc, #20]	; (8006808 <_Z23CommunicationTaskThreadPKv+0x48>)
 80067f4:	6818      	ldr	r0, [r3, #0]
 80067f6:	2300      	movs	r3, #0
 80067f8:	2200      	movs	r2, #0
 80067fa:	2100      	movs	r1, #0
 80067fc:	f7fe fad0 	bl	8004da0 <xQueueGenericSend>
		xQueueReceive(msgQueueHandle, receivedData, delayTime); // delayTime???
 8006800:	e7e2      	b.n	80067c8 <_Z23CommunicationTaskThreadPKv+0x8>
 8006802:	bf00      	nop
 8006804:	2000013c 	.word	0x2000013c
 8006808:	20000138 	.word	0x20000138
 800680c:	00000000 	.word	0x00000000

08006810 <_Z17delayMicrosecondsm>:
//	  //xQueueSend(msgQueueHandle, (uint8_t *)uartData, 100);
//	  HAL_UART_Transmit(&huart3,(uint8_t *) uartData, sizeof(uartData), 100);
//	}
//}

void delayMicroseconds(uint32_t us){
 8006810:	b590      	push	{r4, r7, lr}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
	//Average, experimental time for 1 rotation of the 'for' loop with nops: ~140ns
	//for an 80MHz processor@max speed; that gives ~7.143 loop rotations for 1 ms
	//Use this fact and the processor frequency to adjust the loop counter value for any processor speed
	uint32_t clockFreq = HAL_RCC_GetHCLKFreq();	//Current processor frequency
 8006818:	f7fc f82e 	bl	8002878 <HAL_RCC_GetHCLKFreq>
 800681c:	4603      	mov	r3, r0
 800681e:	613b      	str	r3, [r7, #16]
	float clockFreqRel = clockFreq/(float)80000000.0;//Current processor frequency relative to base of 80MHz
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	ee07 3a90 	vmov	s15, r3
 8006826:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800682a:	eddf 6a23 	vldr	s13, [pc, #140]	; 80068b8 <_Z17delayMicrosecondsm+0xa8>
 800682e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006832:	edc7 7a03 	vstr	s15, [r7, #12]
	uint32_t loopCounter = (us > 0 ? (uint32_t)(us*clockFreqRel*7.143) : (uint32_t)(clockFreqRel*7.143));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d019      	beq.n	8006870 <_Z17delayMicrosecondsm+0x60>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	ee07 3a90 	vmov	s15, r3
 8006842:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006846:	edd7 7a03 	vldr	s15, [r7, #12]
 800684a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800684e:	ee17 0a90 	vmov	r0, s15
 8006852:	f7f9 fe71 	bl	8000538 <__aeabi_f2d>
 8006856:	a316      	add	r3, pc, #88	; (adr r3, 80068b0 <_Z17delayMicrosecondsm+0xa0>)
 8006858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685c:	f7f9 fec0 	bl	80005e0 <__aeabi_dmul>
 8006860:	4603      	mov	r3, r0
 8006862:	460c      	mov	r4, r1
 8006864:	4618      	mov	r0, r3
 8006866:	4621      	mov	r1, r4
 8006868:	f7fa f8cc 	bl	8000a04 <__aeabi_d2uiz>
 800686c:	4603      	mov	r3, r0
 800686e:	e00e      	b.n	800688e <_Z17delayMicrosecondsm+0x7e>
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f7f9 fe61 	bl	8000538 <__aeabi_f2d>
 8006876:	a30e      	add	r3, pc, #56	; (adr r3, 80068b0 <_Z17delayMicrosecondsm+0xa0>)
 8006878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687c:	f7f9 feb0 	bl	80005e0 <__aeabi_dmul>
 8006880:	4603      	mov	r3, r0
 8006882:	460c      	mov	r4, r1
 8006884:	4618      	mov	r0, r3
 8006886:	4621      	mov	r1, r4
 8006888:	f7fa f8bc 	bl	8000a04 <__aeabi_d2uiz>
 800688c:	4603      	mov	r3, r0
 800688e:	60bb      	str	r3, [r7, #8]
	//uint32_t loopCounter = (us > 0 ? (uint32_t)(us*7.143) : 7); //A minimum delay of 1 us - 80MHz only
	for(uint32_t tmp = 0; tmp < loopCounter; tmp++) {asm("nop");}
 8006890:	2300      	movs	r3, #0
 8006892:	617b      	str	r3, [r7, #20]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	429a      	cmp	r2, r3
 800689a:	d204      	bcs.n	80068a6 <_Z17delayMicrosecondsm+0x96>
 800689c:	bf00      	nop
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	3301      	adds	r3, #1
 80068a2:	617b      	str	r3, [r7, #20]
 80068a4:	e7f6      	b.n	8006894 <_Z17delayMicrosecondsm+0x84>
	//previously there was tmp < 800 giving 3200 processor cycles, each lasting 12.5 ns = 40 us delay
	//UINT_MAX	Maximum value for a variable of type unsigned int	4,294,967,295 (0xffffffff)
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd90      	pop	{r4, r7, pc}
 80068ae:	bf00      	nop
 80068b0:	978d4fdf 	.word	0x978d4fdf
 80068b4:	401c926e 	.word	0x401c926e
 80068b8:	4c989680 	.word	0x4c989680

080068bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a04      	ldr	r2, [pc, #16]	; (80068dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d101      	bne.n	80068d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80068ce:	f7fb f9d3 	bl	8001c78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80068d2:	bf00      	nop
 80068d4:	3708      	adds	r7, #8
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	40000400 	.word	0x40000400

080068e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80068e0:	b480      	push	{r7}
 80068e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80068e4:	bf00      	nop
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
	...

080068f0 <Add_Sample_Service>:
 * @brief  Add a sample service using a vendor specific profile
 * @param  None
 * @retval Status
 */
tBleStatus Add_Sample_Service(void)
{
 80068f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  D973F2E0-B19E-11E2-9E96-0800200C9A66
  D973F2E1-B19E-11E2-9E96-0800200C9A66
  D973F2E2-B19E-11E2-9E96-0800200C9A66
  */
  
  const uint8_t service_uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 80068f4:	4b2c      	ldr	r3, [pc, #176]	; (80069a8 <Add_Sample_Service+0xb8>)
{
 80068f6:	b092      	sub	sp, #72	; 0x48
  const uint8_t service_uuid[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe0,0xf2,0x73,0xd9};
 80068f8:	aa06      	add	r2, sp, #24
 80068fa:	f103 0610 	add.w	r6, r3, #16
 80068fe:	4615      	mov	r5, r2
 8006900:	6818      	ldr	r0, [r3, #0]
 8006902:	6859      	ldr	r1, [r3, #4]
 8006904:	4614      	mov	r4, r2
 8006906:	c403      	stmia	r4!, {r0, r1}
 8006908:	3308      	adds	r3, #8
 800690a:	42b3      	cmp	r3, r6
 800690c:	4622      	mov	r2, r4
 800690e:	d1f7      	bne.n	8006900 <Add_Sample_Service+0x10>
  const uint8_t charUuidTX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8006910:	4b26      	ldr	r3, [pc, #152]	; (80069ac <Add_Sample_Service+0xbc>)
 8006912:	aa0a      	add	r2, sp, #40	; 0x28
 8006914:	f103 0710 	add.w	r7, r3, #16
 8006918:	4616      	mov	r6, r2
 800691a:	6818      	ldr	r0, [r3, #0]
 800691c:	6859      	ldr	r1, [r3, #4]
 800691e:	4614      	mov	r4, r2
 8006920:	c403      	stmia	r4!, {r0, r1}
 8006922:	3308      	adds	r3, #8
 8006924:	42bb      	cmp	r3, r7
 8006926:	4622      	mov	r2, r4
 8006928:	d1f7      	bne.n	800691a <Add_Sample_Service+0x2a>
  const uint8_t charUuidRX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 800692a:	4b21      	ldr	r3, [pc, #132]	; (80069b0 <Add_Sample_Service+0xc0>)
 800692c:	aa0e      	add	r2, sp, #56	; 0x38
 800692e:	f103 0e10 	add.w	lr, r3, #16
 8006932:	4617      	mov	r7, r2
 8006934:	6818      	ldr	r0, [r3, #0]
 8006936:	6859      	ldr	r1, [r3, #4]
 8006938:	4614      	mov	r4, r2
 800693a:	c403      	stmia	r4!, {r0, r1}
 800693c:	3308      	adds	r3, #8
 800693e:	4573      	cmp	r3, lr
 8006940:	4622      	mov	r2, r4
 8006942:	d1f7      	bne.n	8006934 <Add_Sample_Service+0x44>
  
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid, PRIMARY_SERVICE, 7, &sampleServHandle); /* original is 9?? */
 8006944:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80069bc <Add_Sample_Service+0xcc>
 8006948:	f8cd 8000 	str.w	r8, [sp]
 800694c:	2307      	movs	r3, #7
 800694e:	2201      	movs	r2, #1
 8006950:	4629      	mov	r1, r5
 8006952:	2002      	movs	r0, #2
 8006954:	f7fd fa75 	bl	8003e42 <aci_gatt_add_serv>
  if (ret != BLE_STATUS_SUCCESS) goto fail;    
 8006958:	4603      	mov	r3, r0
 800695a:	bb08      	cbnz	r0, 80069a0 <Add_Sample_Service+0xb0>
  
  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidTX, 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, 0,
 800695c:	4a15      	ldr	r2, [pc, #84]	; (80069b4 <Add_Sample_Service+0xc4>)
 800695e:	9205      	str	r2, [sp, #20]
 8006960:	2510      	movs	r5, #16
 8006962:	2401      	movs	r4, #1
 8006964:	9302      	str	r3, [sp, #8]
 8006966:	9301      	str	r3, [sp, #4]
 8006968:	f8b8 0000 	ldrh.w	r0, [r8]
 800696c:	9404      	str	r4, [sp, #16]
 800696e:	2314      	movs	r3, #20
 8006970:	9503      	str	r5, [sp, #12]
 8006972:	9500      	str	r5, [sp, #0]
 8006974:	4632      	mov	r2, r6
 8006976:	2102      	movs	r1, #2
 8006978:	f7fd faa6 	bl	8003ec8 <aci_gatt_add_char>
                           16, 1, &TXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800697c:	4603      	mov	r3, r0
 800697e:	b978      	cbnz	r0, 80069a0 <Add_Sample_Service+0xb0>
  
  ret =  aci_gatt_add_char(sampleServHandle, UUID_TYPE_128, charUuidRX, 20, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE,
 8006980:	4a0d      	ldr	r2, [pc, #52]	; (80069b8 <Add_Sample_Service+0xc8>)
 8006982:	9301      	str	r3, [sp, #4]
 8006984:	230c      	movs	r3, #12
 8006986:	9205      	str	r2, [sp, #20]
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	f8b8 0000 	ldrh.w	r0, [r8]
 800698e:	9404      	str	r4, [sp, #16]
 8006990:	9503      	str	r5, [sp, #12]
 8006992:	9402      	str	r4, [sp, #8]
 8006994:	2314      	movs	r3, #20
 8006996:	463a      	mov	r2, r7
 8006998:	2102      	movs	r1, #2
 800699a:	f7fd fa95 	bl	8003ec8 <aci_gatt_add_char>
                           16, 1, &RXCharHandle);
  if (ret != BLE_STATUS_SUCCESS) goto fail;
 800699e:	b100      	cbz	r0, 80069a2 <Add_Sample_Service+0xb2>
  PRINTF("Sample Service added.\nTX Char Handle %04X, RX Char Handle %04X\n", TXCharHandle, RXCharHandle);
  return BLE_STATUS_SUCCESS; 
  
fail:
  PRINTF("Error while adding Sample Service.\n");
  return BLE_STATUS_ERROR ;
 80069a0:	2047      	movs	r0, #71	; 0x47
}
 80069a2:	b012      	add	sp, #72	; 0x48
 80069a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069a8:	080084d9 	.word	0x080084d9
 80069ac:	080084e9 	.word	0x080084e9
 80069b0:	080084f9 	.word	0x080084f9
 80069b4:	200014e8 	.word	0x200014e8
 80069b8:	200014ec 	.word	0x200014ec
 80069bc:	200014ea 	.word	0x200014ea

080069c0 <Make_Connection>:
 * @brief  Make the device connectable
 * @param  None 
 * @retval None
 */
void Make_Connection(void)
{  
 80069c0:	b570      	push	{r4, r5, r6, lr}
  tBleStatus ret;
  
  
  if(BLE_Role == CLIENT) {
 80069c2:	4b28      	ldr	r3, [pc, #160]	; (8006a64 <Make_Connection+0xa4>)
 80069c4:	781c      	ldrb	r4, [r3, #0]
{  
 80069c6:	b08c      	sub	sp, #48	; 0x30
 80069c8:	ad08      	add	r5, sp, #32
  if(BLE_Role == CLIENT) {
 80069ca:	bb2c      	cbnz	r4, 8006a18 <Make_Connection+0x58>
    
    printf("Client Create Connection\n");
 80069cc:	4826      	ldr	r0, [pc, #152]	; (8006a68 <Make_Connection+0xa8>)
 80069ce:	f000 ffc3 	bl	8007958 <puts>
    tBDAddr bdaddr = {0xaa, 0x00, 0x00, 0xE1, 0x80, 0x02};
 80069d2:	4b26      	ldr	r3, [pc, #152]	; (8006a6c <Make_Connection+0xac>)
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	9008      	str	r0, [sp, #32]
 80069d8:	889b      	ldrh	r3, [r3, #4]
 80069da:	80ab      	strh	r3, [r5, #4]
    
    BSP_LED_On(LED2); //To indicate the start of the connection and discovery phase
 80069dc:	4620      	mov	r0, r4
 80069de:	f000 fa9f 	bl	8006f20 <BSP_LED_On>
    
    /*
    Scan_Interval, Scan_Window, Peer_Address_Type, Peer_Address, Own_Address_Type, Conn_Interval_Min, 
    Conn_Interval_Max, Conn_Latency, Supervision_Timeout, Conn_Len_Min, Conn_Len_Max    
    */
    ret = aci_gap_create_connection(SCAN_P, SCAN_L, PUBLIC_ADDR, bdaddr, PUBLIC_ADDR, CONN_P1, CONN_P2, 0,
 80069e2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80069e6:	9306      	str	r3, [sp, #24]
 80069e8:	9305      	str	r3, [sp, #20]
 80069ea:	233c      	movs	r3, #60	; 0x3c
 80069ec:	9304      	str	r3, [sp, #16]
 80069ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80069f2:	2328      	movs	r3, #40	; 0x28
 80069f4:	9302      	str	r3, [sp, #8]
 80069f6:	9301      	str	r3, [sp, #4]
 80069f8:	9403      	str	r4, [sp, #12]
 80069fa:	9400      	str	r4, [sp, #0]
 80069fc:	462b      	mov	r3, r5
 80069fe:	4622      	mov	r2, r4
 8006a00:	4608      	mov	r0, r1
 8006a02:	f7fd f9b4 	bl	8003d6e <aci_gap_create_connection>
                                    SUPERV_TIMEOUT, CONN_L1 , CONN_L2); 
    
    if (ret != 0){
 8006a06:	b128      	cbz	r0, 8006a14 <Make_Connection+0x54>
      printf("Error while starting connection.\n");
 8006a08:	4819      	ldr	r0, [pc, #100]	; (8006a70 <Make_Connection+0xb0>)
 8006a0a:	f000 ffa5 	bl	8007958 <puts>
      HAL_Delay(100);
 8006a0e:	2064      	movs	r0, #100	; 0x64
 8006a10:	f7fb f944 	bl	8001c9c <HAL_Delay>
    */
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR, 
                                   NO_WHITE_LIST_USE, 13, local_name, 0, NULL, 0, 0);
    PRINTF("%d\n",ret);
  }
}
 8006a14:	b00c      	add	sp, #48	; 0x30
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
    const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'B','l','u','e','N','R','G','_','C','h','a','t'};
 8006a18:	4b16      	ldr	r3, [pc, #88]	; (8006a74 <Make_Connection+0xb4>)
 8006a1a:	462a      	mov	r2, r5
 8006a1c:	f103 0608 	add.w	r6, r3, #8
 8006a20:	6818      	ldr	r0, [r3, #0]
 8006a22:	6859      	ldr	r1, [r3, #4]
 8006a24:	4614      	mov	r4, r2
 8006a26:	c403      	stmia	r4!, {r0, r1}
 8006a28:	3308      	adds	r3, #8
 8006a2a:	42b3      	cmp	r3, r6
 8006a2c:	4622      	mov	r2, r4
 8006a2e:	d1f7      	bne.n	8006a20 <Make_Connection+0x60>
 8006a30:	6818      	ldr	r0, [r3, #0]
 8006a32:	791b      	ldrb	r3, [r3, #4]
 8006a34:	6020      	str	r0, [r4, #0]
    hci_le_set_scan_resp_data(0,NULL);
 8006a36:	2100      	movs	r1, #0
    const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'B','l','u','e','N','R','G','_','C','h','a','t'};
 8006a38:	7123      	strb	r3, [r4, #4]
    hci_le_set_scan_resp_data(0,NULL);
 8006a3a:	4608      	mov	r0, r1
 8006a3c:	f7fd fbe4 	bl	8004208 <hci_le_set_scan_resp_data>
    ret = aci_gap_set_discoverable(ADV_DATA_TYPE, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR, 
 8006a40:	2300      	movs	r3, #0
 8006a42:	220d      	movs	r2, #13
 8006a44:	9201      	str	r2, [sp, #4]
 8006a46:	9306      	str	r3, [sp, #24]
 8006a48:	9305      	str	r3, [sp, #20]
 8006a4a:	9304      	str	r3, [sp, #16]
 8006a4c:	9303      	str	r3, [sp, #12]
 8006a4e:	9502      	str	r5, [sp, #8]
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006a56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7fd f8ea 	bl	8003c34 <aci_gap_set_discoverable>
}
 8006a60:	e7d8      	b.n	8006a14 <Make_Connection+0x54>
 8006a62:	bf00      	nop
 8006a64:	20001154 	.word	0x20001154
 8006a68:	08008642 	.word	0x08008642
 8006a6c:	08008509 	.word	0x08008509
 8006a70:	0800865b 	.word	0x0800865b
 8006a74:	0800850f 	.word	0x0800850f

08006a78 <startReadTXCharHandle>:
 * @brief  Discovery TX characteristic handle by UUID 128 bits
 * @param  None 
 * @retval None
 */
void startReadTXCharHandle(void)
{
 8006a78:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (!start_read_tx_char_handle)
 8006a7a:	4d0f      	ldr	r5, [pc, #60]	; (8006ab8 <startReadTXCharHandle+0x40>)
 8006a7c:	782a      	ldrb	r2, [r5, #0]
{
 8006a7e:	b087      	sub	sp, #28
  if (!start_read_tx_char_handle)
 8006a80:	b9c2      	cbnz	r2, 8006ab4 <startReadTXCharHandle+0x3c>
  {    
    PRINTF("Start reading TX Char Handle\n");
    
    const uint8_t charUuid128_TX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe1,0xf2,0x73,0xd9};
 8006a82:	4b0e      	ldr	r3, [pc, #56]	; (8006abc <startReadTXCharHandle+0x44>)
 8006a84:	aa02      	add	r2, sp, #8
 8006a86:	f103 0710 	add.w	r7, r3, #16
 8006a8a:	4616      	mov	r6, r2
 8006a8c:	6818      	ldr	r0, [r3, #0]
 8006a8e:	6859      	ldr	r1, [r3, #4]
 8006a90:	4614      	mov	r4, r2
 8006a92:	c403      	stmia	r4!, {r0, r1}
 8006a94:	3308      	adds	r3, #8
 8006a96:	42bb      	cmp	r3, r7
 8006a98:	4622      	mov	r2, r4
 8006a9a:	d1f7      	bne.n	8006a8c <startReadTXCharHandle+0x14>
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_TX);
 8006a9c:	4b08      	ldr	r3, [pc, #32]	; (8006ac0 <startReadTXCharHandle+0x48>)
 8006a9e:	8818      	ldrh	r0, [r3, #0]
 8006aa0:	9600      	str	r6, [sp, #0]
 8006aa2:	2302      	movs	r3, #2
 8006aa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006aa8:	2101      	movs	r1, #1
 8006aaa:	b280      	uxth	r0, r0
 8006aac:	f7fd fa6a 	bl	8003f84 <aci_gatt_disc_charac_by_uuid>
    start_read_tx_char_handle = TRUE;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	702b      	strb	r3, [r5, #0]
  }
}
 8006ab4:	b007      	add	sp, #28
 8006ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ab8:	200014b6 	.word	0x200014b6
 8006abc:	080084e9 	.word	0x080084e9
 8006ac0:	200014b0 	.word	0x200014b0

08006ac4 <startReadRXCharHandle>:
 * @brief  Discovery RX characteristic handle by UUID 128 bits
 * @param  None 
 * @retval None
 */
void startReadRXCharHandle(void)
{  
 8006ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (!start_read_rx_char_handle)
 8006ac6:	4d0f      	ldr	r5, [pc, #60]	; (8006b04 <startReadRXCharHandle+0x40>)
 8006ac8:	782a      	ldrb	r2, [r5, #0]
{  
 8006aca:	b087      	sub	sp, #28
  if (!start_read_rx_char_handle)
 8006acc:	b9c2      	cbnz	r2, 8006b00 <startReadRXCharHandle+0x3c>
  {
    PRINTF("Start reading RX Char Handle\n");
    
    const uint8_t charUuid128_RX[16] = {0x66,0x9a,0x0c,0x20,0x00,0x08,0x96,0x9e,0xe2,0x11,0x9e,0xb1,0xe2,0xf2,0x73,0xd9};
 8006ace:	4b0e      	ldr	r3, [pc, #56]	; (8006b08 <startReadRXCharHandle+0x44>)
 8006ad0:	aa02      	add	r2, sp, #8
 8006ad2:	f103 0710 	add.w	r7, r3, #16
 8006ad6:	4616      	mov	r6, r2
 8006ad8:	6818      	ldr	r0, [r3, #0]
 8006ada:	6859      	ldr	r1, [r3, #4]
 8006adc:	4614      	mov	r4, r2
 8006ade:	c403      	stmia	r4!, {r0, r1}
 8006ae0:	3308      	adds	r3, #8
 8006ae2:	42bb      	cmp	r3, r7
 8006ae4:	4622      	mov	r2, r4
 8006ae6:	d1f7      	bne.n	8006ad8 <startReadRXCharHandle+0x14>
    aci_gatt_disc_charac_by_uuid(connection_handle, 0x0001, 0xFFFF, UUID_TYPE_128, charUuid128_RX);
 8006ae8:	4b08      	ldr	r3, [pc, #32]	; (8006b0c <startReadRXCharHandle+0x48>)
 8006aea:	8818      	ldrh	r0, [r3, #0]
 8006aec:	9600      	str	r6, [sp, #0]
 8006aee:	2302      	movs	r3, #2
 8006af0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006af4:	2101      	movs	r1, #1
 8006af6:	b280      	uxth	r0, r0
 8006af8:	f7fd fa44 	bl	8003f84 <aci_gatt_disc_charac_by_uuid>
    start_read_rx_char_handle = TRUE;
 8006afc:	2301      	movs	r3, #1
 8006afe:	702b      	strb	r3, [r5, #0]
  }
}
 8006b00:	b007      	add	sp, #28
 8006b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b04:	200014b5 	.word	0x200014b5
 8006b08:	080084f9 	.word	0x080084f9
 8006b0c:	200014b0 	.word	0x200014b0

08006b10 <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 8006b10:	b570      	push	{r4, r5, r6, lr}
 8006b12:	4605      	mov	r5, r0
//  BSP_LED_Toggle(LED2);
	BSP_LED_Off(LED2);
 8006b14:	2000      	movs	r0, #0
{
 8006b16:	460e      	mov	r6, r1
	BSP_LED_Off(LED2);
 8006b18:	f000 fa0b 	bl	8006f32 <BSP_LED_Off>

  for(int i = 0; i < Nb_bytes; i++) {
 8006b1c:	462c      	mov	r4, r5
 8006b1e:	1b63      	subs	r3, r4, r5
 8006b20:	429e      	cmp	r6, r3
 8006b22:	dc06      	bgt.n	8006b32 <receiveData+0x22>
    printf("%c", data_buffer[i]);
  } //obudowac do wysylania
  // tu moze byc obudowa uartowa/samo wysylanie wartosci temp i wilgotnosci
  fflush(stdout);
 8006b24:	4b05      	ldr	r3, [pc, #20]	; (8006b3c <receiveData+0x2c>)
 8006b26:	681b      	ldr	r3, [r3, #0]
}
 8006b28:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  fflush(stdout);
 8006b2c:	6898      	ldr	r0, [r3, #8]
 8006b2e:	f000 bccb 	b.w	80074c8 <fflush>
    printf("%c", data_buffer[i]);
 8006b32:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006b36:	f000 fe9f 	bl	8007878 <putchar>
 8006b3a:	e7f0      	b.n	8006b1e <receiveData+0xe>
 8006b3c:	20000020 	.word	0x20000020

08006b40 <enableNotification>:
 * @brief  Enable notification
 * @param  None 
 * @retval None
 */
void enableNotification(void)
{
 8006b40:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t client_char_conf_data[] = {0x01, 0x00}; // Enable notifications
 8006b42:	2301      	movs	r3, #1
 8006b44:	f88d 3004 	strb.w	r3, [sp, #4]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	f88d 3005 	strb.w	r3, [sp, #5]
  
  uint32_t tickstart = HAL_GetTick();
 8006b4e:	f7fb f89f 	bl	8001c90 <HAL_GetTick>
  
  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8006b52:	4d0d      	ldr	r5, [pc, #52]	; (8006b88 <enableNotification+0x48>)
 8006b54:	4c0d      	ldr	r4, [pc, #52]	; (8006b8c <enableNotification+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 8006b56:	4606      	mov	r6, r0
  while(aci_gatt_write_charac_descriptor(connection_handle, tx_handle+2, 2, client_char_conf_data)==BLE_STATUS_NOT_ALLOWED){
 8006b58:	8821      	ldrh	r1, [r4, #0]
 8006b5a:	8828      	ldrh	r0, [r5, #0]
 8006b5c:	3102      	adds	r1, #2
 8006b5e:	ab01      	add	r3, sp, #4
 8006b60:	2202      	movs	r2, #2
 8006b62:	b289      	uxth	r1, r1
 8006b64:	b280      	uxth	r0, r0
 8006b66:	f7fd fa43 	bl	8003ff0 <aci_gatt_write_charac_descriptor>
 8006b6a:	2846      	cmp	r0, #70	; 0x46
 8006b6c:	d106      	bne.n	8006b7c <enableNotification+0x3c>
    /* Radio is busy */
    if ((HAL_GetTick() - tickstart) > (10*HCI_DEFAULT_TIMEOUT_MS)) break;
 8006b6e:	f7fb f88f 	bl	8001c90 <HAL_GetTick>
 8006b72:	f242 7310 	movw	r3, #10000	; 0x2710
 8006b76:	1b80      	subs	r0, r0, r6
 8006b78:	4298      	cmp	r0, r3
 8006b7a:	d9ed      	bls.n	8006b58 <enableNotification+0x18>
  }
  notification_enabled = TRUE;
 8006b7c:	4b04      	ldr	r3, [pc, #16]	; (8006b90 <enableNotification+0x50>)
 8006b7e:	2201      	movs	r2, #1
 8006b80:	701a      	strb	r2, [r3, #0]
}
 8006b82:	b002      	add	sp, #8
 8006b84:	bd70      	pop	{r4, r5, r6, pc}
 8006b86:	bf00      	nop
 8006b88:	200014b0 	.word	0x200014b0
 8006b8c:	200014e4 	.word	0x200014e4
 8006b90:	200014b4 	.word	0x200014b4

08006b94 <Attribute_Modified_CB>:
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
  if(handle == RXCharHandle + 1){
 8006b94:	4b09      	ldr	r3, [pc, #36]	; (8006bbc <Attribute_Modified_CB+0x28>)
 8006b96:	881b      	ldrh	r3, [r3, #0]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	4298      	cmp	r0, r3
 8006b9c:	d102      	bne.n	8006ba4 <Attribute_Modified_CB+0x10>
    receiveData(att_data, data_length);
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	f7ff bfb6 	b.w	8006b10 <receiveData>
  } else if (handle == TXCharHandle + 2) {        
 8006ba4:	4b06      	ldr	r3, [pc, #24]	; (8006bc0 <Attribute_Modified_CB+0x2c>)
 8006ba6:	881b      	ldrh	r3, [r3, #0]
 8006ba8:	3302      	adds	r3, #2
 8006baa:	4298      	cmp	r0, r3
 8006bac:	d104      	bne.n	8006bb8 <Attribute_Modified_CB+0x24>
    if(att_data[0] == 0x01)
 8006bae:	7813      	ldrb	r3, [r2, #0]
 8006bb0:	2b01      	cmp	r3, #1
      notification_enabled = TRUE;
 8006bb2:	bf04      	itt	eq
 8006bb4:	4a03      	ldreq	r2, [pc, #12]	; (8006bc4 <Attribute_Modified_CB+0x30>)
 8006bb6:	7013      	strbeq	r3, [r2, #0]
 8006bb8:	4770      	bx	lr
 8006bba:	bf00      	nop
 8006bbc:	200014ec 	.word	0x200014ec
 8006bc0:	200014e8 	.word	0x200014e8
 8006bc4:	200014b4 	.word	0x200014b4

08006bc8 <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{  
 8006bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  connected = TRUE;
 8006bca:	4b0c      	ldr	r3, [pc, #48]	; (8006bfc <GAP_ConnectionComplete_CB+0x34>)
  connection_handle = handle;
  
  printf("Connected to device:");
  for(int i = 5; i > 0; i--){
    printf("%02X-", addr[i]);
 8006bcc:	4f0c      	ldr	r7, [pc, #48]	; (8006c00 <GAP_ConnectionComplete_CB+0x38>)
  connected = TRUE;
 8006bce:	2201      	movs	r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8006bd2:	4b0c      	ldr	r3, [pc, #48]	; (8006c04 <GAP_ConnectionComplete_CB+0x3c>)
{  
 8006bd4:	4604      	mov	r4, r0
  printf("Connected to device:");
 8006bd6:	480c      	ldr	r0, [pc, #48]	; (8006c08 <GAP_ConnectionComplete_CB+0x40>)
  connection_handle = handle;
 8006bd8:	8019      	strh	r1, [r3, #0]
  printf("Connected to device:");
 8006bda:	f000 fe35 	bl	8007848 <iprintf>
 8006bde:	1da5      	adds	r5, r4, #6
 8006be0:	1c66      	adds	r6, r4, #1
    printf("%02X-", addr[i]);
 8006be2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006be6:	4638      	mov	r0, r7
 8006be8:	f000 fe2e 	bl	8007848 <iprintf>
  for(int i = 5; i > 0; i--){
 8006bec:	42b5      	cmp	r5, r6
 8006bee:	d1f8      	bne.n	8006be2 <GAP_ConnectionComplete_CB+0x1a>
  }
  printf("%02X\n", addr[0]);
 8006bf0:	7821      	ldrb	r1, [r4, #0]
 8006bf2:	4806      	ldr	r0, [pc, #24]	; (8006c0c <GAP_ConnectionComplete_CB+0x44>)
}
 8006bf4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  printf("%02X\n", addr[0]);
 8006bf8:	f000 be26 	b.w	8007848 <iprintf>
 8006bfc:	200014ac 	.word	0x200014ac
 8006c00:	08008629 	.word	0x08008629
 8006c04:	200014b0 	.word	0x200014b0
 8006c08:	08008614 	.word	0x08008614
 8006c0c:	0800862f 	.word	0x0800862f

08006c10 <GAP_DisconnectionComplete_CB>:
 * @param  None 
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
  connected = FALSE;
 8006c10:	4b0a      	ldr	r3, [pc, #40]	; (8006c3c <GAP_DisconnectionComplete_CB+0x2c>)
  
  printf("Disconnected\n");
 8006c12:	480b      	ldr	r0, [pc, #44]	; (8006c40 <GAP_DisconnectionComplete_CB+0x30>)
{
 8006c14:	b510      	push	{r4, lr}
  connected = FALSE;
 8006c16:	2400      	movs	r4, #0
 8006c18:	601c      	str	r4, [r3, #0]
  printf("Disconnected\n");
 8006c1a:	f000 fe9d 	bl	8007958 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8006c1e:	4b09      	ldr	r3, [pc, #36]	; (8006c44 <GAP_DisconnectionComplete_CB+0x34>)
 8006c20:	2201      	movs	r2, #1
 8006c22:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8006c24:	4b08      	ldr	r3, [pc, #32]	; (8006c48 <GAP_DisconnectionComplete_CB+0x38>)
 8006c26:	701c      	strb	r4, [r3, #0]
  start_read_tx_char_handle = FALSE;
 8006c28:	4b08      	ldr	r3, [pc, #32]	; (8006c4c <GAP_DisconnectionComplete_CB+0x3c>)
 8006c2a:	701c      	strb	r4, [r3, #0]
  start_read_rx_char_handle = FALSE;
 8006c2c:	4b08      	ldr	r3, [pc, #32]	; (8006c50 <GAP_DisconnectionComplete_CB+0x40>)
 8006c2e:	701c      	strb	r4, [r3, #0]
  end_read_tx_char_handle = FALSE;
 8006c30:	4b08      	ldr	r3, [pc, #32]	; (8006c54 <GAP_DisconnectionComplete_CB+0x44>)
 8006c32:	701c      	strb	r4, [r3, #0]
  end_read_rx_char_handle = FALSE;
 8006c34:	4b08      	ldr	r3, [pc, #32]	; (8006c58 <GAP_DisconnectionComplete_CB+0x48>)
 8006c36:	701c      	strb	r4, [r3, #0]
 8006c38:	bd10      	pop	{r4, pc}
 8006c3a:	bf00      	nop
 8006c3c:	200014ac 	.word	0x200014ac
 8006c40:	08008635 	.word	0x08008635
 8006c44:	2000000d 	.word	0x2000000d
 8006c48:	200014b4 	.word	0x200014b4
 8006c4c:	200014b6 	.word	0x200014b6
 8006c50:	200014b5 	.word	0x200014b5
 8006c54:	200014b3 	.word	0x200014b3
 8006c58:	200014b2 	.word	0x200014b2

08006c5c <GATT_Notification_CB>:
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
  if (attr_handle == tx_handle+1) {
 8006c5c:	4b08      	ldr	r3, [pc, #32]	; (8006c80 <GATT_Notification_CB+0x24>)
 8006c5e:	881b      	ldrh	r3, [r3, #0]
 8006c60:	3301      	adds	r3, #1
 8006c62:	4298      	cmp	r0, r3
 8006c64:	d10a      	bne.n	8006c7c <GATT_Notification_CB+0x20>
    //!!! receiveData(attr_value, attr_len); //wypisanie danych printfem
	dataBLE[0] = *attr_value;
 8006c66:	4b07      	ldr	r3, [pc, #28]	; (8006c84 <GATT_Notification_CB+0x28>)
 8006c68:	7811      	ldrb	r1, [r2, #0]
 8006c6a:	7019      	strb	r1, [r3, #0]
	dataBLE[1] = *(attr_value + 1);
 8006c6c:	7851      	ldrb	r1, [r2, #1]
 8006c6e:	7059      	strb	r1, [r3, #1]
	dataBLE[2] = *(attr_value + 2);
 8006c70:	7891      	ldrb	r1, [r2, #2]
 8006c72:	7099      	strb	r1, [r3, #2]
	dataBLE[3] = *(attr_value + 3);
 8006c74:	78d1      	ldrb	r1, [r2, #3]
 8006c76:	70d9      	strb	r1, [r3, #3]
	dataBLE[4] = *(attr_value + 4);
 8006c78:	7912      	ldrb	r2, [r2, #4]
 8006c7a:	711a      	strb	r2, [r3, #4]
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	200014e4 	.word	0x200014e4
 8006c84:	200000a0 	.word	0x200000a0

08006c88 <user_notify>:
{
  hci_uart_pckt *hci_pckt = pData;  
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
  
  if(hci_pckt->type != HCI_EVENT_PKT)
 8006c88:	7802      	ldrb	r2, [r0, #0]
 8006c8a:	2a04      	cmp	r2, #4
{
 8006c8c:	4603      	mov	r3, r0
  if(hci_pckt->type != HCI_EVENT_PKT)
 8006c8e:	d167      	bne.n	8006d60 <user_notify+0xd8>
    return;
  
  switch(event_pckt->evt){
 8006c90:	7842      	ldrb	r2, [r0, #1]
 8006c92:	2a3e      	cmp	r2, #62	; 0x3e
 8006c94:	d005      	beq.n	8006ca2 <user_notify+0x1a>
 8006c96:	2aff      	cmp	r2, #255	; 0xff
 8006c98:	d00b      	beq.n	8006cb2 <user_notify+0x2a>
 8006c9a:	2a05      	cmp	r2, #5
 8006c9c:	d160      	bne.n	8006d60 <user_notify+0xd8>
    
  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8006c9e:	f7ff bfb7 	b.w	8006c10 <GAP_DisconnectionComplete_CB>
    
  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
      
      switch(evt->subevent){
 8006ca2:	78c2      	ldrb	r2, [r0, #3]
 8006ca4:	2a01      	cmp	r2, #1
 8006ca6:	d15b      	bne.n	8006d60 <user_notify+0xd8>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8006ca8:	f8b0 1005 	ldrh.w	r1, [r0, #5]
 8006cac:	3009      	adds	r0, #9
 8006cae:	f7ff bf8b 	b.w	8006bc8 <GAP_ConnectionComplete_CB>
    break;
    
  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
      switch(blue_evt->ecode){
 8006cb2:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8006cb6:	f640 410f 	movw	r1, #3087	; 0xc0f
 8006cba:	428a      	cmp	r2, r1
 8006cbc:	d01a      	beq.n	8006cf4 <user_notify+0x6c>
 8006cbe:	f5b2 6f41 	cmp.w	r2, #3088	; 0xc10
 8006cc2:	d204      	bcs.n	8006cce <user_notify+0x46>
 8006cc4:	f640 4101 	movw	r1, #3073	; 0xc01
 8006cc8:	428a      	cmp	r2, r1
 8006cca:	d006      	beq.n	8006cda <user_notify+0x52>
 8006ccc:	4770      	bx	lr
 8006cce:	d034      	beq.n	8006d3a <user_notify+0xb2>
 8006cd0:	f640 4112 	movw	r1, #3090	; 0xc12
 8006cd4:	428a      	cmp	r2, r1
 8006cd6:	d015      	beq.n	8006d04 <user_notify+0x7c>
 8006cd8:	4770      	bx	lr
        
      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
          if (bnrg_expansion_board == IDB05A1) {
 8006cda:	4a22      	ldr	r2, [pc, #136]	; (8006d64 <user_notify+0xdc>)
 8006cdc:	f8b0 0007 	ldrh.w	r0, [r0, #7]
 8006ce0:	7812      	ldrb	r2, [r2, #0]
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }
          else {
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8006ce2:	7a59      	ldrb	r1, [r3, #9]
          if (bnrg_expansion_board == IDB05A1) {
 8006ce4:	2a01      	cmp	r2, #1
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8006ce6:	bf0c      	ite	eq
 8006ce8:	f103 020c 	addeq.w	r2, r3, #12
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8006cec:	f103 020a 	addne.w	r2, r3, #10
 8006cf0:	f7ff bf50 	b.w	8006b94 <Attribute_Modified_CB>
        }
        break;
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 8006cf4:	79c1      	ldrb	r1, [r0, #7]
 8006cf6:	3902      	subs	r1, #2
 8006cf8:	f100 020a 	add.w	r2, r0, #10
 8006cfc:	b2c9      	uxtb	r1, r1
 8006cfe:	8900      	ldrh	r0, [r0, #8]
 8006d00:	f7ff bfac 	b.w	8006c5c <GATT_Notification_CB>
          //printf("\r\nOdebrane w user_notify: ");
          //fwrite(evt->attr_value, sizeof(uint8_t), 5, stdout);printf("\r\n");//5??
        }
        break;
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 8006d04:	4a18      	ldr	r2, [pc, #96]	; (8006d68 <user_notify+0xe0>)
 8006d06:	7812      	ldrb	r2, [r2, #0]
 8006d08:	2a00      	cmp	r2, #0
 8006d0a:	d129      	bne.n	8006d60 <user_notify+0xd8>
          PRINTF("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");
          
          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
          
          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8006d0c:	4a17      	ldr	r2, [pc, #92]	; (8006d6c <user_notify+0xe4>)
 8006d0e:	7812      	ldrb	r2, [r2, #0]
 8006d10:	b142      	cbz	r2, 8006d24 <user_notify+0x9c>
 8006d12:	4a17      	ldr	r2, [pc, #92]	; (8006d70 <user_notify+0xe8>)
 8006d14:	7812      	ldrb	r2, [r2, #0]
 8006d16:	b92a      	cbnz	r2, 8006d24 <user_notify+0x9c>
          {
            tx_handle = resp->attr_handle;
 8006d18:	4b16      	ldr	r3, [pc, #88]	; (8006d74 <user_notify+0xec>)
 8006d1a:	8901      	ldrh	r1, [r0, #8]
            printf("TX Char Handle %04X\n", tx_handle);
 8006d1c:	4816      	ldr	r0, [pc, #88]	; (8006d78 <user_notify+0xf0>)
            tx_handle = resp->attr_handle;
 8006d1e:	8019      	strh	r1, [r3, #0]
          }
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
 8006d20:	f000 bd92 	b.w	8007848 <iprintf>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8006d24:	4a15      	ldr	r2, [pc, #84]	; (8006d7c <user_notify+0xf4>)
 8006d26:	7812      	ldrb	r2, [r2, #0]
 8006d28:	b1d2      	cbz	r2, 8006d60 <user_notify+0xd8>
 8006d2a:	4a15      	ldr	r2, [pc, #84]	; (8006d80 <user_notify+0xf8>)
 8006d2c:	7812      	ldrb	r2, [r2, #0]
 8006d2e:	b9ba      	cbnz	r2, 8006d60 <user_notify+0xd8>
            rx_handle = resp->attr_handle;
 8006d30:	8919      	ldrh	r1, [r3, #8]
 8006d32:	4b14      	ldr	r3, [pc, #80]	; (8006d84 <user_notify+0xfc>)
            printf("RX Char Handle %04X\n", rx_handle);
 8006d34:	4814      	ldr	r0, [pc, #80]	; (8006d88 <user_notify+0x100>)
            rx_handle = resp->attr_handle;
 8006d36:	8019      	strh	r1, [r3, #0]
 8006d38:	e7f2      	b.n	8006d20 <user_notify+0x98>
          }
        }
        break;
        
      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 8006d3a:	4b0b      	ldr	r3, [pc, #44]	; (8006d68 <user_notify+0xe0>)
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	b97b      	cbnz	r3, 8006d60 <user_notify+0xd8>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;
          
          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8006d40:	4b0a      	ldr	r3, [pc, #40]	; (8006d6c <user_notify+0xe4>)
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	b12b      	cbz	r3, 8006d52 <user_notify+0xca>
 8006d46:	4b0a      	ldr	r3, [pc, #40]	; (8006d70 <user_notify+0xe8>)
 8006d48:	781a      	ldrb	r2, [r3, #0]
 8006d4a:	b912      	cbnz	r2, 8006d52 <user_notify+0xca>
          {
            end_read_tx_char_handle = TRUE;
          }
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	701a      	strb	r2, [r3, #0]
 8006d50:	e006      	b.n	8006d60 <user_notify+0xd8>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8006d52:	4b0a      	ldr	r3, [pc, #40]	; (8006d7c <user_notify+0xf4>)
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	b11b      	cbz	r3, 8006d60 <user_notify+0xd8>
 8006d58:	4b09      	ldr	r3, [pc, #36]	; (8006d80 <user_notify+0xf8>)
 8006d5a:	781a      	ldrb	r2, [r3, #0]
 8006d5c:	2a00      	cmp	r2, #0
 8006d5e:	d0f5      	beq.n	8006d4c <user_notify+0xc4>
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	20001155 	.word	0x20001155
 8006d68:	20001154 	.word	0x20001154
 8006d6c:	200014b6 	.word	0x200014b6
 8006d70:	200014b3 	.word	0x200014b3
 8006d74:	200014e4 	.word	0x200014e4
 8006d78:	0800867c 	.word	0x0800867c
 8006d7c:	200014b5 	.word	0x200014b5
 8006d80:	200014b2 	.word	0x200014b2
 8006d84:	200014e6 	.word	0x200014e6
 8006d88:	08008691 	.word	0x08008691

08006d8c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d8c:	4b0e      	ldr	r3, [pc, #56]	; (8006dc8 <HAL_MspInit+0x3c>)
{
 8006d8e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006d92:	f042 0201 	orr.w	r2, r2, #1
 8006d96:	661a      	str	r2, [r3, #96]	; 0x60
 8006d98:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006d9a:	f002 0201 	and.w	r2, r2, #1
 8006d9e:	9200      	str	r2, [sp, #0]
 8006da0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006da2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006da4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006da8:	659a      	str	r2, [r3, #88]	; 0x58
 8006daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006db0:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006db2:	2200      	movs	r2, #0
 8006db4:	210f      	movs	r1, #15
 8006db6:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8006dba:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006dbc:	f7fa ff94 	bl	8001ce8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006dc0:	b003      	add	sp, #12
 8006dc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8006dc6:	bf00      	nop
 8006dc8:	40021000 	.word	0x40021000

08006dcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006dcc:	b510      	push	{r4, lr}
 8006dce:	4604      	mov	r4, r0
 8006dd0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dd2:	2214      	movs	r2, #20
 8006dd4:	2100      	movs	r1, #0
 8006dd6:	a803      	add	r0, sp, #12
 8006dd8:	f000 fc81 	bl	80076de <memset>
  if(huart->Instance==USART3)
 8006ddc:	6822      	ldr	r2, [r4, #0]
 8006dde:	4b12      	ldr	r3, [pc, #72]	; (8006e28 <HAL_UART_MspInit+0x5c>)
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d11f      	bne.n	8006e24 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8006de4:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006de8:	a903      	add	r1, sp, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 8006dea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006dec:	480f      	ldr	r0, [pc, #60]	; (8006e2c <HAL_UART_MspInit+0x60>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8006dee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006df2:	659a      	str	r2, [r3, #88]	; 0x58
 8006df4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006df6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8006dfa:	9201      	str	r2, [sp, #4]
 8006dfc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006dfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e00:	f042 0204 	orr.w	r2, r2, #4
 8006e04:	64da      	str	r2, [r3, #76]	; 0x4c
 8006e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e08:	f003 0304 	and.w	r3, r3, #4
 8006e0c:	9302      	str	r3, [sp, #8]
 8006e0e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006e10:	2330      	movs	r3, #48	; 0x30
 8006e12:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e14:	2302      	movs	r3, #2
 8006e16:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006e1c:	2307      	movs	r3, #7
 8006e1e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e20:	f7fa ffc8 	bl	8001db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006e24:	b008      	add	sp, #32
 8006e26:	bd10      	pop	{r4, pc}
 8006e28:	40004800 	.word	0x40004800
 8006e2c:	48000800 	.word	0x48000800

08006e30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e30:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0); 
 8006e32:	4601      	mov	r1, r0
{
 8006e34:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0); 
 8006e36:	2200      	movs	r2, #0
 8006e38:	201d      	movs	r0, #29
 8006e3a:	f7fa ff55 	bl	8001ce8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn); 
 8006e3e:	201d      	movs	r0, #29
 8006e40:	f7fa ff86 	bl	8001d50 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8006e44:	4b14      	ldr	r3, [pc, #80]	; (8006e98 <HAL_InitTick+0x68>)
   
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8006e46:	4c15      	ldr	r4, [pc, #84]	; (8006e9c <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM3_CLK_ENABLE();
 8006e48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006e4a:	f042 0202 	orr.w	r2, r2, #2
 8006e4e:	659a      	str	r2, [r3, #88]	; 0x58
 8006e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e52:	f003 0302 	and.w	r3, r3, #2
 8006e56:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006e58:	a901      	add	r1, sp, #4
 8006e5a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM3_CLK_ENABLE();
 8006e5c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006e5e:	f7fb fd35 	bl	80028cc <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8006e62:	f7fb fd0f 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
  htim3.Instance = TIM3;
 8006e66:	4b0e      	ldr	r3, [pc, #56]	; (8006ea0 <HAL_InitTick+0x70>)
 8006e68:	6023      	str	r3, [r4, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000 / 1000) - 1;
 8006e6a:	f240 33e7 	movw	r3, #999	; 0x3e7
 8006e6e:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8006e70:	4b0c      	ldr	r3, [pc, #48]	; (8006ea4 <HAL_InitTick+0x74>)
 8006e72:	fbb0 f0f3 	udiv	r0, r0, r3
 8006e76:	3801      	subs	r0, #1
  htim3.Init.Prescaler = uwPrescalerValue;
  htim3.Init.ClockDivision = 0;
 8006e78:	2300      	movs	r3, #0
  htim3.Init.Prescaler = uwPrescalerValue;
 8006e7a:	6060      	str	r0, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8006e7c:	4620      	mov	r0, r4
  htim3.Init.ClockDivision = 0;
 8006e7e:	6123      	str	r3, [r4, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e80:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8006e82:	f7fc fb59 	bl	8003538 <HAL_TIM_Base_Init>
 8006e86:	b920      	cbnz	r0, 8006e92 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f7fc fa25 	bl	80032d8 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8006e8e:	b008      	add	sp, #32
 8006e90:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 8006e92:	2001      	movs	r0, #1
 8006e94:	e7fb      	b.n	8006e8e <HAL_InitTick+0x5e>
 8006e96:	bf00      	nop
 8006e98:	40021000 	.word	0x40021000
 8006e9c:	200014f0 	.word	0x200014f0
 8006ea0:	40000400 	.word	0x40000400
 8006ea4:	000f4240 	.word	0x000f4240

08006ea8 <NMI_Handler>:
 8006ea8:	4770      	bx	lr

08006eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006eaa:	e7fe      	b.n	8006eaa <HardFault_Handler>

08006eac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006eac:	e7fe      	b.n	8006eac <MemManage_Handler>

08006eae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006eae:	e7fe      	b.n	8006eae <BusFault_Handler>

08006eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006eb0:	e7fe      	b.n	8006eb0 <UsageFault_Handler>

08006eb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006eb2:	4770      	bx	lr

08006eb4 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8006eb4:	4801      	ldr	r0, [pc, #4]	; (8006ebc <EXTI0_IRQHandler+0x8>)
 8006eb6:	f7fa bf65 	b.w	8001d84 <HAL_EXTI_IRQHandler>
 8006eba:	bf00      	nop
 8006ebc:	200014dc 	.word	0x200014dc

08006ec0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006ec0:	4801      	ldr	r0, [pc, #4]	; (8006ec8 <TIM3_IRQHandler+0x8>)
 8006ec2:	f7fc ba23 	b.w	800330c <HAL_TIM_IRQHandler>
 8006ec6:	bf00      	nop
 8006ec8:	200014f0 	.word	0x200014f0

08006ecc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8006ecc:	4801      	ldr	r0, [pc, #4]	; (8006ed4 <EXTI15_10_IRQHandler+0x8>)
 8006ece:	f7fa bf59 	b.w	8001d84 <HAL_EXTI_IRQHandler>
 8006ed2:	bf00      	nop
 8006ed4:	20000014 	.word	0x20000014

08006ed8 <BSP_LED_Init>:
int32_t BSP_LED_Init(Led_TypeDef Led)
{
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* LED2 is on the same GPIO Port */
  LED2_GPIO_CLK_ENABLE();    
 8006ed8:	4b10      	ldr	r3, [pc, #64]	; (8006f1c <BSP_LED_Init+0x44>)
{
 8006eda:	b510      	push	{r4, lr}
  LED2_GPIO_CLK_ENABLE();    
 8006edc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ede:	f042 0201 	orr.w	r2, r2, #1
 8006ee2:	64da      	str	r2, [r3, #76]	; 0x4c
 8006ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
{
 8006ee6:	b086      	sub	sp, #24
  LED2_GPIO_CLK_ENABLE();    
 8006ee8:	f003 0301 	and.w	r3, r3, #1
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	9b00      	ldr	r3, [sp, #0]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin   = LED_PIN [Led];
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8006ef0:	2301      	movs	r3, #1
  GPIO_InitStruct.Pin   = LED_PIN [Led];
 8006ef2:	2420      	movs	r4, #32
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8006ef4:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8006ef6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; 
  
  HAL_GPIO_Init(LED_PORT [Led], &GPIO_InitStruct); 
 8006ef8:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; 
 8006efa:	2302      	movs	r3, #2
  HAL_GPIO_Init(LED_PORT [Led], &GPIO_InitStruct); 
 8006efc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; 
 8006f00:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pin   = LED_PIN [Led];
 8006f02:	9401      	str	r4, [sp, #4]
  HAL_GPIO_Init(LED_PORT [Led], &GPIO_InitStruct); 
 8006f04:	f7fa ff56 	bl	8001db4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8006f08:	2200      	movs	r2, #0
 8006f0a:	4621      	mov	r1, r4
 8006f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f10:	f7fb f8bc 	bl	800208c <HAL_GPIO_WritePin>
  
  return BSP_ERROR_NONE;
}
 8006f14:	2000      	movs	r0, #0
 8006f16:	b006      	add	sp, #24
 8006f18:	bd10      	pop	{r4, pc}
 8006f1a:	bf00      	nop
 8006f1c:	40021000 	.word	0x40021000

08006f20 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8006f20:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8006f22:	2201      	movs	r2, #1
 8006f24:	2120      	movs	r1, #32
 8006f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f2a:	f7fb f8af 	bl	800208c <HAL_GPIO_WritePin>
  
  return BSP_ERROR_NONE;
}
 8006f2e:	2000      	movs	r0, #0
 8006f30:	bd08      	pop	{r3, pc}

08006f32 <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8006f32:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8006f34:	2200      	movs	r2, #0
 8006f36:	2120      	movs	r1, #32
 8006f38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f3c:	f7fb f8a6 	bl	800208c <HAL_GPIO_WritePin>
  
  return BSP_ERROR_NONE;
}
 8006f40:	2000      	movs	r0, #0
 8006f42:	bd08      	pop	{r3, pc}

08006f44 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8006f44:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8006f46:	2120      	movs	r1, #32
 8006f48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f4c:	f7fb f8a3 	bl	8002096 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
}
 8006f50:	2000      	movs	r0, #0
 8006f52:	bd08      	pop	{r3, pc}

08006f54 <BSP_PB_Init>:
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};                                                
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};  											     
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  
  /* Enable the BUTTON clock*/ 
  USER_BUTTON_GPIO_CLK_ENABLE();
 8006f54:	4b1f      	ldr	r3, [pc, #124]	; (8006fd4 <BSP_PB_Init+0x80>)
{
 8006f56:	b530      	push	{r4, r5, lr}
  USER_BUTTON_GPIO_CLK_ENABLE();
 8006f58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f5a:	f042 0204 	orr.w	r2, r2, #4
 8006f5e:	64da      	str	r2, [r3, #76]	; 0x4c
 8006f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
{
 8006f62:	b087      	sub	sp, #28
  USER_BUTTON_GPIO_CLK_ENABLE();
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	9300      	str	r3, [sp, #0]
 8006f6a:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8006f6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006f70:	9301      	str	r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8006f72:	2302      	movs	r3, #2
{
 8006f74:	4605      	mov	r5, r0
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8006f76:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006f78:	9304      	str	r3, [sp, #16]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	b931      	cbnz	r1, 8006f8c <BSP_PB_Init+0x38>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8006f7e:	9102      	str	r1, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8006f80:	4815      	ldr	r0, [pc, #84]	; (8006fd8 <BSP_PB_Init+0x84>)
 8006f82:	a901      	add	r1, sp, #4
 8006f84:	f7fa ff16 	bl	8001db4 <HAL_GPIO_Init>
  int32_t ret = BSP_ERROR_NONE;
 8006f88:	4620      	mov	r0, r4
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
	}
  }
  
  return ret;
 8006f8a:	e010      	b.n	8006fae <BSP_PB_Init+0x5a>
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8006f8c:	4c13      	ldr	r4, [pc, #76]	; (8006fdc <BSP_PB_Init+0x88>)
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8006f8e:	4b14      	ldr	r3, [pc, #80]	; (8006fe0 <BSP_PB_Init+0x8c>)
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8006f90:	4811      	ldr	r0, [pc, #68]	; (8006fd8 <BSP_PB_Init+0x84>)
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8006f92:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8006f94:	a901      	add	r1, sp, #4
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8006f96:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8006f9a:	f7fa ff0b 	bl	8001db4 <HAL_GPIO_Init>
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8006f9e:	4911      	ldr	r1, [pc, #68]	; (8006fe4 <BSP_PB_Init+0x90>)
 8006fa0:	4620      	mov	r0, r4
 8006fa2:	f7fa fee9 	bl	8001d78 <HAL_EXTI_GetHandle>
 8006fa6:	4601      	mov	r1, r0
 8006fa8:	b118      	cbz	r0, 8006fb2 <BSP_PB_Init+0x5e>
      ret = BSP_ERROR_PERIPH_FAILURE;
 8006faa:	f06f 0003 	mvn.w	r0, #3
}
 8006fae:	b007      	add	sp, #28
 8006fb0:	bd30      	pop	{r4, r5, pc}
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	4a0c      	ldr	r2, [pc, #48]	; (8006fe8 <BSP_PB_Init+0x94>)
 8006fb6:	f7fa fed9 	bl	8001d6c <HAL_EXTI_RegisterCallback>
 8006fba:	4604      	mov	r4, r0
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	d1f4      	bne.n	8006faa <BSP_PB_Init+0x56>
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	210f      	movs	r1, #15
 8006fc4:	2028      	movs	r0, #40	; 0x28
 8006fc6:	f7fa fe8f 	bl	8001ce8 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8006fca:	2028      	movs	r0, #40	; 0x28
 8006fcc:	f7fa fec0 	bl	8001d50 <HAL_NVIC_EnableIRQ>
 8006fd0:	e7da      	b.n	8006f88 <BSP_PB_Init+0x34>
 8006fd2:	bf00      	nop
 8006fd4:	40021000 	.word	0x40021000
 8006fd8:	48000800 	.word	0x48000800
 8006fdc:	20000014 	.word	0x20000014
 8006fe0:	10110000 	.word	0x10110000
 8006fe4:	1600000d 	.word	0x1600000d
 8006fe8:	08007005 	.word	0x08007005

08006fec <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8006fec:	b508      	push	{r3, lr}
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8006fee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006ff2:	4803      	ldr	r0, [pc, #12]	; (8007000 <BSP_PB_GetState+0x14>)
 8006ff4:	f7fb f844 	bl	8002080 <HAL_GPIO_ReadPin>
}
 8006ff8:	fab0 f080 	clz	r0, r0
 8006ffc:	0940      	lsrs	r0, r0, #5
 8006ffe:	bd08      	pop	{r3, pc}
 8007000:	48000800 	.word	0x48000800

08007004 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{   
 8007004:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_USER);
 8007006:	2000      	movs	r0, #0
 8007008:	f7fe feec 	bl	8005de4 <BSP_PB_Callback>
 800700c:	bd08      	pop	{r3, pc}
	...

08007010 <MX_USART2_UART_Init>:

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
  HAL_StatusTypeDef ret = HAL_OK;
  huart->Instance = USART2;
  huart->Init.BaudRate = 115200;
 8007010:	4a0a      	ldr	r2, [pc, #40]	; (800703c <MX_USART2_UART_Init+0x2c>)
 8007012:	f44f 3ce1 	mov.w	ip, #115200	; 0x1c200
{
 8007016:	b508      	push	{r3, lr}
  huart->Init.WordLength = UART_WORDLENGTH_8B;
  huart->Init.StopBits = UART_STOPBITS_1;
  huart->Init.Parity = UART_PARITY_NONE;
  huart->Init.Mode = UART_MODE_TX_RX;
 8007018:	210c      	movs	r1, #12
  huart->Init.BaudRate = 115200;
 800701a:	e880 1004 	stmia.w	r0, {r2, ip}
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 800701e:	2200      	movs	r2, #0
 8007020:	6082      	str	r2, [r0, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8007022:	60c2      	str	r2, [r0, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8007024:	6102      	str	r2, [r0, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8007026:	6141      	str	r1, [r0, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007028:	6182      	str	r2, [r0, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 800702a:	61c2      	str	r2, [r0, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800702c:	6202      	str	r2, [r0, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800702e:	6242      	str	r2, [r0, #36]	; 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8007030:	f7fc fd57 	bl	8003ae2 <HAL_UART_Init>
  {
    ret = HAL_ERROR;
  }

  return ret;
}
 8007034:	3000      	adds	r0, #0
 8007036:	bf18      	it	ne
 8007038:	2001      	movne	r0, #1
 800703a:	bd08      	pop	{r3, pc}
 800703c:	40004400 	.word	0x40004400

08007040 <BSP_COM_Init>:
{
 8007040:	b510      	push	{r4, lr}
  if(COM > COMn)
 8007042:	2801      	cmp	r0, #1
{
 8007044:	b088      	sub	sp, #32
  if(COM > COMn)
 8007046:	d832      	bhi.n	80070ae <BSP_COM_Init+0x6e>
     hcom_uart[COM].Instance = COM_USART[COM];
 8007048:	491a      	ldr	r1, [pc, #104]	; (80070b4 <BSP_COM_Init+0x74>)
 800704a:	4a1b      	ldr	r2, [pc, #108]	; (80070b8 <BSP_COM_Init+0x78>)
 800704c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8007050:	01c3      	lsls	r3, r0, #7
 8007052:	18d4      	adds	r4, r2, r3
 8007054:	50d1      	str	r1, [r2, r3]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007056:	4b19      	ldr	r3, [pc, #100]	; (80070bc <BSP_COM_Init+0x7c>)
 8007058:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800705a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800705e:	659a      	str	r2, [r3, #88]	; 0x58
 8007060:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007062:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8007066:	9201      	str	r2, [sp, #4]
 8007068:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800706a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800706c:	f042 0201 	orr.w	r2, r2, #1
 8007070:	64da      	str	r2, [r3, #76]	; 0x4c
 8007072:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007074:	f003 0301 	and.w	r3, r3, #1
 8007078:	9302      	str	r3, [sp, #8]
 800707a:	9b02      	ldr	r3, [sp, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800707c:	230c      	movs	r3, #12
 800707e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007080:	2302      	movs	r3, #2
 8007082:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007084:	2300      	movs	r3, #0
 8007086:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007088:	2303      	movs	r3, #3
 800708a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800708c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800708e:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007090:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007094:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007096:	f7fa fe8d 	bl	8001db4 <HAL_GPIO_Init>
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 800709a:	4620      	mov	r0, r4
 800709c:	f7ff ffb8 	bl	8007010 <MX_USART2_UART_Init>
 80070a0:	2800      	cmp	r0, #0
      ret = BSP_ERROR_PERIPH_FAILURE;
 80070a2:	bf0c      	ite	eq
 80070a4:	2000      	moveq	r0, #0
 80070a6:	f06f 0003 	mvnne.w	r0, #3
}
 80070aa:	b008      	add	sp, #32
 80070ac:	bd10      	pop	{r4, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 80070ae:	f06f 0001 	mvn.w	r0, #1
 80070b2:	e7fa      	b.n	80070aa <BSP_COM_Init+0x6a>
 80070b4:	20000010 	.word	0x20000010
 80070b8:	20001530 	.word	0x20001530
 80070bc:	40021000 	.word	0x40021000

080070c0 <__io_putchar>:
{ 
 80070c0:	b513      	push	{r0, r1, r4, lr}
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT); 
 80070c2:	4b08      	ldr	r3, [pc, #32]	; (80070e4 <__io_putchar+0x24>)
{ 
 80070c4:	a902      	add	r1, sp, #8
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT); 
 80070c6:	781c      	ldrb	r4, [r3, #0]
{ 
 80070c8:	f841 0d04 	str.w	r0, [r1, #-4]!
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT); 
 80070cc:	4806      	ldr	r0, [pc, #24]	; (80070e8 <__io_putchar+0x28>)
 80070ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80070d2:	2201      	movs	r2, #1
 80070d4:	eb00 10c4 	add.w	r0, r0, r4, lsl #7
 80070d8:	f7fc fc7b 	bl	80039d2 <HAL_UART_Transmit>
}
 80070dc:	9801      	ldr	r0, [sp, #4]
 80070de:	b002      	add	sp, #8
 80070e0:	bd10      	pop	{r4, pc}
 80070e2:	bf00      	nop
 80070e4:	200014b7 	.word	0x200014b7
 80070e8:	20001530 	.word	0x20001530

080070ec <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80070ec:	b507      	push	{r0, r1, r2, lr}
  int32_t ret = BSP_ERROR_NONE;
  
  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 80070ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070f2:	9300      	str	r3, [sp, #0]
 80070f4:	4613      	mov	r3, r2
 80070f6:	460a      	mov	r2, r1
 80070f8:	4601      	mov	r1, r0
 80070fa:	4805      	ldr	r0, [pc, #20]	; (8007110 <BSP_SPI1_SendRecv+0x24>)
 80070fc:	f7fb ffc4 	bl	8003088 <HAL_SPI_TransmitReceive>
 8007100:	2800      	cmp	r0, #0
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
  }
  return ret;
}
 8007102:	bf14      	ite	ne
 8007104:	f06f 0005 	mvnne.w	r0, #5
 8007108:	2000      	moveq	r0, #0
 800710a:	b003      	add	sp, #12
 800710c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007110:	200015b0 	.word	0x200015b0

08007114 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
  return HAL_GetTick();
 8007114:	f7fa bdbc 	b.w	8001c90 <HAL_GetTick>

08007118 <MX_SPI1_Init>:

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
  HAL_StatusTypeDef ret = HAL_OK;
  hspi->Instance = SPI1;
  hspi->Init.Mode = SPI_MODE_MASTER;
 8007118:	4a0f      	ldr	r2, [pc, #60]	; (8007158 <MX_SPI1_Init+0x40>)
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800711a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
{
 800711e:	b508      	push	{r3, lr}
  hspi->Init.Mode = SPI_MODE_MASTER;
 8007120:	f44f 7c82 	mov.w	ip, #260	; 0x104
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8007124:	60c1      	str	r1, [r0, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi->Init.NSS = SPI_NSS_SOFT;
 8007126:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi->Init.Mode = SPI_MODE_MASTER;
 800712a:	e880 1004 	stmia.w	r0, {r2, ip}
  hspi->Init.NSS = SPI_NSS_SOFT;
 800712e:	6181      	str	r1, [r0, #24]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8007130:	2200      	movs	r2, #0
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007132:	2118      	movs	r1, #24
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8007134:	6082      	str	r2, [r0, #8]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007136:	6102      	str	r2, [r0, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8007138:	6142      	str	r2, [r0, #20]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800713a:	61c1      	str	r1, [r0, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800713c:	6202      	str	r2, [r0, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi->Init.CRCPolynomial = 7;
 800713e:	2107      	movs	r1, #7
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8007140:	6242      	str	r2, [r0, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007142:	6282      	str	r2, [r0, #40]	; 0x28
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007144:	6302      	str	r2, [r0, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007146:	2208      	movs	r2, #8
  hspi->Init.CRCPolynomial = 7;
 8007148:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800714a:	6342      	str	r2, [r0, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800714c:	f7fb ff4b 	bl	8002fe6 <HAL_SPI_Init>
  {
    ret = HAL_ERROR;
  }

  return ret;
}
 8007150:	3000      	adds	r0, #0
 8007152:	bf18      	it	ne
 8007154:	2001      	movne	r0, #1
 8007156:	bd08      	pop	{r3, pc}
 8007158:	40013000 	.word	0x40013000

0800715c <BSP_SPI1_Init>:
{
 800715c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(SPI1InitCounter++ == 0)
 8007160:	4a28      	ldr	r2, [pc, #160]	; (8007204 <BSP_SPI1_Init+0xa8>)
  hspi1.Instance  = SPI1;
 8007162:	4c29      	ldr	r4, [pc, #164]	; (8007208 <BSP_SPI1_Init+0xac>)
 8007164:	4b29      	ldr	r3, [pc, #164]	; (800720c <BSP_SPI1_Init+0xb0>)
 8007166:	6023      	str	r3, [r4, #0]
  if(SPI1InitCounter++ == 0)
 8007168:	6813      	ldr	r3, [r2, #0]
 800716a:	1c59      	adds	r1, r3, #1
{
 800716c:	b088      	sub	sp, #32
  if(SPI1InitCounter++ == 0)
 800716e:	6011      	str	r1, [r2, #0]
 8007170:	b11b      	cbz	r3, 800717a <BSP_SPI1_Init+0x1e>
  int32_t ret = BSP_ERROR_NONE;
 8007172:	2000      	movs	r0, #0
}
 8007174:	b008      	add	sp, #32
 8007176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET) 
 800717a:	4620      	mov	r0, r4
 800717c:	f7fc f8a8 	bl	80032d0 <HAL_SPI_GetState>
 8007180:	4605      	mov	r5, r0
 8007182:	2800      	cmp	r0, #0
 8007184:	d1f5      	bne.n	8007172 <BSP_SPI1_Init+0x16>
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007186:	4b22      	ldr	r3, [pc, #136]	; (8007210 <BSP_SPI1_Init+0xb4>)
 8007188:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800718a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800718e:	661a      	str	r2, [r3, #96]	; 0x60
 8007190:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007192:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007196:	9200      	str	r2, [sp, #0]
 8007198:	9a00      	ldr	r2, [sp, #0]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800719a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800719c:	f042 0201 	orr.w	r2, r2, #1
 80071a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80071a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80071a4:	f002 0201 	and.w	r2, r2, #1
 80071a8:	9201      	str	r2, [sp, #4]
 80071aa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80071ae:	f042 0202 	orr.w	r2, r2, #2
 80071b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80071b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071b6:	9005      	str	r0, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071b8:	f003 0302 	and.w	r3, r3, #2
 80071bc:	9302      	str	r3, [sp, #8]
 80071be:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071c0:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80071c4:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071c6:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80071c8:	2605      	movs	r6, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071ca:	a903      	add	r1, sp, #12
 80071cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80071d0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071d2:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071d6:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80071d8:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071da:	f7fa fdeb 	bl	8001db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80071de:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071e0:	480c      	ldr	r0, [pc, #48]	; (8007214 <BSP_SPI1_Init+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80071e2:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071e4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071e6:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071ea:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071ec:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80071ee:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071f0:	f7fa fde0 	bl	8001db4 <HAL_GPIO_Init>
			if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80071f4:	4620      	mov	r0, r4
 80071f6:	f7ff ff8f 	bl	8007118 <MX_SPI1_Init>
 80071fa:	2800      	cmp	r0, #0
 80071fc:	d0b9      	beq.n	8007172 <BSP_SPI1_Init+0x16>
				ret = BSP_ERROR_BUS_FAILURE;
 80071fe:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8007202:	e7b7      	b.n	8007174 <BSP_SPI1_Init+0x18>
 8007204:	200014b8 	.word	0x200014b8
 8007208:	200015b0 	.word	0x200015b0
 800720c:	40013000 	.word	0x40013000
 8007210:	40021000 	.word	0x40021000
 8007214:	48000400 	.word	0x48000400

08007218 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8007218:	2001      	movs	r0, #1
 800721a:	4770      	bx	lr

0800721c <_kill>:

int _kill(int pid, int sig)
{
 800721c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800721e:	f000 f89b 	bl	8007358 <__errno>
 8007222:	2316      	movs	r3, #22
 8007224:	6003      	str	r3, [r0, #0]
	return -1;
}
 8007226:	f04f 30ff 	mov.w	r0, #4294967295
 800722a:	bd08      	pop	{r3, pc}

0800722c <_exit>:

void _exit (int status)
{
 800722c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800722e:	f000 f893 	bl	8007358 <__errno>
 8007232:	2316      	movs	r3, #22
 8007234:	6003      	str	r3, [r0, #0]
 8007236:	e7fe      	b.n	8007236 <_exit+0xa>

08007238 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007238:	b570      	push	{r4, r5, r6, lr}
 800723a:	460e      	mov	r6, r1
 800723c:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800723e:	460c      	mov	r4, r1
 8007240:	1ba3      	subs	r3, r4, r6
 8007242:	429d      	cmp	r5, r3
 8007244:	dc01      	bgt.n	800724a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8007246:	4628      	mov	r0, r5
 8007248:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800724a:	f3af 8000 	nop.w
 800724e:	f804 0b01 	strb.w	r0, [r4], #1
 8007252:	e7f5      	b.n	8007240 <_read+0x8>

08007254 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	460e      	mov	r6, r1
 8007258:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800725a:	460c      	mov	r4, r1
 800725c:	1ba3      	subs	r3, r4, r6
 800725e:	429d      	cmp	r5, r3
 8007260:	dc01      	bgt.n	8007266 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8007262:	4628      	mov	r0, r5
 8007264:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8007266:	f814 0b01 	ldrb.w	r0, [r4], #1
 800726a:	f7ff ff29 	bl	80070c0 <__io_putchar>
 800726e:	e7f5      	b.n	800725c <_write+0x8>

08007270 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8007270:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007272:	4b0a      	ldr	r3, [pc, #40]	; (800729c <_sbrk+0x2c>)
 8007274:	6819      	ldr	r1, [r3, #0]
{
 8007276:	4602      	mov	r2, r0
	if (heap_end == 0)
 8007278:	b909      	cbnz	r1, 800727e <_sbrk+0xe>
		heap_end = &end;
 800727a:	4909      	ldr	r1, [pc, #36]	; (80072a0 <_sbrk+0x30>)
 800727c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800727e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8007280:	4669      	mov	r1, sp
 8007282:	4402      	add	r2, r0
 8007284:	428a      	cmp	r2, r1
 8007286:	d906      	bls.n	8007296 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8007288:	f000 f866 	bl	8007358 <__errno>
 800728c:	230c      	movs	r3, #12
 800728e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8007290:	f04f 30ff 	mov.w	r0, #4294967295
 8007294:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8007296:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8007298:	bd08      	pop	{r3, pc}
 800729a:	bf00      	nop
 800729c:	200014bc 	.word	0x200014bc
 80072a0:	20001618 	.word	0x20001618

080072a4 <_close>:

int _close(int file)
{
	return -1;
}
 80072a4:	f04f 30ff 	mov.w	r0, #4294967295
 80072a8:	4770      	bx	lr

080072aa <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80072aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80072ae:	604b      	str	r3, [r1, #4]
	return 0;
}
 80072b0:	2000      	movs	r0, #0
 80072b2:	4770      	bx	lr

080072b4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80072b4:	2001      	movs	r0, #1
 80072b6:	4770      	bx	lr

080072b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80072b8:	2000      	movs	r0, #0
 80072ba:	4770      	bx	lr

080072bc <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80072bc:	490f      	ldr	r1, [pc, #60]	; (80072fc <SystemInit+0x40>)
 80072be:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80072c2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80072c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80072ca:	4b0d      	ldr	r3, [pc, #52]	; (8007300 <SystemInit+0x44>)
 80072cc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80072ce:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80072d0:	f042 0201 	orr.w	r2, r2, #1
 80072d4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80072d6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80072de:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80072e2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80072e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80072e8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80072f0:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80072f2:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80072f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80072f8:	608b      	str	r3, [r1, #8]
 80072fa:	4770      	bx	lr
 80072fc:	e000ed00 	.word	0xe000ed00
 8007300:	40021000 	.word	0x40021000

08007304 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007304:	f8df d034 	ldr.w	sp, [pc, #52]	; 800733c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007308:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800730a:	e003      	b.n	8007314 <LoopCopyDataInit>

0800730c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800730c:	4b0c      	ldr	r3, [pc, #48]	; (8007340 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800730e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007310:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007312:	3104      	adds	r1, #4

08007314 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007314:	480b      	ldr	r0, [pc, #44]	; (8007344 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007316:	4b0c      	ldr	r3, [pc, #48]	; (8007348 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007318:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800731a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800731c:	d3f6      	bcc.n	800730c <CopyDataInit>
	ldr	r2, =_sbss
 800731e:	4a0b      	ldr	r2, [pc, #44]	; (800734c <LoopForever+0x12>)
	b	LoopFillZerobss
 8007320:	e002      	b.n	8007328 <LoopFillZerobss>

08007322 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007322:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007324:	f842 3b04 	str.w	r3, [r2], #4

08007328 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007328:	4b09      	ldr	r3, [pc, #36]	; (8007350 <LoopForever+0x16>)
	cmp	r2, r3
 800732a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800732c:	d3f9      	bcc.n	8007322 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800732e:	f7ff ffc5 	bl	80072bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007332:	f000 f9a5 	bl	8007680 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007336:	f7fe ffe1 	bl	80062fc <main>

0800733a <LoopForever>:

LoopForever:
    b LoopForever
 800733a:	e7fe      	b.n	800733a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800733c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007340:	08008924 	.word	0x08008924
	ldr	r0, =_sdata
 8007344:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007348:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 800734c:	20000084 	.word	0x20000084
	ldr	r3, = _ebss
 8007350:	20001618 	.word	0x20001618

08007354 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007354:	e7fe      	b.n	8007354 <ADC1_2_IRQHandler>
	...

08007358 <__errno>:
 8007358:	4b01      	ldr	r3, [pc, #4]	; (8007360 <__errno+0x8>)
 800735a:	6818      	ldr	r0, [r3, #0]
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	20000020 	.word	0x20000020

08007364 <__sflush_r>:
 8007364:	898a      	ldrh	r2, [r1, #12]
 8007366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800736a:	4605      	mov	r5, r0
 800736c:	0710      	lsls	r0, r2, #28
 800736e:	460c      	mov	r4, r1
 8007370:	d45a      	bmi.n	8007428 <__sflush_r+0xc4>
 8007372:	684b      	ldr	r3, [r1, #4]
 8007374:	2b00      	cmp	r3, #0
 8007376:	dc05      	bgt.n	8007384 <__sflush_r+0x20>
 8007378:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800737a:	2b00      	cmp	r3, #0
 800737c:	dc02      	bgt.n	8007384 <__sflush_r+0x20>
 800737e:	2000      	movs	r0, #0
 8007380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007384:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007386:	2e00      	cmp	r6, #0
 8007388:	d0f9      	beq.n	800737e <__sflush_r+0x1a>
 800738a:	2300      	movs	r3, #0
 800738c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007390:	682f      	ldr	r7, [r5, #0]
 8007392:	602b      	str	r3, [r5, #0]
 8007394:	d033      	beq.n	80073fe <__sflush_r+0x9a>
 8007396:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007398:	89a3      	ldrh	r3, [r4, #12]
 800739a:	075a      	lsls	r2, r3, #29
 800739c:	d505      	bpl.n	80073aa <__sflush_r+0x46>
 800739e:	6863      	ldr	r3, [r4, #4]
 80073a0:	1ac0      	subs	r0, r0, r3
 80073a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80073a4:	b10b      	cbz	r3, 80073aa <__sflush_r+0x46>
 80073a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073a8:	1ac0      	subs	r0, r0, r3
 80073aa:	2300      	movs	r3, #0
 80073ac:	4602      	mov	r2, r0
 80073ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073b0:	6a21      	ldr	r1, [r4, #32]
 80073b2:	4628      	mov	r0, r5
 80073b4:	47b0      	blx	r6
 80073b6:	1c43      	adds	r3, r0, #1
 80073b8:	89a3      	ldrh	r3, [r4, #12]
 80073ba:	d106      	bne.n	80073ca <__sflush_r+0x66>
 80073bc:	6829      	ldr	r1, [r5, #0]
 80073be:	291d      	cmp	r1, #29
 80073c0:	d84b      	bhi.n	800745a <__sflush_r+0xf6>
 80073c2:	4a2b      	ldr	r2, [pc, #172]	; (8007470 <__sflush_r+0x10c>)
 80073c4:	40ca      	lsrs	r2, r1
 80073c6:	07d6      	lsls	r6, r2, #31
 80073c8:	d547      	bpl.n	800745a <__sflush_r+0xf6>
 80073ca:	2200      	movs	r2, #0
 80073cc:	6062      	str	r2, [r4, #4]
 80073ce:	04d9      	lsls	r1, r3, #19
 80073d0:	6922      	ldr	r2, [r4, #16]
 80073d2:	6022      	str	r2, [r4, #0]
 80073d4:	d504      	bpl.n	80073e0 <__sflush_r+0x7c>
 80073d6:	1c42      	adds	r2, r0, #1
 80073d8:	d101      	bne.n	80073de <__sflush_r+0x7a>
 80073da:	682b      	ldr	r3, [r5, #0]
 80073dc:	b903      	cbnz	r3, 80073e0 <__sflush_r+0x7c>
 80073de:	6560      	str	r0, [r4, #84]	; 0x54
 80073e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073e2:	602f      	str	r7, [r5, #0]
 80073e4:	2900      	cmp	r1, #0
 80073e6:	d0ca      	beq.n	800737e <__sflush_r+0x1a>
 80073e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073ec:	4299      	cmp	r1, r3
 80073ee:	d002      	beq.n	80073f6 <__sflush_r+0x92>
 80073f0:	4628      	mov	r0, r5
 80073f2:	f000 f97d 	bl	80076f0 <_free_r>
 80073f6:	2000      	movs	r0, #0
 80073f8:	6360      	str	r0, [r4, #52]	; 0x34
 80073fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073fe:	6a21      	ldr	r1, [r4, #32]
 8007400:	2301      	movs	r3, #1
 8007402:	4628      	mov	r0, r5
 8007404:	47b0      	blx	r6
 8007406:	1c41      	adds	r1, r0, #1
 8007408:	d1c6      	bne.n	8007398 <__sflush_r+0x34>
 800740a:	682b      	ldr	r3, [r5, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d0c3      	beq.n	8007398 <__sflush_r+0x34>
 8007410:	2b1d      	cmp	r3, #29
 8007412:	d001      	beq.n	8007418 <__sflush_r+0xb4>
 8007414:	2b16      	cmp	r3, #22
 8007416:	d101      	bne.n	800741c <__sflush_r+0xb8>
 8007418:	602f      	str	r7, [r5, #0]
 800741a:	e7b0      	b.n	800737e <__sflush_r+0x1a>
 800741c:	89a3      	ldrh	r3, [r4, #12]
 800741e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007422:	81a3      	strh	r3, [r4, #12]
 8007424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007428:	690f      	ldr	r7, [r1, #16]
 800742a:	2f00      	cmp	r7, #0
 800742c:	d0a7      	beq.n	800737e <__sflush_r+0x1a>
 800742e:	0793      	lsls	r3, r2, #30
 8007430:	680e      	ldr	r6, [r1, #0]
 8007432:	bf08      	it	eq
 8007434:	694b      	ldreq	r3, [r1, #20]
 8007436:	600f      	str	r7, [r1, #0]
 8007438:	bf18      	it	ne
 800743a:	2300      	movne	r3, #0
 800743c:	eba6 0807 	sub.w	r8, r6, r7
 8007440:	608b      	str	r3, [r1, #8]
 8007442:	f1b8 0f00 	cmp.w	r8, #0
 8007446:	dd9a      	ble.n	800737e <__sflush_r+0x1a>
 8007448:	4643      	mov	r3, r8
 800744a:	463a      	mov	r2, r7
 800744c:	6a21      	ldr	r1, [r4, #32]
 800744e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007450:	4628      	mov	r0, r5
 8007452:	47b0      	blx	r6
 8007454:	2800      	cmp	r0, #0
 8007456:	dc07      	bgt.n	8007468 <__sflush_r+0x104>
 8007458:	89a3      	ldrh	r3, [r4, #12]
 800745a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800745e:	81a3      	strh	r3, [r4, #12]
 8007460:	f04f 30ff 	mov.w	r0, #4294967295
 8007464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007468:	4407      	add	r7, r0
 800746a:	eba8 0800 	sub.w	r8, r8, r0
 800746e:	e7e8      	b.n	8007442 <__sflush_r+0xde>
 8007470:	20400001 	.word	0x20400001

08007474 <_fflush_r>:
 8007474:	b538      	push	{r3, r4, r5, lr}
 8007476:	690b      	ldr	r3, [r1, #16]
 8007478:	4605      	mov	r5, r0
 800747a:	460c      	mov	r4, r1
 800747c:	b1db      	cbz	r3, 80074b6 <_fflush_r+0x42>
 800747e:	b118      	cbz	r0, 8007488 <_fflush_r+0x14>
 8007480:	6983      	ldr	r3, [r0, #24]
 8007482:	b90b      	cbnz	r3, 8007488 <_fflush_r+0x14>
 8007484:	f000 f872 	bl	800756c <__sinit>
 8007488:	4b0c      	ldr	r3, [pc, #48]	; (80074bc <_fflush_r+0x48>)
 800748a:	429c      	cmp	r4, r3
 800748c:	d109      	bne.n	80074a2 <_fflush_r+0x2e>
 800748e:	686c      	ldr	r4, [r5, #4]
 8007490:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007494:	b17b      	cbz	r3, 80074b6 <_fflush_r+0x42>
 8007496:	4621      	mov	r1, r4
 8007498:	4628      	mov	r0, r5
 800749a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800749e:	f7ff bf61 	b.w	8007364 <__sflush_r>
 80074a2:	4b07      	ldr	r3, [pc, #28]	; (80074c0 <_fflush_r+0x4c>)
 80074a4:	429c      	cmp	r4, r3
 80074a6:	d101      	bne.n	80074ac <_fflush_r+0x38>
 80074a8:	68ac      	ldr	r4, [r5, #8]
 80074aa:	e7f1      	b.n	8007490 <_fflush_r+0x1c>
 80074ac:	4b05      	ldr	r3, [pc, #20]	; (80074c4 <_fflush_r+0x50>)
 80074ae:	429c      	cmp	r4, r3
 80074b0:	bf08      	it	eq
 80074b2:	68ec      	ldreq	r4, [r5, #12]
 80074b4:	e7ec      	b.n	8007490 <_fflush_r+0x1c>
 80074b6:	2000      	movs	r0, #0
 80074b8:	bd38      	pop	{r3, r4, r5, pc}
 80074ba:	bf00      	nop
 80074bc:	08008710 	.word	0x08008710
 80074c0:	08008730 	.word	0x08008730
 80074c4:	080086f0 	.word	0x080086f0

080074c8 <fflush>:
 80074c8:	4601      	mov	r1, r0
 80074ca:	b920      	cbnz	r0, 80074d6 <fflush+0xe>
 80074cc:	4b04      	ldr	r3, [pc, #16]	; (80074e0 <fflush+0x18>)
 80074ce:	4905      	ldr	r1, [pc, #20]	; (80074e4 <fflush+0x1c>)
 80074d0:	6818      	ldr	r0, [r3, #0]
 80074d2:	f000 b8b7 	b.w	8007644 <_fwalk_reent>
 80074d6:	4b04      	ldr	r3, [pc, #16]	; (80074e8 <fflush+0x20>)
 80074d8:	6818      	ldr	r0, [r3, #0]
 80074da:	f7ff bfcb 	b.w	8007474 <_fflush_r>
 80074de:	bf00      	nop
 80074e0:	08008750 	.word	0x08008750
 80074e4:	08007475 	.word	0x08007475
 80074e8:	20000020 	.word	0x20000020

080074ec <_cleanup_r>:
 80074ec:	4901      	ldr	r1, [pc, #4]	; (80074f4 <_cleanup_r+0x8>)
 80074ee:	f000 b8a9 	b.w	8007644 <_fwalk_reent>
 80074f2:	bf00      	nop
 80074f4:	08007475 	.word	0x08007475

080074f8 <std.isra.0>:
 80074f8:	2300      	movs	r3, #0
 80074fa:	b510      	push	{r4, lr}
 80074fc:	4604      	mov	r4, r0
 80074fe:	6003      	str	r3, [r0, #0]
 8007500:	6043      	str	r3, [r0, #4]
 8007502:	6083      	str	r3, [r0, #8]
 8007504:	8181      	strh	r1, [r0, #12]
 8007506:	6643      	str	r3, [r0, #100]	; 0x64
 8007508:	81c2      	strh	r2, [r0, #14]
 800750a:	6103      	str	r3, [r0, #16]
 800750c:	6143      	str	r3, [r0, #20]
 800750e:	6183      	str	r3, [r0, #24]
 8007510:	4619      	mov	r1, r3
 8007512:	2208      	movs	r2, #8
 8007514:	305c      	adds	r0, #92	; 0x5c
 8007516:	f000 f8e2 	bl	80076de <memset>
 800751a:	4b05      	ldr	r3, [pc, #20]	; (8007530 <std.isra.0+0x38>)
 800751c:	6263      	str	r3, [r4, #36]	; 0x24
 800751e:	4b05      	ldr	r3, [pc, #20]	; (8007534 <std.isra.0+0x3c>)
 8007520:	62a3      	str	r3, [r4, #40]	; 0x28
 8007522:	4b05      	ldr	r3, [pc, #20]	; (8007538 <std.isra.0+0x40>)
 8007524:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007526:	4b05      	ldr	r3, [pc, #20]	; (800753c <std.isra.0+0x44>)
 8007528:	6224      	str	r4, [r4, #32]
 800752a:	6323      	str	r3, [r4, #48]	; 0x30
 800752c:	bd10      	pop	{r4, pc}
 800752e:	bf00      	nop
 8007530:	08007989 	.word	0x08007989
 8007534:	080079ab 	.word	0x080079ab
 8007538:	080079e3 	.word	0x080079e3
 800753c:	08007a07 	.word	0x08007a07

08007540 <__sfmoreglue>:
 8007540:	b570      	push	{r4, r5, r6, lr}
 8007542:	1e4a      	subs	r2, r1, #1
 8007544:	2568      	movs	r5, #104	; 0x68
 8007546:	4355      	muls	r5, r2
 8007548:	460e      	mov	r6, r1
 800754a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800754e:	f000 f91d 	bl	800778c <_malloc_r>
 8007552:	4604      	mov	r4, r0
 8007554:	b140      	cbz	r0, 8007568 <__sfmoreglue+0x28>
 8007556:	2100      	movs	r1, #0
 8007558:	e880 0042 	stmia.w	r0, {r1, r6}
 800755c:	300c      	adds	r0, #12
 800755e:	60a0      	str	r0, [r4, #8]
 8007560:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007564:	f000 f8bb 	bl	80076de <memset>
 8007568:	4620      	mov	r0, r4
 800756a:	bd70      	pop	{r4, r5, r6, pc}

0800756c <__sinit>:
 800756c:	6983      	ldr	r3, [r0, #24]
 800756e:	b510      	push	{r4, lr}
 8007570:	4604      	mov	r4, r0
 8007572:	bb33      	cbnz	r3, 80075c2 <__sinit+0x56>
 8007574:	6483      	str	r3, [r0, #72]	; 0x48
 8007576:	64c3      	str	r3, [r0, #76]	; 0x4c
 8007578:	6503      	str	r3, [r0, #80]	; 0x50
 800757a:	4b12      	ldr	r3, [pc, #72]	; (80075c4 <__sinit+0x58>)
 800757c:	4a12      	ldr	r2, [pc, #72]	; (80075c8 <__sinit+0x5c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6282      	str	r2, [r0, #40]	; 0x28
 8007582:	4298      	cmp	r0, r3
 8007584:	bf04      	itt	eq
 8007586:	2301      	moveq	r3, #1
 8007588:	6183      	streq	r3, [r0, #24]
 800758a:	f000 f81f 	bl	80075cc <__sfp>
 800758e:	6060      	str	r0, [r4, #4]
 8007590:	4620      	mov	r0, r4
 8007592:	f000 f81b 	bl	80075cc <__sfp>
 8007596:	60a0      	str	r0, [r4, #8]
 8007598:	4620      	mov	r0, r4
 800759a:	f000 f817 	bl	80075cc <__sfp>
 800759e:	2200      	movs	r2, #0
 80075a0:	60e0      	str	r0, [r4, #12]
 80075a2:	2104      	movs	r1, #4
 80075a4:	6860      	ldr	r0, [r4, #4]
 80075a6:	f7ff ffa7 	bl	80074f8 <std.isra.0>
 80075aa:	2201      	movs	r2, #1
 80075ac:	2109      	movs	r1, #9
 80075ae:	68a0      	ldr	r0, [r4, #8]
 80075b0:	f7ff ffa2 	bl	80074f8 <std.isra.0>
 80075b4:	2202      	movs	r2, #2
 80075b6:	2112      	movs	r1, #18
 80075b8:	68e0      	ldr	r0, [r4, #12]
 80075ba:	f7ff ff9d 	bl	80074f8 <std.isra.0>
 80075be:	2301      	movs	r3, #1
 80075c0:	61a3      	str	r3, [r4, #24]
 80075c2:	bd10      	pop	{r4, pc}
 80075c4:	08008750 	.word	0x08008750
 80075c8:	080074ed 	.word	0x080074ed

080075cc <__sfp>:
 80075cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ce:	4b1c      	ldr	r3, [pc, #112]	; (8007640 <__sfp+0x74>)
 80075d0:	681e      	ldr	r6, [r3, #0]
 80075d2:	69b3      	ldr	r3, [r6, #24]
 80075d4:	4607      	mov	r7, r0
 80075d6:	b913      	cbnz	r3, 80075de <__sfp+0x12>
 80075d8:	4630      	mov	r0, r6
 80075da:	f7ff ffc7 	bl	800756c <__sinit>
 80075de:	3648      	adds	r6, #72	; 0x48
 80075e0:	68b4      	ldr	r4, [r6, #8]
 80075e2:	6873      	ldr	r3, [r6, #4]
 80075e4:	3b01      	subs	r3, #1
 80075e6:	d503      	bpl.n	80075f0 <__sfp+0x24>
 80075e8:	6833      	ldr	r3, [r6, #0]
 80075ea:	b133      	cbz	r3, 80075fa <__sfp+0x2e>
 80075ec:	6836      	ldr	r6, [r6, #0]
 80075ee:	e7f7      	b.n	80075e0 <__sfp+0x14>
 80075f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80075f4:	b16d      	cbz	r5, 8007612 <__sfp+0x46>
 80075f6:	3468      	adds	r4, #104	; 0x68
 80075f8:	e7f4      	b.n	80075e4 <__sfp+0x18>
 80075fa:	2104      	movs	r1, #4
 80075fc:	4638      	mov	r0, r7
 80075fe:	f7ff ff9f 	bl	8007540 <__sfmoreglue>
 8007602:	6030      	str	r0, [r6, #0]
 8007604:	2800      	cmp	r0, #0
 8007606:	d1f1      	bne.n	80075ec <__sfp+0x20>
 8007608:	230c      	movs	r3, #12
 800760a:	603b      	str	r3, [r7, #0]
 800760c:	4604      	mov	r4, r0
 800760e:	4620      	mov	r0, r4
 8007610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007612:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007616:	81e3      	strh	r3, [r4, #14]
 8007618:	2301      	movs	r3, #1
 800761a:	81a3      	strh	r3, [r4, #12]
 800761c:	6665      	str	r5, [r4, #100]	; 0x64
 800761e:	6025      	str	r5, [r4, #0]
 8007620:	60a5      	str	r5, [r4, #8]
 8007622:	6065      	str	r5, [r4, #4]
 8007624:	6125      	str	r5, [r4, #16]
 8007626:	6165      	str	r5, [r4, #20]
 8007628:	61a5      	str	r5, [r4, #24]
 800762a:	2208      	movs	r2, #8
 800762c:	4629      	mov	r1, r5
 800762e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007632:	f000 f854 	bl	80076de <memset>
 8007636:	6365      	str	r5, [r4, #52]	; 0x34
 8007638:	63a5      	str	r5, [r4, #56]	; 0x38
 800763a:	64a5      	str	r5, [r4, #72]	; 0x48
 800763c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800763e:	e7e6      	b.n	800760e <__sfp+0x42>
 8007640:	08008750 	.word	0x08008750

08007644 <_fwalk_reent>:
 8007644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007648:	4680      	mov	r8, r0
 800764a:	4689      	mov	r9, r1
 800764c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007650:	2600      	movs	r6, #0
 8007652:	b914      	cbnz	r4, 800765a <_fwalk_reent+0x16>
 8007654:	4630      	mov	r0, r6
 8007656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800765a:	68a5      	ldr	r5, [r4, #8]
 800765c:	6867      	ldr	r7, [r4, #4]
 800765e:	3f01      	subs	r7, #1
 8007660:	d501      	bpl.n	8007666 <_fwalk_reent+0x22>
 8007662:	6824      	ldr	r4, [r4, #0]
 8007664:	e7f5      	b.n	8007652 <_fwalk_reent+0xe>
 8007666:	89ab      	ldrh	r3, [r5, #12]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d907      	bls.n	800767c <_fwalk_reent+0x38>
 800766c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007670:	3301      	adds	r3, #1
 8007672:	d003      	beq.n	800767c <_fwalk_reent+0x38>
 8007674:	4629      	mov	r1, r5
 8007676:	4640      	mov	r0, r8
 8007678:	47c8      	blx	r9
 800767a:	4306      	orrs	r6, r0
 800767c:	3568      	adds	r5, #104	; 0x68
 800767e:	e7ee      	b.n	800765e <_fwalk_reent+0x1a>

08007680 <__libc_init_array>:
 8007680:	b570      	push	{r4, r5, r6, lr}
 8007682:	4e0d      	ldr	r6, [pc, #52]	; (80076b8 <__libc_init_array+0x38>)
 8007684:	4c0d      	ldr	r4, [pc, #52]	; (80076bc <__libc_init_array+0x3c>)
 8007686:	1ba4      	subs	r4, r4, r6
 8007688:	10a4      	asrs	r4, r4, #2
 800768a:	2500      	movs	r5, #0
 800768c:	42a5      	cmp	r5, r4
 800768e:	d109      	bne.n	80076a4 <__libc_init_array+0x24>
 8007690:	4e0b      	ldr	r6, [pc, #44]	; (80076c0 <__libc_init_array+0x40>)
 8007692:	4c0c      	ldr	r4, [pc, #48]	; (80076c4 <__libc_init_array+0x44>)
 8007694:	f000 fea2 	bl	80083dc <_init>
 8007698:	1ba4      	subs	r4, r4, r6
 800769a:	10a4      	asrs	r4, r4, #2
 800769c:	2500      	movs	r5, #0
 800769e:	42a5      	cmp	r5, r4
 80076a0:	d105      	bne.n	80076ae <__libc_init_array+0x2e>
 80076a2:	bd70      	pop	{r4, r5, r6, pc}
 80076a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80076a8:	4798      	blx	r3
 80076aa:	3501      	adds	r5, #1
 80076ac:	e7ee      	b.n	800768c <__libc_init_array+0xc>
 80076ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80076b2:	4798      	blx	r3
 80076b4:	3501      	adds	r5, #1
 80076b6:	e7f2      	b.n	800769e <__libc_init_array+0x1e>
 80076b8:	0800891c 	.word	0x0800891c
 80076bc:	0800891c 	.word	0x0800891c
 80076c0:	0800891c 	.word	0x0800891c
 80076c4:	08008920 	.word	0x08008920

080076c8 <memcpy>:
 80076c8:	b510      	push	{r4, lr}
 80076ca:	1e43      	subs	r3, r0, #1
 80076cc:	440a      	add	r2, r1
 80076ce:	4291      	cmp	r1, r2
 80076d0:	d100      	bne.n	80076d4 <memcpy+0xc>
 80076d2:	bd10      	pop	{r4, pc}
 80076d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076dc:	e7f7      	b.n	80076ce <memcpy+0x6>

080076de <memset>:
 80076de:	4402      	add	r2, r0
 80076e0:	4603      	mov	r3, r0
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d100      	bne.n	80076e8 <memset+0xa>
 80076e6:	4770      	bx	lr
 80076e8:	f803 1b01 	strb.w	r1, [r3], #1
 80076ec:	e7f9      	b.n	80076e2 <memset+0x4>
	...

080076f0 <_free_r>:
 80076f0:	b538      	push	{r3, r4, r5, lr}
 80076f2:	4605      	mov	r5, r0
 80076f4:	2900      	cmp	r1, #0
 80076f6:	d045      	beq.n	8007784 <_free_r+0x94>
 80076f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076fc:	1f0c      	subs	r4, r1, #4
 80076fe:	2b00      	cmp	r3, #0
 8007700:	bfb8      	it	lt
 8007702:	18e4      	addlt	r4, r4, r3
 8007704:	f000 fadc 	bl	8007cc0 <__malloc_lock>
 8007708:	4a1f      	ldr	r2, [pc, #124]	; (8007788 <_free_r+0x98>)
 800770a:	6813      	ldr	r3, [r2, #0]
 800770c:	4610      	mov	r0, r2
 800770e:	b933      	cbnz	r3, 800771e <_free_r+0x2e>
 8007710:	6063      	str	r3, [r4, #4]
 8007712:	6014      	str	r4, [r2, #0]
 8007714:	4628      	mov	r0, r5
 8007716:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800771a:	f000 bad2 	b.w	8007cc2 <__malloc_unlock>
 800771e:	42a3      	cmp	r3, r4
 8007720:	d90c      	bls.n	800773c <_free_r+0x4c>
 8007722:	6821      	ldr	r1, [r4, #0]
 8007724:	1862      	adds	r2, r4, r1
 8007726:	4293      	cmp	r3, r2
 8007728:	bf04      	itt	eq
 800772a:	681a      	ldreq	r2, [r3, #0]
 800772c:	685b      	ldreq	r3, [r3, #4]
 800772e:	6063      	str	r3, [r4, #4]
 8007730:	bf04      	itt	eq
 8007732:	1852      	addeq	r2, r2, r1
 8007734:	6022      	streq	r2, [r4, #0]
 8007736:	6004      	str	r4, [r0, #0]
 8007738:	e7ec      	b.n	8007714 <_free_r+0x24>
 800773a:	4613      	mov	r3, r2
 800773c:	685a      	ldr	r2, [r3, #4]
 800773e:	b10a      	cbz	r2, 8007744 <_free_r+0x54>
 8007740:	42a2      	cmp	r2, r4
 8007742:	d9fa      	bls.n	800773a <_free_r+0x4a>
 8007744:	6819      	ldr	r1, [r3, #0]
 8007746:	1858      	adds	r0, r3, r1
 8007748:	42a0      	cmp	r0, r4
 800774a:	d10b      	bne.n	8007764 <_free_r+0x74>
 800774c:	6820      	ldr	r0, [r4, #0]
 800774e:	4401      	add	r1, r0
 8007750:	1858      	adds	r0, r3, r1
 8007752:	4282      	cmp	r2, r0
 8007754:	6019      	str	r1, [r3, #0]
 8007756:	d1dd      	bne.n	8007714 <_free_r+0x24>
 8007758:	6810      	ldr	r0, [r2, #0]
 800775a:	6852      	ldr	r2, [r2, #4]
 800775c:	605a      	str	r2, [r3, #4]
 800775e:	4401      	add	r1, r0
 8007760:	6019      	str	r1, [r3, #0]
 8007762:	e7d7      	b.n	8007714 <_free_r+0x24>
 8007764:	d902      	bls.n	800776c <_free_r+0x7c>
 8007766:	230c      	movs	r3, #12
 8007768:	602b      	str	r3, [r5, #0]
 800776a:	e7d3      	b.n	8007714 <_free_r+0x24>
 800776c:	6820      	ldr	r0, [r4, #0]
 800776e:	1821      	adds	r1, r4, r0
 8007770:	428a      	cmp	r2, r1
 8007772:	bf04      	itt	eq
 8007774:	6811      	ldreq	r1, [r2, #0]
 8007776:	6852      	ldreq	r2, [r2, #4]
 8007778:	6062      	str	r2, [r4, #4]
 800777a:	bf04      	itt	eq
 800777c:	1809      	addeq	r1, r1, r0
 800777e:	6021      	streq	r1, [r4, #0]
 8007780:	605c      	str	r4, [r3, #4]
 8007782:	e7c7      	b.n	8007714 <_free_r+0x24>
 8007784:	bd38      	pop	{r3, r4, r5, pc}
 8007786:	bf00      	nop
 8007788:	200014c0 	.word	0x200014c0

0800778c <_malloc_r>:
 800778c:	b570      	push	{r4, r5, r6, lr}
 800778e:	1ccd      	adds	r5, r1, #3
 8007790:	f025 0503 	bic.w	r5, r5, #3
 8007794:	3508      	adds	r5, #8
 8007796:	2d0c      	cmp	r5, #12
 8007798:	bf38      	it	cc
 800779a:	250c      	movcc	r5, #12
 800779c:	2d00      	cmp	r5, #0
 800779e:	4606      	mov	r6, r0
 80077a0:	db01      	blt.n	80077a6 <_malloc_r+0x1a>
 80077a2:	42a9      	cmp	r1, r5
 80077a4:	d903      	bls.n	80077ae <_malloc_r+0x22>
 80077a6:	230c      	movs	r3, #12
 80077a8:	6033      	str	r3, [r6, #0]
 80077aa:	2000      	movs	r0, #0
 80077ac:	bd70      	pop	{r4, r5, r6, pc}
 80077ae:	f000 fa87 	bl	8007cc0 <__malloc_lock>
 80077b2:	4a23      	ldr	r2, [pc, #140]	; (8007840 <_malloc_r+0xb4>)
 80077b4:	6814      	ldr	r4, [r2, #0]
 80077b6:	4621      	mov	r1, r4
 80077b8:	b991      	cbnz	r1, 80077e0 <_malloc_r+0x54>
 80077ba:	4c22      	ldr	r4, [pc, #136]	; (8007844 <_malloc_r+0xb8>)
 80077bc:	6823      	ldr	r3, [r4, #0]
 80077be:	b91b      	cbnz	r3, 80077c8 <_malloc_r+0x3c>
 80077c0:	4630      	mov	r0, r6
 80077c2:	f000 f8d1 	bl	8007968 <_sbrk_r>
 80077c6:	6020      	str	r0, [r4, #0]
 80077c8:	4629      	mov	r1, r5
 80077ca:	4630      	mov	r0, r6
 80077cc:	f000 f8cc 	bl	8007968 <_sbrk_r>
 80077d0:	1c43      	adds	r3, r0, #1
 80077d2:	d126      	bne.n	8007822 <_malloc_r+0x96>
 80077d4:	230c      	movs	r3, #12
 80077d6:	6033      	str	r3, [r6, #0]
 80077d8:	4630      	mov	r0, r6
 80077da:	f000 fa72 	bl	8007cc2 <__malloc_unlock>
 80077de:	e7e4      	b.n	80077aa <_malloc_r+0x1e>
 80077e0:	680b      	ldr	r3, [r1, #0]
 80077e2:	1b5b      	subs	r3, r3, r5
 80077e4:	d41a      	bmi.n	800781c <_malloc_r+0x90>
 80077e6:	2b0b      	cmp	r3, #11
 80077e8:	d90f      	bls.n	800780a <_malloc_r+0x7e>
 80077ea:	600b      	str	r3, [r1, #0]
 80077ec:	50cd      	str	r5, [r1, r3]
 80077ee:	18cc      	adds	r4, r1, r3
 80077f0:	4630      	mov	r0, r6
 80077f2:	f000 fa66 	bl	8007cc2 <__malloc_unlock>
 80077f6:	f104 000b 	add.w	r0, r4, #11
 80077fa:	1d23      	adds	r3, r4, #4
 80077fc:	f020 0007 	bic.w	r0, r0, #7
 8007800:	1ac3      	subs	r3, r0, r3
 8007802:	d01b      	beq.n	800783c <_malloc_r+0xb0>
 8007804:	425a      	negs	r2, r3
 8007806:	50e2      	str	r2, [r4, r3]
 8007808:	bd70      	pop	{r4, r5, r6, pc}
 800780a:	428c      	cmp	r4, r1
 800780c:	bf0d      	iteet	eq
 800780e:	6863      	ldreq	r3, [r4, #4]
 8007810:	684b      	ldrne	r3, [r1, #4]
 8007812:	6063      	strne	r3, [r4, #4]
 8007814:	6013      	streq	r3, [r2, #0]
 8007816:	bf18      	it	ne
 8007818:	460c      	movne	r4, r1
 800781a:	e7e9      	b.n	80077f0 <_malloc_r+0x64>
 800781c:	460c      	mov	r4, r1
 800781e:	6849      	ldr	r1, [r1, #4]
 8007820:	e7ca      	b.n	80077b8 <_malloc_r+0x2c>
 8007822:	1cc4      	adds	r4, r0, #3
 8007824:	f024 0403 	bic.w	r4, r4, #3
 8007828:	42a0      	cmp	r0, r4
 800782a:	d005      	beq.n	8007838 <_malloc_r+0xac>
 800782c:	1a21      	subs	r1, r4, r0
 800782e:	4630      	mov	r0, r6
 8007830:	f000 f89a 	bl	8007968 <_sbrk_r>
 8007834:	3001      	adds	r0, #1
 8007836:	d0cd      	beq.n	80077d4 <_malloc_r+0x48>
 8007838:	6025      	str	r5, [r4, #0]
 800783a:	e7d9      	b.n	80077f0 <_malloc_r+0x64>
 800783c:	bd70      	pop	{r4, r5, r6, pc}
 800783e:	bf00      	nop
 8007840:	200014c0 	.word	0x200014c0
 8007844:	200014c4 	.word	0x200014c4

08007848 <iprintf>:
 8007848:	b40f      	push	{r0, r1, r2, r3}
 800784a:	4b0a      	ldr	r3, [pc, #40]	; (8007874 <iprintf+0x2c>)
 800784c:	b513      	push	{r0, r1, r4, lr}
 800784e:	681c      	ldr	r4, [r3, #0]
 8007850:	b124      	cbz	r4, 800785c <iprintf+0x14>
 8007852:	69a3      	ldr	r3, [r4, #24]
 8007854:	b913      	cbnz	r3, 800785c <iprintf+0x14>
 8007856:	4620      	mov	r0, r4
 8007858:	f7ff fe88 	bl	800756c <__sinit>
 800785c:	ab05      	add	r3, sp, #20
 800785e:	9a04      	ldr	r2, [sp, #16]
 8007860:	68a1      	ldr	r1, [r4, #8]
 8007862:	9301      	str	r3, [sp, #4]
 8007864:	4620      	mov	r0, r4
 8007866:	f000 fa57 	bl	8007d18 <_vfiprintf_r>
 800786a:	b002      	add	sp, #8
 800786c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007870:	b004      	add	sp, #16
 8007872:	4770      	bx	lr
 8007874:	20000020 	.word	0x20000020

08007878 <putchar>:
 8007878:	b538      	push	{r3, r4, r5, lr}
 800787a:	4b08      	ldr	r3, [pc, #32]	; (800789c <putchar+0x24>)
 800787c:	681c      	ldr	r4, [r3, #0]
 800787e:	4605      	mov	r5, r0
 8007880:	b124      	cbz	r4, 800788c <putchar+0x14>
 8007882:	69a3      	ldr	r3, [r4, #24]
 8007884:	b913      	cbnz	r3, 800788c <putchar+0x14>
 8007886:	4620      	mov	r0, r4
 8007888:	f7ff fe70 	bl	800756c <__sinit>
 800788c:	68a2      	ldr	r2, [r4, #8]
 800788e:	4629      	mov	r1, r5
 8007890:	4620      	mov	r0, r4
 8007892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007896:	f000 bceb 	b.w	8008270 <_putc_r>
 800789a:	bf00      	nop
 800789c:	20000020 	.word	0x20000020

080078a0 <_puts_r>:
 80078a0:	b570      	push	{r4, r5, r6, lr}
 80078a2:	460e      	mov	r6, r1
 80078a4:	4605      	mov	r5, r0
 80078a6:	b118      	cbz	r0, 80078b0 <_puts_r+0x10>
 80078a8:	6983      	ldr	r3, [r0, #24]
 80078aa:	b90b      	cbnz	r3, 80078b0 <_puts_r+0x10>
 80078ac:	f7ff fe5e 	bl	800756c <__sinit>
 80078b0:	69ab      	ldr	r3, [r5, #24]
 80078b2:	68ac      	ldr	r4, [r5, #8]
 80078b4:	b913      	cbnz	r3, 80078bc <_puts_r+0x1c>
 80078b6:	4628      	mov	r0, r5
 80078b8:	f7ff fe58 	bl	800756c <__sinit>
 80078bc:	4b23      	ldr	r3, [pc, #140]	; (800794c <_puts_r+0xac>)
 80078be:	429c      	cmp	r4, r3
 80078c0:	d117      	bne.n	80078f2 <_puts_r+0x52>
 80078c2:	686c      	ldr	r4, [r5, #4]
 80078c4:	89a3      	ldrh	r3, [r4, #12]
 80078c6:	071b      	lsls	r3, r3, #28
 80078c8:	d51d      	bpl.n	8007906 <_puts_r+0x66>
 80078ca:	6923      	ldr	r3, [r4, #16]
 80078cc:	b1db      	cbz	r3, 8007906 <_puts_r+0x66>
 80078ce:	3e01      	subs	r6, #1
 80078d0:	68a3      	ldr	r3, [r4, #8]
 80078d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80078d6:	3b01      	subs	r3, #1
 80078d8:	60a3      	str	r3, [r4, #8]
 80078da:	b9e9      	cbnz	r1, 8007918 <_puts_r+0x78>
 80078dc:	2b00      	cmp	r3, #0
 80078de:	da2e      	bge.n	800793e <_puts_r+0x9e>
 80078e0:	4622      	mov	r2, r4
 80078e2:	210a      	movs	r1, #10
 80078e4:	4628      	mov	r0, r5
 80078e6:	f000 f893 	bl	8007a10 <__swbuf_r>
 80078ea:	3001      	adds	r0, #1
 80078ec:	d011      	beq.n	8007912 <_puts_r+0x72>
 80078ee:	200a      	movs	r0, #10
 80078f0:	bd70      	pop	{r4, r5, r6, pc}
 80078f2:	4b17      	ldr	r3, [pc, #92]	; (8007950 <_puts_r+0xb0>)
 80078f4:	429c      	cmp	r4, r3
 80078f6:	d101      	bne.n	80078fc <_puts_r+0x5c>
 80078f8:	68ac      	ldr	r4, [r5, #8]
 80078fa:	e7e3      	b.n	80078c4 <_puts_r+0x24>
 80078fc:	4b15      	ldr	r3, [pc, #84]	; (8007954 <_puts_r+0xb4>)
 80078fe:	429c      	cmp	r4, r3
 8007900:	bf08      	it	eq
 8007902:	68ec      	ldreq	r4, [r5, #12]
 8007904:	e7de      	b.n	80078c4 <_puts_r+0x24>
 8007906:	4621      	mov	r1, r4
 8007908:	4628      	mov	r0, r5
 800790a:	f000 f8e5 	bl	8007ad8 <__swsetup_r>
 800790e:	2800      	cmp	r0, #0
 8007910:	d0dd      	beq.n	80078ce <_puts_r+0x2e>
 8007912:	f04f 30ff 	mov.w	r0, #4294967295
 8007916:	bd70      	pop	{r4, r5, r6, pc}
 8007918:	2b00      	cmp	r3, #0
 800791a:	da04      	bge.n	8007926 <_puts_r+0x86>
 800791c:	69a2      	ldr	r2, [r4, #24]
 800791e:	4293      	cmp	r3, r2
 8007920:	db06      	blt.n	8007930 <_puts_r+0x90>
 8007922:	290a      	cmp	r1, #10
 8007924:	d004      	beq.n	8007930 <_puts_r+0x90>
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	1c5a      	adds	r2, r3, #1
 800792a:	6022      	str	r2, [r4, #0]
 800792c:	7019      	strb	r1, [r3, #0]
 800792e:	e7cf      	b.n	80078d0 <_puts_r+0x30>
 8007930:	4622      	mov	r2, r4
 8007932:	4628      	mov	r0, r5
 8007934:	f000 f86c 	bl	8007a10 <__swbuf_r>
 8007938:	3001      	adds	r0, #1
 800793a:	d1c9      	bne.n	80078d0 <_puts_r+0x30>
 800793c:	e7e9      	b.n	8007912 <_puts_r+0x72>
 800793e:	6823      	ldr	r3, [r4, #0]
 8007940:	200a      	movs	r0, #10
 8007942:	1c5a      	adds	r2, r3, #1
 8007944:	6022      	str	r2, [r4, #0]
 8007946:	7018      	strb	r0, [r3, #0]
 8007948:	bd70      	pop	{r4, r5, r6, pc}
 800794a:	bf00      	nop
 800794c:	08008710 	.word	0x08008710
 8007950:	08008730 	.word	0x08008730
 8007954:	080086f0 	.word	0x080086f0

08007958 <puts>:
 8007958:	4b02      	ldr	r3, [pc, #8]	; (8007964 <puts+0xc>)
 800795a:	4601      	mov	r1, r0
 800795c:	6818      	ldr	r0, [r3, #0]
 800795e:	f7ff bf9f 	b.w	80078a0 <_puts_r>
 8007962:	bf00      	nop
 8007964:	20000020 	.word	0x20000020

08007968 <_sbrk_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	4c06      	ldr	r4, [pc, #24]	; (8007984 <_sbrk_r+0x1c>)
 800796c:	2300      	movs	r3, #0
 800796e:	4605      	mov	r5, r0
 8007970:	4608      	mov	r0, r1
 8007972:	6023      	str	r3, [r4, #0]
 8007974:	f7ff fc7c 	bl	8007270 <_sbrk>
 8007978:	1c43      	adds	r3, r0, #1
 800797a:	d102      	bne.n	8007982 <_sbrk_r+0x1a>
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	b103      	cbz	r3, 8007982 <_sbrk_r+0x1a>
 8007980:	602b      	str	r3, [r5, #0]
 8007982:	bd38      	pop	{r3, r4, r5, pc}
 8007984:	20001614 	.word	0x20001614

08007988 <__sread>:
 8007988:	b510      	push	{r4, lr}
 800798a:	460c      	mov	r4, r1
 800798c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007990:	f000 fca4 	bl	80082dc <_read_r>
 8007994:	2800      	cmp	r0, #0
 8007996:	bfab      	itete	ge
 8007998:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800799a:	89a3      	ldrhlt	r3, [r4, #12]
 800799c:	181b      	addge	r3, r3, r0
 800799e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80079a2:	bfac      	ite	ge
 80079a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80079a6:	81a3      	strhlt	r3, [r4, #12]
 80079a8:	bd10      	pop	{r4, pc}

080079aa <__swrite>:
 80079aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ae:	461f      	mov	r7, r3
 80079b0:	898b      	ldrh	r3, [r1, #12]
 80079b2:	05db      	lsls	r3, r3, #23
 80079b4:	4605      	mov	r5, r0
 80079b6:	460c      	mov	r4, r1
 80079b8:	4616      	mov	r6, r2
 80079ba:	d505      	bpl.n	80079c8 <__swrite+0x1e>
 80079bc:	2302      	movs	r3, #2
 80079be:	2200      	movs	r2, #0
 80079c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079c4:	f000 f906 	bl	8007bd4 <_lseek_r>
 80079c8:	89a3      	ldrh	r3, [r4, #12]
 80079ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079d2:	81a3      	strh	r3, [r4, #12]
 80079d4:	4632      	mov	r2, r6
 80079d6:	463b      	mov	r3, r7
 80079d8:	4628      	mov	r0, r5
 80079da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079de:	f000 b869 	b.w	8007ab4 <_write_r>

080079e2 <__sseek>:
 80079e2:	b510      	push	{r4, lr}
 80079e4:	460c      	mov	r4, r1
 80079e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ea:	f000 f8f3 	bl	8007bd4 <_lseek_r>
 80079ee:	1c43      	adds	r3, r0, #1
 80079f0:	89a3      	ldrh	r3, [r4, #12]
 80079f2:	bf15      	itete	ne
 80079f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80079f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079fe:	81a3      	strheq	r3, [r4, #12]
 8007a00:	bf18      	it	ne
 8007a02:	81a3      	strhne	r3, [r4, #12]
 8007a04:	bd10      	pop	{r4, pc}

08007a06 <__sclose>:
 8007a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a0a:	f000 b8d3 	b.w	8007bb4 <_close_r>
	...

08007a10 <__swbuf_r>:
 8007a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a12:	460e      	mov	r6, r1
 8007a14:	4614      	mov	r4, r2
 8007a16:	4605      	mov	r5, r0
 8007a18:	b118      	cbz	r0, 8007a22 <__swbuf_r+0x12>
 8007a1a:	6983      	ldr	r3, [r0, #24]
 8007a1c:	b90b      	cbnz	r3, 8007a22 <__swbuf_r+0x12>
 8007a1e:	f7ff fda5 	bl	800756c <__sinit>
 8007a22:	4b21      	ldr	r3, [pc, #132]	; (8007aa8 <__swbuf_r+0x98>)
 8007a24:	429c      	cmp	r4, r3
 8007a26:	d12a      	bne.n	8007a7e <__swbuf_r+0x6e>
 8007a28:	686c      	ldr	r4, [r5, #4]
 8007a2a:	69a3      	ldr	r3, [r4, #24]
 8007a2c:	60a3      	str	r3, [r4, #8]
 8007a2e:	89a3      	ldrh	r3, [r4, #12]
 8007a30:	071a      	lsls	r2, r3, #28
 8007a32:	d52e      	bpl.n	8007a92 <__swbuf_r+0x82>
 8007a34:	6923      	ldr	r3, [r4, #16]
 8007a36:	b363      	cbz	r3, 8007a92 <__swbuf_r+0x82>
 8007a38:	6923      	ldr	r3, [r4, #16]
 8007a3a:	6820      	ldr	r0, [r4, #0]
 8007a3c:	1ac0      	subs	r0, r0, r3
 8007a3e:	6963      	ldr	r3, [r4, #20]
 8007a40:	b2f6      	uxtb	r6, r6
 8007a42:	4298      	cmp	r0, r3
 8007a44:	4637      	mov	r7, r6
 8007a46:	db04      	blt.n	8007a52 <__swbuf_r+0x42>
 8007a48:	4621      	mov	r1, r4
 8007a4a:	4628      	mov	r0, r5
 8007a4c:	f7ff fd12 	bl	8007474 <_fflush_r>
 8007a50:	bb28      	cbnz	r0, 8007a9e <__swbuf_r+0x8e>
 8007a52:	68a3      	ldr	r3, [r4, #8]
 8007a54:	3b01      	subs	r3, #1
 8007a56:	60a3      	str	r3, [r4, #8]
 8007a58:	6823      	ldr	r3, [r4, #0]
 8007a5a:	1c5a      	adds	r2, r3, #1
 8007a5c:	6022      	str	r2, [r4, #0]
 8007a5e:	701e      	strb	r6, [r3, #0]
 8007a60:	6963      	ldr	r3, [r4, #20]
 8007a62:	3001      	adds	r0, #1
 8007a64:	4298      	cmp	r0, r3
 8007a66:	d004      	beq.n	8007a72 <__swbuf_r+0x62>
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	07db      	lsls	r3, r3, #31
 8007a6c:	d519      	bpl.n	8007aa2 <__swbuf_r+0x92>
 8007a6e:	2e0a      	cmp	r6, #10
 8007a70:	d117      	bne.n	8007aa2 <__swbuf_r+0x92>
 8007a72:	4621      	mov	r1, r4
 8007a74:	4628      	mov	r0, r5
 8007a76:	f7ff fcfd 	bl	8007474 <_fflush_r>
 8007a7a:	b190      	cbz	r0, 8007aa2 <__swbuf_r+0x92>
 8007a7c:	e00f      	b.n	8007a9e <__swbuf_r+0x8e>
 8007a7e:	4b0b      	ldr	r3, [pc, #44]	; (8007aac <__swbuf_r+0x9c>)
 8007a80:	429c      	cmp	r4, r3
 8007a82:	d101      	bne.n	8007a88 <__swbuf_r+0x78>
 8007a84:	68ac      	ldr	r4, [r5, #8]
 8007a86:	e7d0      	b.n	8007a2a <__swbuf_r+0x1a>
 8007a88:	4b09      	ldr	r3, [pc, #36]	; (8007ab0 <__swbuf_r+0xa0>)
 8007a8a:	429c      	cmp	r4, r3
 8007a8c:	bf08      	it	eq
 8007a8e:	68ec      	ldreq	r4, [r5, #12]
 8007a90:	e7cb      	b.n	8007a2a <__swbuf_r+0x1a>
 8007a92:	4621      	mov	r1, r4
 8007a94:	4628      	mov	r0, r5
 8007a96:	f000 f81f 	bl	8007ad8 <__swsetup_r>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d0cc      	beq.n	8007a38 <__swbuf_r+0x28>
 8007a9e:	f04f 37ff 	mov.w	r7, #4294967295
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	08008710 	.word	0x08008710
 8007aac:	08008730 	.word	0x08008730
 8007ab0:	080086f0 	.word	0x080086f0

08007ab4 <_write_r>:
 8007ab4:	b538      	push	{r3, r4, r5, lr}
 8007ab6:	4c07      	ldr	r4, [pc, #28]	; (8007ad4 <_write_r+0x20>)
 8007ab8:	4605      	mov	r5, r0
 8007aba:	4608      	mov	r0, r1
 8007abc:	4611      	mov	r1, r2
 8007abe:	2200      	movs	r2, #0
 8007ac0:	6022      	str	r2, [r4, #0]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	f7ff fbc6 	bl	8007254 <_write>
 8007ac8:	1c43      	adds	r3, r0, #1
 8007aca:	d102      	bne.n	8007ad2 <_write_r+0x1e>
 8007acc:	6823      	ldr	r3, [r4, #0]
 8007ace:	b103      	cbz	r3, 8007ad2 <_write_r+0x1e>
 8007ad0:	602b      	str	r3, [r5, #0]
 8007ad2:	bd38      	pop	{r3, r4, r5, pc}
 8007ad4:	20001614 	.word	0x20001614

08007ad8 <__swsetup_r>:
 8007ad8:	4b32      	ldr	r3, [pc, #200]	; (8007ba4 <__swsetup_r+0xcc>)
 8007ada:	b570      	push	{r4, r5, r6, lr}
 8007adc:	681d      	ldr	r5, [r3, #0]
 8007ade:	4606      	mov	r6, r0
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	b125      	cbz	r5, 8007aee <__swsetup_r+0x16>
 8007ae4:	69ab      	ldr	r3, [r5, #24]
 8007ae6:	b913      	cbnz	r3, 8007aee <__swsetup_r+0x16>
 8007ae8:	4628      	mov	r0, r5
 8007aea:	f7ff fd3f 	bl	800756c <__sinit>
 8007aee:	4b2e      	ldr	r3, [pc, #184]	; (8007ba8 <__swsetup_r+0xd0>)
 8007af0:	429c      	cmp	r4, r3
 8007af2:	d10f      	bne.n	8007b14 <__swsetup_r+0x3c>
 8007af4:	686c      	ldr	r4, [r5, #4]
 8007af6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	0715      	lsls	r5, r2, #28
 8007afe:	d42c      	bmi.n	8007b5a <__swsetup_r+0x82>
 8007b00:	06d0      	lsls	r0, r2, #27
 8007b02:	d411      	bmi.n	8007b28 <__swsetup_r+0x50>
 8007b04:	2209      	movs	r2, #9
 8007b06:	6032      	str	r2, [r6, #0]
 8007b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b0c:	81a3      	strh	r3, [r4, #12]
 8007b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b12:	bd70      	pop	{r4, r5, r6, pc}
 8007b14:	4b25      	ldr	r3, [pc, #148]	; (8007bac <__swsetup_r+0xd4>)
 8007b16:	429c      	cmp	r4, r3
 8007b18:	d101      	bne.n	8007b1e <__swsetup_r+0x46>
 8007b1a:	68ac      	ldr	r4, [r5, #8]
 8007b1c:	e7eb      	b.n	8007af6 <__swsetup_r+0x1e>
 8007b1e:	4b24      	ldr	r3, [pc, #144]	; (8007bb0 <__swsetup_r+0xd8>)
 8007b20:	429c      	cmp	r4, r3
 8007b22:	bf08      	it	eq
 8007b24:	68ec      	ldreq	r4, [r5, #12]
 8007b26:	e7e6      	b.n	8007af6 <__swsetup_r+0x1e>
 8007b28:	0751      	lsls	r1, r2, #29
 8007b2a:	d512      	bpl.n	8007b52 <__swsetup_r+0x7a>
 8007b2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b2e:	b141      	cbz	r1, 8007b42 <__swsetup_r+0x6a>
 8007b30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b34:	4299      	cmp	r1, r3
 8007b36:	d002      	beq.n	8007b3e <__swsetup_r+0x66>
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f7ff fdd9 	bl	80076f0 <_free_r>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	6363      	str	r3, [r4, #52]	; 0x34
 8007b42:	89a3      	ldrh	r3, [r4, #12]
 8007b44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b48:	81a3      	strh	r3, [r4, #12]
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	6063      	str	r3, [r4, #4]
 8007b4e:	6923      	ldr	r3, [r4, #16]
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	89a3      	ldrh	r3, [r4, #12]
 8007b54:	f043 0308 	orr.w	r3, r3, #8
 8007b58:	81a3      	strh	r3, [r4, #12]
 8007b5a:	6923      	ldr	r3, [r4, #16]
 8007b5c:	b94b      	cbnz	r3, 8007b72 <__swsetup_r+0x9a>
 8007b5e:	89a3      	ldrh	r3, [r4, #12]
 8007b60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b68:	d003      	beq.n	8007b72 <__swsetup_r+0x9a>
 8007b6a:	4621      	mov	r1, r4
 8007b6c:	4630      	mov	r0, r6
 8007b6e:	f000 f867 	bl	8007c40 <__smakebuf_r>
 8007b72:	89a2      	ldrh	r2, [r4, #12]
 8007b74:	f012 0301 	ands.w	r3, r2, #1
 8007b78:	d00c      	beq.n	8007b94 <__swsetup_r+0xbc>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60a3      	str	r3, [r4, #8]
 8007b7e:	6963      	ldr	r3, [r4, #20]
 8007b80:	425b      	negs	r3, r3
 8007b82:	61a3      	str	r3, [r4, #24]
 8007b84:	6923      	ldr	r3, [r4, #16]
 8007b86:	b953      	cbnz	r3, 8007b9e <__swsetup_r+0xc6>
 8007b88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b8c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007b90:	d1ba      	bne.n	8007b08 <__swsetup_r+0x30>
 8007b92:	bd70      	pop	{r4, r5, r6, pc}
 8007b94:	0792      	lsls	r2, r2, #30
 8007b96:	bf58      	it	pl
 8007b98:	6963      	ldrpl	r3, [r4, #20]
 8007b9a:	60a3      	str	r3, [r4, #8]
 8007b9c:	e7f2      	b.n	8007b84 <__swsetup_r+0xac>
 8007b9e:	2000      	movs	r0, #0
 8007ba0:	e7f7      	b.n	8007b92 <__swsetup_r+0xba>
 8007ba2:	bf00      	nop
 8007ba4:	20000020 	.word	0x20000020
 8007ba8:	08008710 	.word	0x08008710
 8007bac:	08008730 	.word	0x08008730
 8007bb0:	080086f0 	.word	0x080086f0

08007bb4 <_close_r>:
 8007bb4:	b538      	push	{r3, r4, r5, lr}
 8007bb6:	4c06      	ldr	r4, [pc, #24]	; (8007bd0 <_close_r+0x1c>)
 8007bb8:	2300      	movs	r3, #0
 8007bba:	4605      	mov	r5, r0
 8007bbc:	4608      	mov	r0, r1
 8007bbe:	6023      	str	r3, [r4, #0]
 8007bc0:	f7ff fb70 	bl	80072a4 <_close>
 8007bc4:	1c43      	adds	r3, r0, #1
 8007bc6:	d102      	bne.n	8007bce <_close_r+0x1a>
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	b103      	cbz	r3, 8007bce <_close_r+0x1a>
 8007bcc:	602b      	str	r3, [r5, #0]
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
 8007bd0:	20001614 	.word	0x20001614

08007bd4 <_lseek_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4c07      	ldr	r4, [pc, #28]	; (8007bf4 <_lseek_r+0x20>)
 8007bd8:	4605      	mov	r5, r0
 8007bda:	4608      	mov	r0, r1
 8007bdc:	4611      	mov	r1, r2
 8007bde:	2200      	movs	r2, #0
 8007be0:	6022      	str	r2, [r4, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	f7ff fb68 	bl	80072b8 <_lseek>
 8007be8:	1c43      	adds	r3, r0, #1
 8007bea:	d102      	bne.n	8007bf2 <_lseek_r+0x1e>
 8007bec:	6823      	ldr	r3, [r4, #0]
 8007bee:	b103      	cbz	r3, 8007bf2 <_lseek_r+0x1e>
 8007bf0:	602b      	str	r3, [r5, #0]
 8007bf2:	bd38      	pop	{r3, r4, r5, pc}
 8007bf4:	20001614 	.word	0x20001614

08007bf8 <__swhatbuf_r>:
 8007bf8:	b570      	push	{r4, r5, r6, lr}
 8007bfa:	460e      	mov	r6, r1
 8007bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c00:	2900      	cmp	r1, #0
 8007c02:	b090      	sub	sp, #64	; 0x40
 8007c04:	4614      	mov	r4, r2
 8007c06:	461d      	mov	r5, r3
 8007c08:	da07      	bge.n	8007c1a <__swhatbuf_r+0x22>
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	602b      	str	r3, [r5, #0]
 8007c0e:	89b3      	ldrh	r3, [r6, #12]
 8007c10:	061a      	lsls	r2, r3, #24
 8007c12:	d410      	bmi.n	8007c36 <__swhatbuf_r+0x3e>
 8007c14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c18:	e00e      	b.n	8007c38 <__swhatbuf_r+0x40>
 8007c1a:	aa01      	add	r2, sp, #4
 8007c1c:	f000 fb70 	bl	8008300 <_fstat_r>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	dbf2      	blt.n	8007c0a <__swhatbuf_r+0x12>
 8007c24:	9a02      	ldr	r2, [sp, #8]
 8007c26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007c2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007c2e:	425a      	negs	r2, r3
 8007c30:	415a      	adcs	r2, r3
 8007c32:	602a      	str	r2, [r5, #0]
 8007c34:	e7ee      	b.n	8007c14 <__swhatbuf_r+0x1c>
 8007c36:	2340      	movs	r3, #64	; 0x40
 8007c38:	2000      	movs	r0, #0
 8007c3a:	6023      	str	r3, [r4, #0]
 8007c3c:	b010      	add	sp, #64	; 0x40
 8007c3e:	bd70      	pop	{r4, r5, r6, pc}

08007c40 <__smakebuf_r>:
 8007c40:	898b      	ldrh	r3, [r1, #12]
 8007c42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c44:	079d      	lsls	r5, r3, #30
 8007c46:	4606      	mov	r6, r0
 8007c48:	460c      	mov	r4, r1
 8007c4a:	d507      	bpl.n	8007c5c <__smakebuf_r+0x1c>
 8007c4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007c50:	6023      	str	r3, [r4, #0]
 8007c52:	6123      	str	r3, [r4, #16]
 8007c54:	2301      	movs	r3, #1
 8007c56:	6163      	str	r3, [r4, #20]
 8007c58:	b002      	add	sp, #8
 8007c5a:	bd70      	pop	{r4, r5, r6, pc}
 8007c5c:	ab01      	add	r3, sp, #4
 8007c5e:	466a      	mov	r2, sp
 8007c60:	f7ff ffca 	bl	8007bf8 <__swhatbuf_r>
 8007c64:	9900      	ldr	r1, [sp, #0]
 8007c66:	4605      	mov	r5, r0
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f7ff fd8f 	bl	800778c <_malloc_r>
 8007c6e:	b948      	cbnz	r0, 8007c84 <__smakebuf_r+0x44>
 8007c70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c74:	059a      	lsls	r2, r3, #22
 8007c76:	d4ef      	bmi.n	8007c58 <__smakebuf_r+0x18>
 8007c78:	f023 0303 	bic.w	r3, r3, #3
 8007c7c:	f043 0302 	orr.w	r3, r3, #2
 8007c80:	81a3      	strh	r3, [r4, #12]
 8007c82:	e7e3      	b.n	8007c4c <__smakebuf_r+0xc>
 8007c84:	4b0d      	ldr	r3, [pc, #52]	; (8007cbc <__smakebuf_r+0x7c>)
 8007c86:	62b3      	str	r3, [r6, #40]	; 0x28
 8007c88:	89a3      	ldrh	r3, [r4, #12]
 8007c8a:	6020      	str	r0, [r4, #0]
 8007c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c90:	81a3      	strh	r3, [r4, #12]
 8007c92:	9b00      	ldr	r3, [sp, #0]
 8007c94:	6163      	str	r3, [r4, #20]
 8007c96:	9b01      	ldr	r3, [sp, #4]
 8007c98:	6120      	str	r0, [r4, #16]
 8007c9a:	b15b      	cbz	r3, 8007cb4 <__smakebuf_r+0x74>
 8007c9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	f000 fb3f 	bl	8008324 <_isatty_r>
 8007ca6:	b128      	cbz	r0, 8007cb4 <__smakebuf_r+0x74>
 8007ca8:	89a3      	ldrh	r3, [r4, #12]
 8007caa:	f023 0303 	bic.w	r3, r3, #3
 8007cae:	f043 0301 	orr.w	r3, r3, #1
 8007cb2:	81a3      	strh	r3, [r4, #12]
 8007cb4:	89a3      	ldrh	r3, [r4, #12]
 8007cb6:	431d      	orrs	r5, r3
 8007cb8:	81a5      	strh	r5, [r4, #12]
 8007cba:	e7cd      	b.n	8007c58 <__smakebuf_r+0x18>
 8007cbc:	080074ed 	.word	0x080074ed

08007cc0 <__malloc_lock>:
 8007cc0:	4770      	bx	lr

08007cc2 <__malloc_unlock>:
 8007cc2:	4770      	bx	lr

08007cc4 <__sfputc_r>:
 8007cc4:	6893      	ldr	r3, [r2, #8]
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	b410      	push	{r4}
 8007ccc:	6093      	str	r3, [r2, #8]
 8007cce:	da09      	bge.n	8007ce4 <__sfputc_r+0x20>
 8007cd0:	6994      	ldr	r4, [r2, #24]
 8007cd2:	42a3      	cmp	r3, r4
 8007cd4:	db02      	blt.n	8007cdc <__sfputc_r+0x18>
 8007cd6:	b2cb      	uxtb	r3, r1
 8007cd8:	2b0a      	cmp	r3, #10
 8007cda:	d103      	bne.n	8007ce4 <__sfputc_r+0x20>
 8007cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ce0:	f7ff be96 	b.w	8007a10 <__swbuf_r>
 8007ce4:	6813      	ldr	r3, [r2, #0]
 8007ce6:	1c58      	adds	r0, r3, #1
 8007ce8:	6010      	str	r0, [r2, #0]
 8007cea:	7019      	strb	r1, [r3, #0]
 8007cec:	b2c8      	uxtb	r0, r1
 8007cee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <__sfputs_r>:
 8007cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf6:	4606      	mov	r6, r0
 8007cf8:	460f      	mov	r7, r1
 8007cfa:	4614      	mov	r4, r2
 8007cfc:	18d5      	adds	r5, r2, r3
 8007cfe:	42ac      	cmp	r4, r5
 8007d00:	d101      	bne.n	8007d06 <__sfputs_r+0x12>
 8007d02:	2000      	movs	r0, #0
 8007d04:	e007      	b.n	8007d16 <__sfputs_r+0x22>
 8007d06:	463a      	mov	r2, r7
 8007d08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	f7ff ffd9 	bl	8007cc4 <__sfputc_r>
 8007d12:	1c43      	adds	r3, r0, #1
 8007d14:	d1f3      	bne.n	8007cfe <__sfputs_r+0xa>
 8007d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d18 <_vfiprintf_r>:
 8007d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d1c:	b09d      	sub	sp, #116	; 0x74
 8007d1e:	460c      	mov	r4, r1
 8007d20:	4617      	mov	r7, r2
 8007d22:	9303      	str	r3, [sp, #12]
 8007d24:	4606      	mov	r6, r0
 8007d26:	b118      	cbz	r0, 8007d30 <_vfiprintf_r+0x18>
 8007d28:	6983      	ldr	r3, [r0, #24]
 8007d2a:	b90b      	cbnz	r3, 8007d30 <_vfiprintf_r+0x18>
 8007d2c:	f7ff fc1e 	bl	800756c <__sinit>
 8007d30:	4b7c      	ldr	r3, [pc, #496]	; (8007f24 <_vfiprintf_r+0x20c>)
 8007d32:	429c      	cmp	r4, r3
 8007d34:	d157      	bne.n	8007de6 <_vfiprintf_r+0xce>
 8007d36:	6874      	ldr	r4, [r6, #4]
 8007d38:	89a3      	ldrh	r3, [r4, #12]
 8007d3a:	0718      	lsls	r0, r3, #28
 8007d3c:	d55d      	bpl.n	8007dfa <_vfiprintf_r+0xe2>
 8007d3e:	6923      	ldr	r3, [r4, #16]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d05a      	beq.n	8007dfa <_vfiprintf_r+0xe2>
 8007d44:	2300      	movs	r3, #0
 8007d46:	9309      	str	r3, [sp, #36]	; 0x24
 8007d48:	2320      	movs	r3, #32
 8007d4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d4e:	2330      	movs	r3, #48	; 0x30
 8007d50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d54:	f04f 0b01 	mov.w	fp, #1
 8007d58:	46b8      	mov	r8, r7
 8007d5a:	4645      	mov	r5, r8
 8007d5c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d155      	bne.n	8007e10 <_vfiprintf_r+0xf8>
 8007d64:	ebb8 0a07 	subs.w	sl, r8, r7
 8007d68:	d00b      	beq.n	8007d82 <_vfiprintf_r+0x6a>
 8007d6a:	4653      	mov	r3, sl
 8007d6c:	463a      	mov	r2, r7
 8007d6e:	4621      	mov	r1, r4
 8007d70:	4630      	mov	r0, r6
 8007d72:	f7ff ffbf 	bl	8007cf4 <__sfputs_r>
 8007d76:	3001      	adds	r0, #1
 8007d78:	f000 80c4 	beq.w	8007f04 <_vfiprintf_r+0x1ec>
 8007d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d7e:	4453      	add	r3, sl
 8007d80:	9309      	str	r3, [sp, #36]	; 0x24
 8007d82:	f898 3000 	ldrb.w	r3, [r8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	f000 80bc 	beq.w	8007f04 <_vfiprintf_r+0x1ec>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d92:	9304      	str	r3, [sp, #16]
 8007d94:	9307      	str	r3, [sp, #28]
 8007d96:	9205      	str	r2, [sp, #20]
 8007d98:	9306      	str	r3, [sp, #24]
 8007d9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d9e:	931a      	str	r3, [sp, #104]	; 0x68
 8007da0:	2205      	movs	r2, #5
 8007da2:	7829      	ldrb	r1, [r5, #0]
 8007da4:	4860      	ldr	r0, [pc, #384]	; (8007f28 <_vfiprintf_r+0x210>)
 8007da6:	f7f8 fa13 	bl	80001d0 <memchr>
 8007daa:	f105 0801 	add.w	r8, r5, #1
 8007dae:	9b04      	ldr	r3, [sp, #16]
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d131      	bne.n	8007e18 <_vfiprintf_r+0x100>
 8007db4:	06d9      	lsls	r1, r3, #27
 8007db6:	bf44      	itt	mi
 8007db8:	2220      	movmi	r2, #32
 8007dba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007dbe:	071a      	lsls	r2, r3, #28
 8007dc0:	bf44      	itt	mi
 8007dc2:	222b      	movmi	r2, #43	; 0x2b
 8007dc4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007dc8:	782a      	ldrb	r2, [r5, #0]
 8007dca:	2a2a      	cmp	r2, #42	; 0x2a
 8007dcc:	d02c      	beq.n	8007e28 <_vfiprintf_r+0x110>
 8007dce:	9a07      	ldr	r2, [sp, #28]
 8007dd0:	2100      	movs	r1, #0
 8007dd2:	200a      	movs	r0, #10
 8007dd4:	46a8      	mov	r8, r5
 8007dd6:	3501      	adds	r5, #1
 8007dd8:	f898 3000 	ldrb.w	r3, [r8]
 8007ddc:	3b30      	subs	r3, #48	; 0x30
 8007dde:	2b09      	cmp	r3, #9
 8007de0:	d96d      	bls.n	8007ebe <_vfiprintf_r+0x1a6>
 8007de2:	b371      	cbz	r1, 8007e42 <_vfiprintf_r+0x12a>
 8007de4:	e026      	b.n	8007e34 <_vfiprintf_r+0x11c>
 8007de6:	4b51      	ldr	r3, [pc, #324]	; (8007f2c <_vfiprintf_r+0x214>)
 8007de8:	429c      	cmp	r4, r3
 8007dea:	d101      	bne.n	8007df0 <_vfiprintf_r+0xd8>
 8007dec:	68b4      	ldr	r4, [r6, #8]
 8007dee:	e7a3      	b.n	8007d38 <_vfiprintf_r+0x20>
 8007df0:	4b4f      	ldr	r3, [pc, #316]	; (8007f30 <_vfiprintf_r+0x218>)
 8007df2:	429c      	cmp	r4, r3
 8007df4:	bf08      	it	eq
 8007df6:	68f4      	ldreq	r4, [r6, #12]
 8007df8:	e79e      	b.n	8007d38 <_vfiprintf_r+0x20>
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	f7ff fe6b 	bl	8007ad8 <__swsetup_r>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	d09e      	beq.n	8007d44 <_vfiprintf_r+0x2c>
 8007e06:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0a:	b01d      	add	sp, #116	; 0x74
 8007e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e10:	2b25      	cmp	r3, #37	; 0x25
 8007e12:	d0a7      	beq.n	8007d64 <_vfiprintf_r+0x4c>
 8007e14:	46a8      	mov	r8, r5
 8007e16:	e7a0      	b.n	8007d5a <_vfiprintf_r+0x42>
 8007e18:	4a43      	ldr	r2, [pc, #268]	; (8007f28 <_vfiprintf_r+0x210>)
 8007e1a:	1a80      	subs	r0, r0, r2
 8007e1c:	fa0b f000 	lsl.w	r0, fp, r0
 8007e20:	4318      	orrs	r0, r3
 8007e22:	9004      	str	r0, [sp, #16]
 8007e24:	4645      	mov	r5, r8
 8007e26:	e7bb      	b.n	8007da0 <_vfiprintf_r+0x88>
 8007e28:	9a03      	ldr	r2, [sp, #12]
 8007e2a:	1d11      	adds	r1, r2, #4
 8007e2c:	6812      	ldr	r2, [r2, #0]
 8007e2e:	9103      	str	r1, [sp, #12]
 8007e30:	2a00      	cmp	r2, #0
 8007e32:	db01      	blt.n	8007e38 <_vfiprintf_r+0x120>
 8007e34:	9207      	str	r2, [sp, #28]
 8007e36:	e004      	b.n	8007e42 <_vfiprintf_r+0x12a>
 8007e38:	4252      	negs	r2, r2
 8007e3a:	f043 0302 	orr.w	r3, r3, #2
 8007e3e:	9207      	str	r2, [sp, #28]
 8007e40:	9304      	str	r3, [sp, #16]
 8007e42:	f898 3000 	ldrb.w	r3, [r8]
 8007e46:	2b2e      	cmp	r3, #46	; 0x2e
 8007e48:	d110      	bne.n	8007e6c <_vfiprintf_r+0x154>
 8007e4a:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007e4e:	2b2a      	cmp	r3, #42	; 0x2a
 8007e50:	f108 0101 	add.w	r1, r8, #1
 8007e54:	d137      	bne.n	8007ec6 <_vfiprintf_r+0x1ae>
 8007e56:	9b03      	ldr	r3, [sp, #12]
 8007e58:	1d1a      	adds	r2, r3, #4
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	9203      	str	r2, [sp, #12]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	bfb8      	it	lt
 8007e62:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e66:	f108 0802 	add.w	r8, r8, #2
 8007e6a:	9305      	str	r3, [sp, #20]
 8007e6c:	4d31      	ldr	r5, [pc, #196]	; (8007f34 <_vfiprintf_r+0x21c>)
 8007e6e:	f898 1000 	ldrb.w	r1, [r8]
 8007e72:	2203      	movs	r2, #3
 8007e74:	4628      	mov	r0, r5
 8007e76:	f7f8 f9ab 	bl	80001d0 <memchr>
 8007e7a:	b140      	cbz	r0, 8007e8e <_vfiprintf_r+0x176>
 8007e7c:	2340      	movs	r3, #64	; 0x40
 8007e7e:	1b40      	subs	r0, r0, r5
 8007e80:	fa03 f000 	lsl.w	r0, r3, r0
 8007e84:	9b04      	ldr	r3, [sp, #16]
 8007e86:	4303      	orrs	r3, r0
 8007e88:	9304      	str	r3, [sp, #16]
 8007e8a:	f108 0801 	add.w	r8, r8, #1
 8007e8e:	f898 1000 	ldrb.w	r1, [r8]
 8007e92:	4829      	ldr	r0, [pc, #164]	; (8007f38 <_vfiprintf_r+0x220>)
 8007e94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e98:	2206      	movs	r2, #6
 8007e9a:	f108 0701 	add.w	r7, r8, #1
 8007e9e:	f7f8 f997 	bl	80001d0 <memchr>
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d034      	beq.n	8007f10 <_vfiprintf_r+0x1f8>
 8007ea6:	4b25      	ldr	r3, [pc, #148]	; (8007f3c <_vfiprintf_r+0x224>)
 8007ea8:	bb03      	cbnz	r3, 8007eec <_vfiprintf_r+0x1d4>
 8007eaa:	9b03      	ldr	r3, [sp, #12]
 8007eac:	3307      	adds	r3, #7
 8007eae:	f023 0307 	bic.w	r3, r3, #7
 8007eb2:	3308      	adds	r3, #8
 8007eb4:	9303      	str	r3, [sp, #12]
 8007eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eb8:	444b      	add	r3, r9
 8007eba:	9309      	str	r3, [sp, #36]	; 0x24
 8007ebc:	e74c      	b.n	8007d58 <_vfiprintf_r+0x40>
 8007ebe:	fb00 3202 	mla	r2, r0, r2, r3
 8007ec2:	2101      	movs	r1, #1
 8007ec4:	e786      	b.n	8007dd4 <_vfiprintf_r+0xbc>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	9305      	str	r3, [sp, #20]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	250a      	movs	r5, #10
 8007ece:	4688      	mov	r8, r1
 8007ed0:	3101      	adds	r1, #1
 8007ed2:	f898 2000 	ldrb.w	r2, [r8]
 8007ed6:	3a30      	subs	r2, #48	; 0x30
 8007ed8:	2a09      	cmp	r2, #9
 8007eda:	d903      	bls.n	8007ee4 <_vfiprintf_r+0x1cc>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d0c5      	beq.n	8007e6c <_vfiprintf_r+0x154>
 8007ee0:	9005      	str	r0, [sp, #20]
 8007ee2:	e7c3      	b.n	8007e6c <_vfiprintf_r+0x154>
 8007ee4:	fb05 2000 	mla	r0, r5, r0, r2
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e7f0      	b.n	8007ece <_vfiprintf_r+0x1b6>
 8007eec:	ab03      	add	r3, sp, #12
 8007eee:	9300      	str	r3, [sp, #0]
 8007ef0:	4622      	mov	r2, r4
 8007ef2:	4b13      	ldr	r3, [pc, #76]	; (8007f40 <_vfiprintf_r+0x228>)
 8007ef4:	a904      	add	r1, sp, #16
 8007ef6:	4630      	mov	r0, r6
 8007ef8:	f3af 8000 	nop.w
 8007efc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007f00:	4681      	mov	r9, r0
 8007f02:	d1d8      	bne.n	8007eb6 <_vfiprintf_r+0x19e>
 8007f04:	89a3      	ldrh	r3, [r4, #12]
 8007f06:	065b      	lsls	r3, r3, #25
 8007f08:	f53f af7d 	bmi.w	8007e06 <_vfiprintf_r+0xee>
 8007f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f0e:	e77c      	b.n	8007e0a <_vfiprintf_r+0xf2>
 8007f10:	ab03      	add	r3, sp, #12
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	4622      	mov	r2, r4
 8007f16:	4b0a      	ldr	r3, [pc, #40]	; (8007f40 <_vfiprintf_r+0x228>)
 8007f18:	a904      	add	r1, sp, #16
 8007f1a:	4630      	mov	r0, r6
 8007f1c:	f000 f888 	bl	8008030 <_printf_i>
 8007f20:	e7ec      	b.n	8007efc <_vfiprintf_r+0x1e4>
 8007f22:	bf00      	nop
 8007f24:	08008710 	.word	0x08008710
 8007f28:	08008754 	.word	0x08008754
 8007f2c:	08008730 	.word	0x08008730
 8007f30:	080086f0 	.word	0x080086f0
 8007f34:	0800875a 	.word	0x0800875a
 8007f38:	0800875e 	.word	0x0800875e
 8007f3c:	00000000 	.word	0x00000000
 8007f40:	08007cf5 	.word	0x08007cf5

08007f44 <_printf_common>:
 8007f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f48:	4691      	mov	r9, r2
 8007f4a:	461f      	mov	r7, r3
 8007f4c:	688a      	ldr	r2, [r1, #8]
 8007f4e:	690b      	ldr	r3, [r1, #16]
 8007f50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f54:	4293      	cmp	r3, r2
 8007f56:	bfb8      	it	lt
 8007f58:	4613      	movlt	r3, r2
 8007f5a:	f8c9 3000 	str.w	r3, [r9]
 8007f5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f62:	4606      	mov	r6, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	b112      	cbz	r2, 8007f6e <_printf_common+0x2a>
 8007f68:	3301      	adds	r3, #1
 8007f6a:	f8c9 3000 	str.w	r3, [r9]
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	0699      	lsls	r1, r3, #26
 8007f72:	bf42      	ittt	mi
 8007f74:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007f78:	3302      	addmi	r3, #2
 8007f7a:	f8c9 3000 	strmi.w	r3, [r9]
 8007f7e:	6825      	ldr	r5, [r4, #0]
 8007f80:	f015 0506 	ands.w	r5, r5, #6
 8007f84:	d107      	bne.n	8007f96 <_printf_common+0x52>
 8007f86:	f104 0a19 	add.w	sl, r4, #25
 8007f8a:	68e3      	ldr	r3, [r4, #12]
 8007f8c:	f8d9 2000 	ldr.w	r2, [r9]
 8007f90:	1a9b      	subs	r3, r3, r2
 8007f92:	429d      	cmp	r5, r3
 8007f94:	db29      	blt.n	8007fea <_printf_common+0xa6>
 8007f96:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007f9a:	6822      	ldr	r2, [r4, #0]
 8007f9c:	3300      	adds	r3, #0
 8007f9e:	bf18      	it	ne
 8007fa0:	2301      	movne	r3, #1
 8007fa2:	0692      	lsls	r2, r2, #26
 8007fa4:	d42e      	bmi.n	8008004 <_printf_common+0xc0>
 8007fa6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007faa:	4639      	mov	r1, r7
 8007fac:	4630      	mov	r0, r6
 8007fae:	47c0      	blx	r8
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	d021      	beq.n	8007ff8 <_printf_common+0xb4>
 8007fb4:	6823      	ldr	r3, [r4, #0]
 8007fb6:	68e5      	ldr	r5, [r4, #12]
 8007fb8:	f8d9 2000 	ldr.w	r2, [r9]
 8007fbc:	f003 0306 	and.w	r3, r3, #6
 8007fc0:	2b04      	cmp	r3, #4
 8007fc2:	bf08      	it	eq
 8007fc4:	1aad      	subeq	r5, r5, r2
 8007fc6:	68a3      	ldr	r3, [r4, #8]
 8007fc8:	6922      	ldr	r2, [r4, #16]
 8007fca:	bf0c      	ite	eq
 8007fcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fd0:	2500      	movne	r5, #0
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	bfc4      	itt	gt
 8007fd6:	1a9b      	subgt	r3, r3, r2
 8007fd8:	18ed      	addgt	r5, r5, r3
 8007fda:	f04f 0900 	mov.w	r9, #0
 8007fde:	341a      	adds	r4, #26
 8007fe0:	454d      	cmp	r5, r9
 8007fe2:	d11b      	bne.n	800801c <_printf_common+0xd8>
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fea:	2301      	movs	r3, #1
 8007fec:	4652      	mov	r2, sl
 8007fee:	4639      	mov	r1, r7
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	47c0      	blx	r8
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	d103      	bne.n	8008000 <_printf_common+0xbc>
 8007ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008000:	3501      	adds	r5, #1
 8008002:	e7c2      	b.n	8007f8a <_printf_common+0x46>
 8008004:	18e1      	adds	r1, r4, r3
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	2030      	movs	r0, #48	; 0x30
 800800a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800800e:	4422      	add	r2, r4
 8008010:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008014:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008018:	3302      	adds	r3, #2
 800801a:	e7c4      	b.n	8007fa6 <_printf_common+0x62>
 800801c:	2301      	movs	r3, #1
 800801e:	4622      	mov	r2, r4
 8008020:	4639      	mov	r1, r7
 8008022:	4630      	mov	r0, r6
 8008024:	47c0      	blx	r8
 8008026:	3001      	adds	r0, #1
 8008028:	d0e6      	beq.n	8007ff8 <_printf_common+0xb4>
 800802a:	f109 0901 	add.w	r9, r9, #1
 800802e:	e7d7      	b.n	8007fe0 <_printf_common+0x9c>

08008030 <_printf_i>:
 8008030:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008034:	4617      	mov	r7, r2
 8008036:	7e0a      	ldrb	r2, [r1, #24]
 8008038:	b085      	sub	sp, #20
 800803a:	2a6e      	cmp	r2, #110	; 0x6e
 800803c:	4698      	mov	r8, r3
 800803e:	4606      	mov	r6, r0
 8008040:	460c      	mov	r4, r1
 8008042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008044:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008048:	f000 80bc 	beq.w	80081c4 <_printf_i+0x194>
 800804c:	d81a      	bhi.n	8008084 <_printf_i+0x54>
 800804e:	2a63      	cmp	r2, #99	; 0x63
 8008050:	d02e      	beq.n	80080b0 <_printf_i+0x80>
 8008052:	d80a      	bhi.n	800806a <_printf_i+0x3a>
 8008054:	2a00      	cmp	r2, #0
 8008056:	f000 80c8 	beq.w	80081ea <_printf_i+0x1ba>
 800805a:	2a58      	cmp	r2, #88	; 0x58
 800805c:	f000 808a 	beq.w	8008174 <_printf_i+0x144>
 8008060:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008064:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008068:	e02a      	b.n	80080c0 <_printf_i+0x90>
 800806a:	2a64      	cmp	r2, #100	; 0x64
 800806c:	d001      	beq.n	8008072 <_printf_i+0x42>
 800806e:	2a69      	cmp	r2, #105	; 0x69
 8008070:	d1f6      	bne.n	8008060 <_printf_i+0x30>
 8008072:	6821      	ldr	r1, [r4, #0]
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	f011 0f80 	tst.w	r1, #128	; 0x80
 800807a:	d023      	beq.n	80080c4 <_printf_i+0x94>
 800807c:	1d11      	adds	r1, r2, #4
 800807e:	6019      	str	r1, [r3, #0]
 8008080:	6813      	ldr	r3, [r2, #0]
 8008082:	e027      	b.n	80080d4 <_printf_i+0xa4>
 8008084:	2a73      	cmp	r2, #115	; 0x73
 8008086:	f000 80b4 	beq.w	80081f2 <_printf_i+0x1c2>
 800808a:	d808      	bhi.n	800809e <_printf_i+0x6e>
 800808c:	2a6f      	cmp	r2, #111	; 0x6f
 800808e:	d02a      	beq.n	80080e6 <_printf_i+0xb6>
 8008090:	2a70      	cmp	r2, #112	; 0x70
 8008092:	d1e5      	bne.n	8008060 <_printf_i+0x30>
 8008094:	680a      	ldr	r2, [r1, #0]
 8008096:	f042 0220 	orr.w	r2, r2, #32
 800809a:	600a      	str	r2, [r1, #0]
 800809c:	e003      	b.n	80080a6 <_printf_i+0x76>
 800809e:	2a75      	cmp	r2, #117	; 0x75
 80080a0:	d021      	beq.n	80080e6 <_printf_i+0xb6>
 80080a2:	2a78      	cmp	r2, #120	; 0x78
 80080a4:	d1dc      	bne.n	8008060 <_printf_i+0x30>
 80080a6:	2278      	movs	r2, #120	; 0x78
 80080a8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80080ac:	496e      	ldr	r1, [pc, #440]	; (8008268 <_printf_i+0x238>)
 80080ae:	e064      	b.n	800817a <_printf_i+0x14a>
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80080b6:	1d11      	adds	r1, r2, #4
 80080b8:	6019      	str	r1, [r3, #0]
 80080ba:	6813      	ldr	r3, [r2, #0]
 80080bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080c0:	2301      	movs	r3, #1
 80080c2:	e0a3      	b.n	800820c <_printf_i+0x1dc>
 80080c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80080c8:	f102 0104 	add.w	r1, r2, #4
 80080cc:	6019      	str	r1, [r3, #0]
 80080ce:	d0d7      	beq.n	8008080 <_printf_i+0x50>
 80080d0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	da03      	bge.n	80080e0 <_printf_i+0xb0>
 80080d8:	222d      	movs	r2, #45	; 0x2d
 80080da:	425b      	negs	r3, r3
 80080dc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80080e0:	4962      	ldr	r1, [pc, #392]	; (800826c <_printf_i+0x23c>)
 80080e2:	220a      	movs	r2, #10
 80080e4:	e017      	b.n	8008116 <_printf_i+0xe6>
 80080e6:	6820      	ldr	r0, [r4, #0]
 80080e8:	6819      	ldr	r1, [r3, #0]
 80080ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80080ee:	d003      	beq.n	80080f8 <_printf_i+0xc8>
 80080f0:	1d08      	adds	r0, r1, #4
 80080f2:	6018      	str	r0, [r3, #0]
 80080f4:	680b      	ldr	r3, [r1, #0]
 80080f6:	e006      	b.n	8008106 <_printf_i+0xd6>
 80080f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080fc:	f101 0004 	add.w	r0, r1, #4
 8008100:	6018      	str	r0, [r3, #0]
 8008102:	d0f7      	beq.n	80080f4 <_printf_i+0xc4>
 8008104:	880b      	ldrh	r3, [r1, #0]
 8008106:	4959      	ldr	r1, [pc, #356]	; (800826c <_printf_i+0x23c>)
 8008108:	2a6f      	cmp	r2, #111	; 0x6f
 800810a:	bf14      	ite	ne
 800810c:	220a      	movne	r2, #10
 800810e:	2208      	moveq	r2, #8
 8008110:	2000      	movs	r0, #0
 8008112:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008116:	6865      	ldr	r5, [r4, #4]
 8008118:	60a5      	str	r5, [r4, #8]
 800811a:	2d00      	cmp	r5, #0
 800811c:	f2c0 809c 	blt.w	8008258 <_printf_i+0x228>
 8008120:	6820      	ldr	r0, [r4, #0]
 8008122:	f020 0004 	bic.w	r0, r0, #4
 8008126:	6020      	str	r0, [r4, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d13f      	bne.n	80081ac <_printf_i+0x17c>
 800812c:	2d00      	cmp	r5, #0
 800812e:	f040 8095 	bne.w	800825c <_printf_i+0x22c>
 8008132:	4675      	mov	r5, lr
 8008134:	2a08      	cmp	r2, #8
 8008136:	d10b      	bne.n	8008150 <_printf_i+0x120>
 8008138:	6823      	ldr	r3, [r4, #0]
 800813a:	07da      	lsls	r2, r3, #31
 800813c:	d508      	bpl.n	8008150 <_printf_i+0x120>
 800813e:	6923      	ldr	r3, [r4, #16]
 8008140:	6862      	ldr	r2, [r4, #4]
 8008142:	429a      	cmp	r2, r3
 8008144:	bfde      	ittt	le
 8008146:	2330      	movle	r3, #48	; 0x30
 8008148:	f805 3c01 	strble.w	r3, [r5, #-1]
 800814c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008150:	ebae 0305 	sub.w	r3, lr, r5
 8008154:	6123      	str	r3, [r4, #16]
 8008156:	f8cd 8000 	str.w	r8, [sp]
 800815a:	463b      	mov	r3, r7
 800815c:	aa03      	add	r2, sp, #12
 800815e:	4621      	mov	r1, r4
 8008160:	4630      	mov	r0, r6
 8008162:	f7ff feef 	bl	8007f44 <_printf_common>
 8008166:	3001      	adds	r0, #1
 8008168:	d155      	bne.n	8008216 <_printf_i+0x1e6>
 800816a:	f04f 30ff 	mov.w	r0, #4294967295
 800816e:	b005      	add	sp, #20
 8008170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008174:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008178:	493c      	ldr	r1, [pc, #240]	; (800826c <_printf_i+0x23c>)
 800817a:	6822      	ldr	r2, [r4, #0]
 800817c:	6818      	ldr	r0, [r3, #0]
 800817e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008182:	f100 0504 	add.w	r5, r0, #4
 8008186:	601d      	str	r5, [r3, #0]
 8008188:	d001      	beq.n	800818e <_printf_i+0x15e>
 800818a:	6803      	ldr	r3, [r0, #0]
 800818c:	e002      	b.n	8008194 <_printf_i+0x164>
 800818e:	0655      	lsls	r5, r2, #25
 8008190:	d5fb      	bpl.n	800818a <_printf_i+0x15a>
 8008192:	8803      	ldrh	r3, [r0, #0]
 8008194:	07d0      	lsls	r0, r2, #31
 8008196:	bf44      	itt	mi
 8008198:	f042 0220 	orrmi.w	r2, r2, #32
 800819c:	6022      	strmi	r2, [r4, #0]
 800819e:	b91b      	cbnz	r3, 80081a8 <_printf_i+0x178>
 80081a0:	6822      	ldr	r2, [r4, #0]
 80081a2:	f022 0220 	bic.w	r2, r2, #32
 80081a6:	6022      	str	r2, [r4, #0]
 80081a8:	2210      	movs	r2, #16
 80081aa:	e7b1      	b.n	8008110 <_printf_i+0xe0>
 80081ac:	4675      	mov	r5, lr
 80081ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80081b2:	fb02 3310 	mls	r3, r2, r0, r3
 80081b6:	5ccb      	ldrb	r3, [r1, r3]
 80081b8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80081bc:	4603      	mov	r3, r0
 80081be:	2800      	cmp	r0, #0
 80081c0:	d1f5      	bne.n	80081ae <_printf_i+0x17e>
 80081c2:	e7b7      	b.n	8008134 <_printf_i+0x104>
 80081c4:	6808      	ldr	r0, [r1, #0]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	6949      	ldr	r1, [r1, #20]
 80081ca:	f010 0f80 	tst.w	r0, #128	; 0x80
 80081ce:	d004      	beq.n	80081da <_printf_i+0x1aa>
 80081d0:	1d10      	adds	r0, r2, #4
 80081d2:	6018      	str	r0, [r3, #0]
 80081d4:	6813      	ldr	r3, [r2, #0]
 80081d6:	6019      	str	r1, [r3, #0]
 80081d8:	e007      	b.n	80081ea <_printf_i+0x1ba>
 80081da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80081de:	f102 0004 	add.w	r0, r2, #4
 80081e2:	6018      	str	r0, [r3, #0]
 80081e4:	6813      	ldr	r3, [r2, #0]
 80081e6:	d0f6      	beq.n	80081d6 <_printf_i+0x1a6>
 80081e8:	8019      	strh	r1, [r3, #0]
 80081ea:	2300      	movs	r3, #0
 80081ec:	6123      	str	r3, [r4, #16]
 80081ee:	4675      	mov	r5, lr
 80081f0:	e7b1      	b.n	8008156 <_printf_i+0x126>
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	1d11      	adds	r1, r2, #4
 80081f6:	6019      	str	r1, [r3, #0]
 80081f8:	6815      	ldr	r5, [r2, #0]
 80081fa:	6862      	ldr	r2, [r4, #4]
 80081fc:	2100      	movs	r1, #0
 80081fe:	4628      	mov	r0, r5
 8008200:	f7f7 ffe6 	bl	80001d0 <memchr>
 8008204:	b108      	cbz	r0, 800820a <_printf_i+0x1da>
 8008206:	1b40      	subs	r0, r0, r5
 8008208:	6060      	str	r0, [r4, #4]
 800820a:	6863      	ldr	r3, [r4, #4]
 800820c:	6123      	str	r3, [r4, #16]
 800820e:	2300      	movs	r3, #0
 8008210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008214:	e79f      	b.n	8008156 <_printf_i+0x126>
 8008216:	6923      	ldr	r3, [r4, #16]
 8008218:	462a      	mov	r2, r5
 800821a:	4639      	mov	r1, r7
 800821c:	4630      	mov	r0, r6
 800821e:	47c0      	blx	r8
 8008220:	3001      	adds	r0, #1
 8008222:	d0a2      	beq.n	800816a <_printf_i+0x13a>
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	079b      	lsls	r3, r3, #30
 8008228:	d507      	bpl.n	800823a <_printf_i+0x20a>
 800822a:	2500      	movs	r5, #0
 800822c:	f104 0919 	add.w	r9, r4, #25
 8008230:	68e3      	ldr	r3, [r4, #12]
 8008232:	9a03      	ldr	r2, [sp, #12]
 8008234:	1a9b      	subs	r3, r3, r2
 8008236:	429d      	cmp	r5, r3
 8008238:	db05      	blt.n	8008246 <_printf_i+0x216>
 800823a:	68e0      	ldr	r0, [r4, #12]
 800823c:	9b03      	ldr	r3, [sp, #12]
 800823e:	4298      	cmp	r0, r3
 8008240:	bfb8      	it	lt
 8008242:	4618      	movlt	r0, r3
 8008244:	e793      	b.n	800816e <_printf_i+0x13e>
 8008246:	2301      	movs	r3, #1
 8008248:	464a      	mov	r2, r9
 800824a:	4639      	mov	r1, r7
 800824c:	4630      	mov	r0, r6
 800824e:	47c0      	blx	r8
 8008250:	3001      	adds	r0, #1
 8008252:	d08a      	beq.n	800816a <_printf_i+0x13a>
 8008254:	3501      	adds	r5, #1
 8008256:	e7eb      	b.n	8008230 <_printf_i+0x200>
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1a7      	bne.n	80081ac <_printf_i+0x17c>
 800825c:	780b      	ldrb	r3, [r1, #0]
 800825e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008262:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008266:	e765      	b.n	8008134 <_printf_i+0x104>
 8008268:	08008776 	.word	0x08008776
 800826c:	08008765 	.word	0x08008765

08008270 <_putc_r>:
 8008270:	b570      	push	{r4, r5, r6, lr}
 8008272:	460d      	mov	r5, r1
 8008274:	4614      	mov	r4, r2
 8008276:	4606      	mov	r6, r0
 8008278:	b118      	cbz	r0, 8008282 <_putc_r+0x12>
 800827a:	6983      	ldr	r3, [r0, #24]
 800827c:	b90b      	cbnz	r3, 8008282 <_putc_r+0x12>
 800827e:	f7ff f975 	bl	800756c <__sinit>
 8008282:	4b13      	ldr	r3, [pc, #76]	; (80082d0 <_putc_r+0x60>)
 8008284:	429c      	cmp	r4, r3
 8008286:	d112      	bne.n	80082ae <_putc_r+0x3e>
 8008288:	6874      	ldr	r4, [r6, #4]
 800828a:	68a3      	ldr	r3, [r4, #8]
 800828c:	3b01      	subs	r3, #1
 800828e:	2b00      	cmp	r3, #0
 8008290:	60a3      	str	r3, [r4, #8]
 8008292:	da16      	bge.n	80082c2 <_putc_r+0x52>
 8008294:	69a2      	ldr	r2, [r4, #24]
 8008296:	4293      	cmp	r3, r2
 8008298:	db02      	blt.n	80082a0 <_putc_r+0x30>
 800829a:	b2eb      	uxtb	r3, r5
 800829c:	2b0a      	cmp	r3, #10
 800829e:	d110      	bne.n	80082c2 <_putc_r+0x52>
 80082a0:	4622      	mov	r2, r4
 80082a2:	4629      	mov	r1, r5
 80082a4:	4630      	mov	r0, r6
 80082a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80082aa:	f7ff bbb1 	b.w	8007a10 <__swbuf_r>
 80082ae:	4b09      	ldr	r3, [pc, #36]	; (80082d4 <_putc_r+0x64>)
 80082b0:	429c      	cmp	r4, r3
 80082b2:	d101      	bne.n	80082b8 <_putc_r+0x48>
 80082b4:	68b4      	ldr	r4, [r6, #8]
 80082b6:	e7e8      	b.n	800828a <_putc_r+0x1a>
 80082b8:	4b07      	ldr	r3, [pc, #28]	; (80082d8 <_putc_r+0x68>)
 80082ba:	429c      	cmp	r4, r3
 80082bc:	bf08      	it	eq
 80082be:	68f4      	ldreq	r4, [r6, #12]
 80082c0:	e7e3      	b.n	800828a <_putc_r+0x1a>
 80082c2:	6823      	ldr	r3, [r4, #0]
 80082c4:	1c5a      	adds	r2, r3, #1
 80082c6:	6022      	str	r2, [r4, #0]
 80082c8:	701d      	strb	r5, [r3, #0]
 80082ca:	b2e8      	uxtb	r0, r5
 80082cc:	bd70      	pop	{r4, r5, r6, pc}
 80082ce:	bf00      	nop
 80082d0:	08008710 	.word	0x08008710
 80082d4:	08008730 	.word	0x08008730
 80082d8:	080086f0 	.word	0x080086f0

080082dc <_read_r>:
 80082dc:	b538      	push	{r3, r4, r5, lr}
 80082de:	4c07      	ldr	r4, [pc, #28]	; (80082fc <_read_r+0x20>)
 80082e0:	4605      	mov	r5, r0
 80082e2:	4608      	mov	r0, r1
 80082e4:	4611      	mov	r1, r2
 80082e6:	2200      	movs	r2, #0
 80082e8:	6022      	str	r2, [r4, #0]
 80082ea:	461a      	mov	r2, r3
 80082ec:	f7fe ffa4 	bl	8007238 <_read>
 80082f0:	1c43      	adds	r3, r0, #1
 80082f2:	d102      	bne.n	80082fa <_read_r+0x1e>
 80082f4:	6823      	ldr	r3, [r4, #0]
 80082f6:	b103      	cbz	r3, 80082fa <_read_r+0x1e>
 80082f8:	602b      	str	r3, [r5, #0]
 80082fa:	bd38      	pop	{r3, r4, r5, pc}
 80082fc:	20001614 	.word	0x20001614

08008300 <_fstat_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	4c07      	ldr	r4, [pc, #28]	; (8008320 <_fstat_r+0x20>)
 8008304:	2300      	movs	r3, #0
 8008306:	4605      	mov	r5, r0
 8008308:	4608      	mov	r0, r1
 800830a:	4611      	mov	r1, r2
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	f7fe ffcc 	bl	80072aa <_fstat>
 8008312:	1c43      	adds	r3, r0, #1
 8008314:	d102      	bne.n	800831c <_fstat_r+0x1c>
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	b103      	cbz	r3, 800831c <_fstat_r+0x1c>
 800831a:	602b      	str	r3, [r5, #0]
 800831c:	bd38      	pop	{r3, r4, r5, pc}
 800831e:	bf00      	nop
 8008320:	20001614 	.word	0x20001614

08008324 <_isatty_r>:
 8008324:	b538      	push	{r3, r4, r5, lr}
 8008326:	4c06      	ldr	r4, [pc, #24]	; (8008340 <_isatty_r+0x1c>)
 8008328:	2300      	movs	r3, #0
 800832a:	4605      	mov	r5, r0
 800832c:	4608      	mov	r0, r1
 800832e:	6023      	str	r3, [r4, #0]
 8008330:	f7fe ffc0 	bl	80072b4 <_isatty>
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	d102      	bne.n	800833e <_isatty_r+0x1a>
 8008338:	6823      	ldr	r3, [r4, #0]
 800833a:	b103      	cbz	r3, 800833e <_isatty_r+0x1a>
 800833c:	602b      	str	r3, [r5, #0]
 800833e:	bd38      	pop	{r3, r4, r5, pc}
 8008340:	20001614 	.word	0x20001614

08008344 <abort>:
 8008344:	b508      	push	{r3, lr}
 8008346:	2006      	movs	r0, #6
 8008348:	f000 f82c 	bl	80083a4 <raise>
 800834c:	2001      	movs	r0, #1
 800834e:	f7fe ff6d 	bl	800722c <_exit>

08008352 <_raise_r>:
 8008352:	291f      	cmp	r1, #31
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4604      	mov	r4, r0
 8008358:	460d      	mov	r5, r1
 800835a:	d904      	bls.n	8008366 <_raise_r+0x14>
 800835c:	2316      	movs	r3, #22
 800835e:	6003      	str	r3, [r0, #0]
 8008360:	f04f 30ff 	mov.w	r0, #4294967295
 8008364:	bd38      	pop	{r3, r4, r5, pc}
 8008366:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008368:	b112      	cbz	r2, 8008370 <_raise_r+0x1e>
 800836a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800836e:	b94b      	cbnz	r3, 8008384 <_raise_r+0x32>
 8008370:	4620      	mov	r0, r4
 8008372:	f000 f831 	bl	80083d8 <_getpid_r>
 8008376:	462a      	mov	r2, r5
 8008378:	4601      	mov	r1, r0
 800837a:	4620      	mov	r0, r4
 800837c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008380:	f000 b818 	b.w	80083b4 <_kill_r>
 8008384:	2b01      	cmp	r3, #1
 8008386:	d00a      	beq.n	800839e <_raise_r+0x4c>
 8008388:	1c59      	adds	r1, r3, #1
 800838a:	d103      	bne.n	8008394 <_raise_r+0x42>
 800838c:	2316      	movs	r3, #22
 800838e:	6003      	str	r3, [r0, #0]
 8008390:	2001      	movs	r0, #1
 8008392:	bd38      	pop	{r3, r4, r5, pc}
 8008394:	2400      	movs	r4, #0
 8008396:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800839a:	4628      	mov	r0, r5
 800839c:	4798      	blx	r3
 800839e:	2000      	movs	r0, #0
 80083a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080083a4 <raise>:
 80083a4:	4b02      	ldr	r3, [pc, #8]	; (80083b0 <raise+0xc>)
 80083a6:	4601      	mov	r1, r0
 80083a8:	6818      	ldr	r0, [r3, #0]
 80083aa:	f7ff bfd2 	b.w	8008352 <_raise_r>
 80083ae:	bf00      	nop
 80083b0:	20000020 	.word	0x20000020

080083b4 <_kill_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	4c07      	ldr	r4, [pc, #28]	; (80083d4 <_kill_r+0x20>)
 80083b8:	2300      	movs	r3, #0
 80083ba:	4605      	mov	r5, r0
 80083bc:	4608      	mov	r0, r1
 80083be:	4611      	mov	r1, r2
 80083c0:	6023      	str	r3, [r4, #0]
 80083c2:	f7fe ff2b 	bl	800721c <_kill>
 80083c6:	1c43      	adds	r3, r0, #1
 80083c8:	d102      	bne.n	80083d0 <_kill_r+0x1c>
 80083ca:	6823      	ldr	r3, [r4, #0]
 80083cc:	b103      	cbz	r3, 80083d0 <_kill_r+0x1c>
 80083ce:	602b      	str	r3, [r5, #0]
 80083d0:	bd38      	pop	{r3, r4, r5, pc}
 80083d2:	bf00      	nop
 80083d4:	20001614 	.word	0x20001614

080083d8 <_getpid_r>:
 80083d8:	f7fe bf1e 	b.w	8007218 <_getpid>

080083dc <_init>:
 80083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083de:	bf00      	nop
 80083e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083e2:	bc08      	pop	{r3}
 80083e4:	469e      	mov	lr, r3
 80083e6:	4770      	bx	lr

080083e8 <_fini>:
 80083e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ea:	bf00      	nop
 80083ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ee:	bc08      	pop	{r3}
 80083f0:	469e      	mov	lr, r3
 80083f2:	4770      	bx	lr
