Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot sim_behav --prj C:/Users/Pierre-Olivier/Documents/GitHub/Projet_horloge/project_H/project_H.sim/sim_1/behav/sim.prj xil_defaultlib.sim 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.sim in library work located at xsim.dir/work.
