/*
Generated through CNX2HDL Converter version 1.1
*/
/*
Generated by FIR Compiler 3.3.0 [Altera, IP Toolbench v1.2.11 build48]
************************************************************
THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
************************************************************
Copyright (C) 1991-2005 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 240 160)
	(text "fir_top" (rect 5 0 35 12)(font "Arial" ))
	(text "inst" (rect 8 128 28 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 15 12)(font "Arial" ))
		(text "clk" (rect 21 27 36 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 15 12)(font "Arial" ))
		(text "rst" (rect 21 43 36 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "data_in[15..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "data_in[15..0]" (rect 21 59 91 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 224 32)
		(output)
		(text "input_ch_id[1..0]" (rect 0 0 85 12)(font "Arial" ))
		(text "input_ch_id[1..0]" (rect 118 27 203 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "output_ch_id[1..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "output_ch_id[1..0]" (rect 113 43 203 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 224 64)
		(output)
		(text "fir_result[29..0]" (rect 0 0 85 12)(font "Arial" ))
		(text "fir_result[29..0]" (rect 118 59 203 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64)(line_width 3))
	)
	(port
		(pt 224 80)
		(output)
		(text "done" (rect 0 0 20 12)(font "Arial" ))
		(text "done" (rect 183 75 203 87)(font "Arial" ))
		(line (pt 224 80)(pt 208 80)(line_width 1))
	)
	(port
		(pt 224 96)
		(output)
		(text "rdy_to_ld" (rect 0 0 45 12)(font "Arial" ))
		(text "rdy_to_ld" (rect 158 91 203 103)(font "Arial" ))
		(line (pt 224 96)(pt 208 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 208 128)(line_width 1))
	)
)
