rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/compound_assignments/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/compound_assignments/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/compound_assignments/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/compound_assignments/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/compound_assignments/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:1:28, endln:1:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:1:34, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.e), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:e
    |vpiFullName:work@top.e
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.f), line:1:40, endln:1:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:f
    |vpiFullName:work@top.f
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.g), line:1:43, endln:1:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:g
    |vpiFullName:work@top.g
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.h), line:1:46, endln:1:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:h
    |vpiFullName:work@top.h
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.i), line:1:49, endln:1:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.j), line:1:52, endln:1:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:j
    |vpiFullName:work@top.j
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.k), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:k
    |vpiFullName:work@top.k
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.l), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:l
    |vpiFullName:work@top.l
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (b), line:1:28, endln:1:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:1:28, endln:1:29
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (c), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:c
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.c), line:1:31, endln:1:32
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (d), line:1:34, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.d), line:1:34, endln:1:35
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (e), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:e
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.e), line:1:37, endln:1:38
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (f), line:1:40, endln:1:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:f
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.f), line:1:40, endln:1:41
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (g), line:1:43, endln:1:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:g
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.g), line:1:43, endln:1:44
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (h), line:1:46, endln:1:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:h
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.h), line:1:46, endln:1:47
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (i), line:1:49, endln:1:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:i
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.i), line:1:49, endln:1:50
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (j), line:1:52, endln:1:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:j
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.j), line:1:52, endln:1:53
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (k), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:k
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.k), line:1:55, endln:1:56
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (l), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:l
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.l), line:1:58, endln:1:59
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiProcess:
  \_initial: , line:2:4, endln:27:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:27:7
      |vpiParent:
      \_initial: , line:2:4, endln:27:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:12, endln:3:13
          |vpiParent:
          \_assignment: , line:3:7, endln:3:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.a), line:3:7, endln:3:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_net: (work@top.a), line:1:25, endln:1:26
      |vpiStmt:
      \_assignment: , line:4:7, endln:4:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:11
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:4:12, endln:4:13
          |vpiParent:
          \_assignment: , line:4:7, endln:4:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.a), line:4:7, endln:4:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_net: (work@top.a), line:1:25, endln:1:26
      |vpiStmt:
      \_assignment: , line:5:7, endln:5:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:5:12, endln:5:13
          |vpiParent:
          \_assignment: , line:5:7, endln:5:13
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.b), line:5:7, endln:5:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiActual:
          \_logic_net: (work@top.b), line:1:28, endln:1:29
      |vpiStmt:
      \_assignment: , line:6:7, endln:6:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:12
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:6:12, endln:6:13
          |vpiParent:
          \_assignment: , line:6:7, endln:6:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.b), line:6:7, endln:6:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiActual:
          \_logic_net: (work@top.b), line:1:28, endln:1:29
      |vpiStmt:
      \_assignment: , line:7:7, endln:7:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:7:12, endln:7:13
          |vpiParent:
          \_assignment: , line:7:7, endln:7:13
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.c), line:7:7, endln:7:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:c
          |vpiFullName:work@top.c
          |vpiActual:
          \_logic_net: (work@top.c), line:1:31, endln:1:32
      |vpiStmt:
      \_assignment: , line:8:7, endln:8:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:13
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:8:12, endln:8:13
          |vpiParent:
          \_assignment: , line:8:7, endln:8:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.c), line:8:7, endln:8:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:c
          |vpiFullName:work@top.c
          |vpiActual:
          \_logic_net: (work@top.c), line:1:31, endln:1:32
      |vpiStmt:
      \_assignment: , line:9:7, endln:9:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:9:12, endln:9:13
          |vpiParent:
          \_assignment: , line:9:7, endln:9:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.d), line:9:7, endln:9:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:d
          |vpiFullName:work@top.d
          |vpiActual:
          \_logic_net: (work@top.d), line:1:34, endln:1:35
      |vpiStmt:
      \_assignment: , line:10:7, endln:10:14
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:22
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:10:13, endln:10:14
          |vpiParent:
          \_assignment: , line:10:7, endln:10:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.d), line:10:7, endln:10:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:d
          |vpiFullName:work@top.d
          |vpiActual:
          \_logic_net: (work@top.d), line:1:34, endln:1:35
      |vpiStmt:
      \_assignment: , line:11:7, endln:11:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:11:12, endln:11:13
          |vpiParent:
          \_assignment: , line:11:7, endln:11:13
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.e), line:11:7, endln:11:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:e
          |vpiFullName:work@top.e
          |vpiActual:
          \_logic_net: (work@top.e), line:1:37, endln:1:38
      |vpiStmt:
      \_assignment: , line:12:7, endln:12:14
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:23
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:12:13, endln:12:14
          |vpiParent:
          \_assignment: , line:12:7, endln:12:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.e), line:12:7, endln:12:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:e
          |vpiFullName:work@top.e
          |vpiActual:
          \_logic_net: (work@top.e), line:1:37, endln:1:38
      |vpiStmt:
      \_assignment: , line:13:7, endln:13:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:13:12, endln:13:13
          |vpiParent:
          \_assignment: , line:13:7, endln:13:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.f), line:13:7, endln:13:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:f
          |vpiFullName:work@top.f
          |vpiActual:
          \_logic_net: (work@top.f), line:1:40, endln:1:41
      |vpiStmt:
      \_assignment: , line:14:7, endln:14:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:24
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:14:12, endln:14:13
          |vpiParent:
          \_assignment: , line:14:7, endln:14:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.f), line:14:7, endln:14:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:f
          |vpiFullName:work@top.f
          |vpiActual:
          \_logic_net: (work@top.f), line:1:40, endln:1:41
      |vpiStmt:
      \_assignment: , line:15:7, endln:15:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:15:12, endln:15:13
          |vpiParent:
          \_assignment: , line:15:7, endln:15:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.g), line:15:7, endln:15:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:g
          |vpiFullName:work@top.g
          |vpiActual:
          \_logic_net: (work@top.g), line:1:43, endln:1:44
      |vpiStmt:
      \_assignment: , line:16:7, endln:16:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:25
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:16:12, endln:16:13
          |vpiParent:
          \_assignment: , line:16:7, endln:16:13
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.g), line:16:7, endln:16:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:g
          |vpiFullName:work@top.g
          |vpiActual:
          \_logic_net: (work@top.g), line:1:43, endln:1:44
      |vpiStmt:
      \_assignment: , line:17:7, endln:17:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:17:12, endln:17:13
          |vpiParent:
          \_assignment: , line:17:7, endln:17:13
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.h), line:17:7, endln:17:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:h
          |vpiFullName:work@top.h
          |vpiActual:
          \_logic_net: (work@top.h), line:1:46, endln:1:47
      |vpiStmt:
      \_assignment: , line:18:7, endln:18:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:28
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:18:12, endln:18:13
          |vpiParent:
          \_assignment: , line:18:7, endln:18:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.h), line:18:7, endln:18:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:h
          |vpiFullName:work@top.h
          |vpiActual:
          \_logic_net: (work@top.h), line:1:46, endln:1:47
      |vpiStmt:
      \_assignment: , line:19:7, endln:19:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:19:12, endln:19:13
          |vpiParent:
          \_assignment: , line:19:7, endln:19:13
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.i), line:19:7, endln:19:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_logic_net: (work@top.i), line:1:49, endln:1:50
      |vpiStmt:
      \_assignment: , line:20:7, endln:20:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:29
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:20:12, endln:20:13
          |vpiParent:
          \_assignment: , line:20:7, endln:20:13
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.i), line:20:7, endln:20:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_logic_net: (work@top.i), line:1:49, endln:1:50
      |vpiStmt:
      \_assignment: , line:21:7, endln:21:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:21:12, endln:21:13
          |vpiParent:
          \_assignment: , line:21:7, endln:21:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.j), line:21:7, endln:21:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:j
          |vpiFullName:work@top.j
          |vpiActual:
          \_logic_net: (work@top.j), line:1:52, endln:1:53
      |vpiStmt:
      \_assignment: , line:22:7, endln:22:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:30
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:22:12, endln:22:13
          |vpiParent:
          \_assignment: , line:22:7, endln:22:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.j), line:22:7, endln:22:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:j
          |vpiFullName:work@top.j
          |vpiActual:
          \_logic_net: (work@top.j), line:1:52, endln:1:53
      |vpiStmt:
      \_assignment: , line:23:7, endln:23:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:23:12, endln:23:13
          |vpiParent:
          \_assignment: , line:23:7, endln:23:13
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.k), line:23:7, endln:23:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:k
          |vpiFullName:work@top.k
          |vpiActual:
          \_logic_net: (work@top.k), line:1:55, endln:1:56
      |vpiStmt:
      \_assignment: , line:24:7, endln:24:15
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:41
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:24:14, endln:24:15
          |vpiParent:
          \_assignment: , line:24:7, endln:24:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.k), line:24:7, endln:24:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:k
          |vpiFullName:work@top.k
          |vpiActual:
          \_logic_net: (work@top.k), line:1:55, endln:1:56
      |vpiStmt:
      \_assignment: , line:25:7, endln:25:13
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:25:12, endln:25:13
          |vpiParent:
          \_assignment: , line:25:7, endln:25:13
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.l), line:25:7, endln:25:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:l
          |vpiFullName:work@top.l
          |vpiActual:
          \_logic_net: (work@top.l), line:1:58, endln:1:59
      |vpiStmt:
      \_assignment: , line:26:7, endln:26:15
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:27:7
        |vpiOpType:42
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:26:14, endln:26:15
          |vpiParent:
          \_assignment: , line:26:7, endln:26:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.l), line:26:7, endln:26:8
          |vpiParent:
          \_begin: (work@top), line:2:12, endln:27:7
          |vpiName:l
          |vpiFullName:work@top.l
          |vpiActual:
          \_logic_net: (work@top.l), line:1:58, endln:1:59
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:1:28, endln:1:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:1:34, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.e), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:e
    |vpiFullName:work@top.e
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.f), line:1:40, endln:1:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:f
    |vpiFullName:work@top.f
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.g), line:1:43, endln:1:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:g
    |vpiFullName:work@top.g
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.h), line:1:46, endln:1:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:h
    |vpiFullName:work@top.h
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.i), line:1:49, endln:1:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.j), line:1:52, endln:1:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:j
    |vpiFullName:work@top.j
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.k), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:k
    |vpiFullName:work@top.k
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.l), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiTypespec:
    \_logic_typespec: , line:1:19, endln:1:24
    |vpiName:l
    |vpiFullName:work@top.l
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:25, endln:1:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:25, endln:1:26
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:1:25, endln:1:26
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (b), line:1:28, endln:1:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b), line:1:28, endln:1:29
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:1:28, endln:1:29
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (c), line:1:31, endln:1:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:c
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.c), line:1:31, endln:1:32
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (work@top.c), line:1:31, endln:1:32
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (d), line:1:34, endln:1:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.d), line:1:34, endln:1:35
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (work@top.d), line:1:34, endln:1:35
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (e), line:1:37, endln:1:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:e
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.e), line:1:37, endln:1:38
      |vpiName:e
      |vpiFullName:work@top.e
      |vpiActual:
      \_logic_net: (work@top.e), line:1:37, endln:1:38
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (f), line:1:40, endln:1:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:f
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.f), line:1:40, endln:1:41
      |vpiName:f
      |vpiFullName:work@top.f
      |vpiActual:
      \_logic_net: (work@top.f), line:1:40, endln:1:41
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (g), line:1:43, endln:1:44
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:g
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.g), line:1:43, endln:1:44
      |vpiName:g
      |vpiFullName:work@top.g
      |vpiActual:
      \_logic_net: (work@top.g), line:1:43, endln:1:44
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (h), line:1:46, endln:1:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:h
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.h), line:1:46, endln:1:47
      |vpiName:h
      |vpiFullName:work@top.h
      |vpiActual:
      \_logic_net: (work@top.h), line:1:46, endln:1:47
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (i), line:1:49, endln:1:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:i
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.i), line:1:49, endln:1:50
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:1:49, endln:1:50
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (j), line:1:52, endln:1:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:j
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.j), line:1:52, endln:1:53
      |vpiName:j
      |vpiFullName:work@top.j
      |vpiActual:
      \_logic_net: (work@top.j), line:1:52, endln:1:53
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (k), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:k
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.k), line:1:55, endln:1:56
      |vpiName:k
      |vpiFullName:work@top.k
      |vpiActual:
      \_logic_net: (work@top.k), line:1:55, endln:1:56
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiPort:
  \_port: (l), line:1:58, endln:1:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/compound_assignments/top.sv, line:1:1, endln:28:10
    |vpiName:l
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.l), line:1:58, endln:1:59
      |vpiName:l
      |vpiFullName:work@top.l
      |vpiActual:
      \_logic_net: (work@top.l), line:1:58, endln:1:59
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:24
  |vpiProcess:
  \_initial: , line:2:4, endln:27:7
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
    Object 'c' of type 'logic_net'
    Object 'd' of type 'logic_net'
    Object 'e' of type 'logic_net'
    Object 'f' of type 'logic_net'
    Object 'g' of type 'logic_net'
    Object 'h' of type 'logic_net'
    Object 'i' of type 'logic_net'
    Object 'j' of type 'logic_net'
    Object 'k' of type 'logic_net'
    Object 'l' of type 'logic_net'
    Object '' of type 'initial'
      Object '' of type 'begin'
        Object '' of type 'assignment'
          Object 'a' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'a' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'b' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'b' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'c' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'c' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'd' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'd' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'e' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'e' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'f' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'f' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'g' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'g' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'h' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'h' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'j' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'j' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'k' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'k' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'l' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'assignment'
          Object 'l' of type 'ref_obj'
          Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'c' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'd' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'e' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'f' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'g' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'h' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'i' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'j' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'k' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'l' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'c' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'd' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'e' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'f' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'g' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'h' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'i' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'j' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'k' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'l' of type 'logic_net'
      Object '' of type 'logic_typespec'
