/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  reg [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[179] : celloutsig_1_1z[1];
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_2z[1]);
  assign celloutsig_1_10z = !(celloutsig_1_3z ? celloutsig_1_8z[4] : celloutsig_1_8z[8]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z[0] : celloutsig_1_0z);
  assign celloutsig_0_4z = ~celloutsig_0_2z[0];
  assign celloutsig_1_19z = ~(celloutsig_1_17z[0] ^ celloutsig_1_18z);
  assign celloutsig_0_28z = { in_data[10:9], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_24z } + { celloutsig_0_14z[5:0], celloutsig_0_21z };
  assign celloutsig_1_7z = { in_data[120:104], celloutsig_1_6z } / { 1'h1, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_7z[10:8], celloutsig_1_4z, celloutsig_1_11z } / { 1'h1, celloutsig_1_7z[3:0] };
  assign celloutsig_0_5z = { in_data[32], celloutsig_0_2z, celloutsig_0_1z } == in_data[16:11];
  assign celloutsig_0_9z = { celloutsig_0_2z[3:1], celloutsig_0_4z } == celloutsig_0_6z[4:1];
  assign celloutsig_0_3z = in_data[83:68] == { in_data[94:85], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_7z[2:0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z } === { celloutsig_1_7z[14:13], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_21z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z } === { celloutsig_0_6z[2:0], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[92:90] > in_data[30:28];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z } <= { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } <= celloutsig_1_5z[7:1];
  assign celloutsig_1_0z = in_data[155:149] <= in_data[185:179];
  assign celloutsig_1_9z = celloutsig_1_6z & ~(celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_5z[8] & ~(celloutsig_1_10z);
  assign celloutsig_0_10z = celloutsig_0_1z & ~(celloutsig_0_7z);
  assign celloutsig_0_2z = { in_data[35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[73:71] };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } * { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } * in_data[41:36];
  assign celloutsig_0_14z = { celloutsig_0_6z[4:0], celloutsig_0_7z, celloutsig_0_3z } * { celloutsig_0_6z[5:2], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[4], celloutsig_0_6z, celloutsig_0_1z } != { celloutsig_0_14z[0], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_13z = - { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_19z = ~ celloutsig_0_13z[2:0];
  assign celloutsig_0_0z = | in_data[8:6];
  assign celloutsig_0_24z = ^ { celloutsig_0_6z[4:2], celloutsig_0_22z };
  assign celloutsig_1_1z = in_data[157:155] - in_data[101:99];
  assign celloutsig_0_29z = ~((celloutsig_0_3z & celloutsig_0_22z[6]) | celloutsig_0_2z[2]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_8z = celloutsig_1_5z;
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_22z = { celloutsig_0_14z[5:4], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_16z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
