/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [3:0] _03_;
  wire [15:0] _04_;
  wire [12:0] _05_;
  reg [13:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [29:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_67z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = in_data[39] ? celloutsig_0_2z[6] : celloutsig_0_2z[7];
  assign celloutsig_0_74z = celloutsig_0_55z ? celloutsig_0_52z[4] : celloutsig_0_67z[6];
  assign celloutsig_1_1z = ~(celloutsig_1_0z[2] | celloutsig_1_0z[6]);
  assign celloutsig_1_5z = ~(_00_ | _01_);
  assign celloutsig_1_17z = ~(celloutsig_1_0z[0] | celloutsig_1_14z[16]);
  assign celloutsig_0_0z = ~in_data[39];
  assign celloutsig_1_10z = ~celloutsig_1_6z[4];
  assign celloutsig_0_12z = ~celloutsig_0_4z[1];
  assign celloutsig_0_32z = ~celloutsig_0_9z;
  assign celloutsig_0_55z = ~((celloutsig_0_9z | celloutsig_0_28z) & celloutsig_0_11z);
  assign celloutsig_0_59z = ~((celloutsig_0_6z[21] | celloutsig_0_2z[6]) & celloutsig_0_19z);
  assign celloutsig_1_19z = ~((in_data[114] | celloutsig_1_6z[3]) & (celloutsig_1_0z[5] | celloutsig_1_17z));
  assign celloutsig_0_53z = _02_ | ~(celloutsig_0_13z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_22z[2:0], celloutsig_0_49z };
  reg [15:0] _21_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 16'h0000;
    else _21_ <= { in_data[175], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _04_[15:10], _01_, _04_[8:4], _00_, _04_[2:0] } = _21_;
  reg [12:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 13'h0000;
    else _22_ <= { in_data[29:22], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z };
  assign { _05_[12:9], _02_, _05_[7:0] } = _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 14'h0000;
    else _06_ <= { celloutsig_0_2z[18:6], celloutsig_0_10z };
  assign celloutsig_0_42z = { in_data[22:10], celloutsig_0_35z, celloutsig_0_39z, celloutsig_0_35z } & { celloutsig_0_22z[2], celloutsig_0_39z, celloutsig_0_36z, _05_[12:9], _02_, _05_[7:0] };
  assign celloutsig_1_7z = { celloutsig_1_0z[7:5], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } & { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_3z[5:1], celloutsig_0_16z } & { celloutsig_0_4z[3:1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_2z[5:1], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_6z[19:18], celloutsig_0_7z } / { 1'h1, celloutsig_0_3z[4:3] };
  assign celloutsig_0_2z = { in_data[93:77], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[38:22], in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_30z === { celloutsig_0_2z[5:3], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_57z = { celloutsig_0_42z[15:10], celloutsig_0_34z, celloutsig_0_28z } === { celloutsig_0_22z[4:1], _03_ };
  assign celloutsig_0_73z = celloutsig_0_67z[7:0] === { celloutsig_0_2z[9:4], celloutsig_0_59z, celloutsig_0_58z };
  assign celloutsig_0_39z = ! { celloutsig_0_33z[2], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_37z };
  assign celloutsig_0_37z = { celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_26z } % { 1'h1, _06_[7], celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_1_14z = { celloutsig_1_7z[11:7], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[163:148] };
  assign celloutsig_0_30z = { celloutsig_0_21z[4:1], celloutsig_0_10z } % { 1'h1, _02_, _05_[7:5] };
  assign celloutsig_0_43z = { celloutsig_0_37z[28:20], celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_37z[27:23], celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_67z = { celloutsig_0_22z[7:1], celloutsig_0_24z, celloutsig_0_57z, celloutsig_0_49z } % { 1'h1, celloutsig_0_26z[8:2], celloutsig_0_29z, celloutsig_0_32z };
  assign celloutsig_0_21z = celloutsig_0_6z[13:1] % { 1'h1, _06_[11:2], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_6z = celloutsig_0_1z ? { celloutsig_0_2z[16:2], celloutsig_0_4z } : { in_data[57:56], celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_11z = { celloutsig_0_4z[5:2], celloutsig_0_9z, celloutsig_0_8z } !== { in_data[47:46], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_2z[9:6], celloutsig_0_1z } !== { celloutsig_0_3z[4:1], celloutsig_0_0z };
  assign celloutsig_1_0z = ~ in_data[114:104];
  assign celloutsig_0_52z = celloutsig_0_43z[4:0] | { celloutsig_0_3z[3:0], celloutsig_0_29z };
  assign celloutsig_1_3z = in_data[120:114] | { celloutsig_1_0z[10:6], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = { _01_, _04_[8:7] } | celloutsig_1_7z[13:11];
  assign celloutsig_0_26z = { celloutsig_0_4z[3], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_19z } | _06_[13:4];
  assign celloutsig_0_27z = _05_[6:0] | { celloutsig_0_4z[6:1], celloutsig_0_7z };
  assign celloutsig_0_49z = & celloutsig_0_4z[4:2];
  assign celloutsig_0_19z = | { in_data[42:26], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_24z = | { _05_[2:1], celloutsig_0_17z };
  assign celloutsig_0_29z = | celloutsig_0_6z[20:11];
  assign celloutsig_0_9z = celloutsig_0_4z[6] & celloutsig_0_4z[2];
  assign celloutsig_0_28z = celloutsig_0_1z & celloutsig_0_27z[0];
  assign celloutsig_0_36z = ^ celloutsig_0_21z;
  assign celloutsig_1_18z = ^ celloutsig_1_9z[6:4];
  assign celloutsig_0_1z = ^ in_data[61:42];
  assign celloutsig_0_10z = ^ celloutsig_0_3z[3:0];
  assign celloutsig_0_4z = celloutsig_0_2z[13:7] >> in_data[47:41];
  assign celloutsig_0_22z = { in_data[1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z } << { _06_[13:11], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[108:103] >> { celloutsig_1_3z[4:0], celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_11z } >> celloutsig_0_2z[5:2];
  assign celloutsig_0_33z = celloutsig_0_6z[19:15] ~^ celloutsig_0_17z[4:0];
  assign celloutsig_0_5z = ~((celloutsig_0_4z[6] & celloutsig_0_4z[2]) | celloutsig_0_1z);
  assign celloutsig_0_58z = ~((celloutsig_0_13z & celloutsig_0_53z) | celloutsig_0_6z[7]);
  assign celloutsig_0_34z = ~((in_data[26] & celloutsig_0_3z[1]) | (celloutsig_0_27z[4] & celloutsig_0_32z));
  assign celloutsig_0_13z = ~((celloutsig_0_3z[5] & celloutsig_0_12z) | (celloutsig_0_3z[0] & celloutsig_0_7z));
  assign celloutsig_1_9z[6:1] = ~ { celloutsig_1_3z[4:0], celloutsig_1_1z };
  assign { _04_[9], _04_[3] } = { _01_, _00_ };
  assign _05_[8] = _02_;
  assign celloutsig_1_9z[0] = celloutsig_1_9z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
