// Seed: 1445687833
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output tri id_6
);
  assign id_2 = id_4 && id_4;
endmodule
module module_1 #(
    parameter id_14 = 32'd9,
    parameter id_8  = 32'd39
) (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input tri1 id_6,
    input uwire id_7,
    output wire _id_8
    , id_12,
    input wand id_9,
    output supply1 id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_4,
      id_7,
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire _id_14;
  wire id_15;
  assign id_5 = {id_9, -1};
  logic [id_8 : id_14] id_16;
  assign id_8 = $signed(id_8);
  ;
endmodule
