<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\impl\gwsynthesis\CPU5_5.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\CPU5_5.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\redsq\Documents\logisim\Tang nano 9k\CPU5_5\src\CPU5_5.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 13 12:32:12 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2543</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1254</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>602</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>xtal</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_xtal </td>
</tr>
<tr>
<td>2</td>
<td>n13_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n13_s2/F </td>
</tr>
<tr>
<td>3</td>
<td>clk_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv/clk_out_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>xtal</td>
<td>27.000(MHz)</td>
<td>155.915(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n13_6</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">46.195(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_d</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">32.074(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n13_6</td>
<td>Setup</td>
<td>-8.627</td>
<td>12</td>
</tr>
<tr>
<td>n13_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_d</td>
<td>Setup</td>
<td>-2832.096</td>
<td>548</td>
</tr>
<tr>
<td>clk_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.677</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>20.000</td>
<td>-0.417</td>
<td>32.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-11.340</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>20.000</td>
<td>-0.417</td>
<td>31.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-11.198</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0/DI[2]</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>20.000</td>
<td>-0.417</td>
<td>31.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-11.177</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_11_1_s/DI[1]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.172</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_10_1_s/DI[1]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.151</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_14_0_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-11.081</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_10_2_s/DI[0]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-11.030</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_13_1_s/DI[1]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-10.961</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/DI[3]</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>20.000</td>
<td>-0.417</td>
<td>31.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-10.856</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/DI[1]</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>20.000</td>
<td>-0.417</td>
<td>31.200</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-10.855</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/DI[2]</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>20.000</td>
<td>-0.417</td>
<td>31.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-10.854</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_10_1_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-10.771</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_13_3_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-10.716</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_13_1_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-10.702</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_12_1_s/DI[1]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-10.661</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_13_0_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-10.661</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_11_0_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-10.628</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_11_0_s/DI[0]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-10.622</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/DI[3]</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>20.000</td>
<td>-0.417</td>
<td>30.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-10.600</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_11_3_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-10.581</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_3_3_s/DI[2]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.538</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-10.576</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_11_2_s/DI[0]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-10.564</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_14_2_s/DI[0]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-10.529</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_15_1_s/DI[1]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-10.523</td>
<td>rom2/promx9_inst_15/DO[4]</td>
<td>ram1/data_data_1_1_s/DI[1]</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.479</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.043</td>
<td>clkdiv/clk_out_s1/D</td>
<td>clkdiv/clk_out_s1/D</td>
<td>n13_6:[R]</td>
<td>xtal:[R]</td>
<td>-0.001</td>
<td>-3.311</td>
<td>2.296</td>
</tr>
<tr>
<td>2</td>
<td>0.473</td>
<td>cpu5_5/uc_inst/temp_8_s0/Q</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s/WRE</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>-0.327</td>
<td>0.843</td>
</tr>
<tr>
<td>3</td>
<td>0.541</td>
<td>cpu5_5/uc_inst/temp_8_s0/Q</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0/WRE</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>-0.327</td>
<td>0.911</td>
</tr>
<tr>
<td>4</td>
<td>0.541</td>
<td>cpu5_5/uc_inst/temp_8_s0/Q</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_2_s/WRE</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>-0.327</td>
<td>0.911</td>
</tr>
<tr>
<td>5</td>
<td>0.541</td>
<td>cpu5_5/uc_inst/temp_8_s0/Q</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_0_s/WRE</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>-0.327</td>
<td>0.911</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>clkdiv/cnt_0_s0/Q</td>
<td>clkdiv/cnt_0_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>cpu5_5/interrupt_inst/count_1_s0/Q</td>
<td>cpu5_5/interrupt_inst/count_1_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>cpu5_5/pc_inst/ADDRout_14_s0/Q</td>
<td>cpu5_5/pc_inst/ADDRout_14_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>cpu5_5/interrupt_inst/Q_s0/Q</td>
<td>cpu5_5/interrupt_inst/Q_s0/D</td>
<td>clk_d:[R]</td>
<td>clk_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.714</td>
<td>cpu5_5/pc_inst/ADDRout_1_s0/Q</td>
<td>cpu5_5/pc_inst/ADDRout_1_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>11</td>
<td>0.714</td>
<td>cpu5_5/pc_inst/ADDRout_13_s0/Q</td>
<td>cpu5_5/pc_inst/ADDRout_13_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>12</td>
<td>0.716</td>
<td>cpu5_5/pc_inst/ADDRout_10_s0/Q</td>
<td>cpu5_5/pc_inst/ADDRout_10_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>clkdiv/cnt_2_s0/Q</td>
<td>clkdiv/cnt_2_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>clkdiv/cnt_6_s0/Q</td>
<td>clkdiv/cnt_6_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>clkdiv/cnt_8_s0/Q</td>
<td>clkdiv/cnt_8_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>clkdiv/cnt_12_s0/Q</td>
<td>clkdiv/cnt_12_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>clkdiv/cnt_14_s0/Q</td>
<td>clkdiv/cnt_14_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>clkdiv/cnt_18_s0/Q</td>
<td>clkdiv/cnt_18_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>clkdiv/cnt_20_s0/Q</td>
<td>clkdiv/cnt_20_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.737</td>
<td>cpu5_5/uc_inst/temp_8_s0/Q</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/WRE</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>-0.327</td>
<td>1.107</td>
</tr>
<tr>
<td>21</td>
<td>0.853</td>
<td>clkdiv/cnt_1_s0/Q</td>
<td>clkdiv/cnt_1_s0/D</td>
<td>xtal:[R]</td>
<td>xtal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>22</td>
<td>0.892</td>
<td>cpu5_5/pc_inst/ADDRout_15_s0/Q</td>
<td>cpu5_5/pc_inst/ADDRout_15_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>23</td>
<td>0.898</td>
<td>cpu5_5/pc_inst/ADDRout_4_s0/Q</td>
<td>cpu5_5/pc_inst/ADDRout_4_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.898</td>
</tr>
<tr>
<td>24</td>
<td>0.901</td>
<td>cpu5_5/pc_inst/ADDRout_8_s0/Q</td>
<td>cpu5_5/pc_inst/ADDRout_8_s0/D</td>
<td>n13_6:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.901</td>
</tr>
<tr>
<td>25</td>
<td>0.938</td>
<td>cpu5_5/interrupt_inst/Q_s0/Q</td>
<td>cpu5_5/interrupt_inst/intSTOP_s0/D</td>
<td>clk_d:[R]</td>
<td>n13_6:[R]</td>
<td>0.000</td>
<td>-0.327</td>
<td>1.295</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>cpu5_5/uc_inst/temp_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>cpu5_5/uc_inst/temp_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_6</td>
</tr>
<tr>
<td>4</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_14</td>
</tr>
<tr>
<td>5</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_18</td>
</tr>
<tr>
<td>6</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_20</td>
</tr>
<tr>
<td>7</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_21</td>
</tr>
<tr>
<td>8</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_19</td>
</tr>
<tr>
<td>9</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td>10</td>
<td>7.717</td>
<td>8.967</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_d</td>
<td>rom2/promx9_inst_16</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.268</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_0_s/I0</td>
</tr>
<tr>
<td>18.090</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_0_s/F</td>
</tr>
<tr>
<td>18.624</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_0_s0/I0</td>
</tr>
<tr>
<td>19.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>130</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_0_s0/F</td>
</tr>
<tr>
<td>23.181</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C39</td>
<td>ram1/data_data_13_3_s/AD[0]</td>
</tr>
<tr>
<td>23.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" background: #97FFFF;">ram1/data_data_13_3_s/DO[2]</td>
</tr>
<tr>
<td>25.384</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s12/F</td>
</tr>
<tr>
<td>26.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>ram1/data_DOL_210_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.632</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s5/O</td>
</tr>
<tr>
<td>26.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>ram1/data_DOL_210_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.795</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s2/O</td>
</tr>
<tr>
<td>26.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.958</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s0/O</td>
</tr>
<tr>
<td>28.421</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>cpu5_5/mux4_inst/MUXREG_14_s3/I0</td>
</tr>
<tr>
<td>29.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_14_s3/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_14_s0/I3</td>
</tr>
<tr>
<td>31.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_14_s0/F</td>
</tr>
<tr>
<td>33.465</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>21.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>21.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
<tr>
<td>21.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.950, 31.074%; route: 18.611, 58.121%; tC2Q: 3.460, 10.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.073</td>
<td>3.214</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s/AD[1]</td>
</tr>
<tr>
<td>23.332</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">ram1/data_data_10_1_s/DO[2]</td>
</tr>
<tr>
<td>25.605</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s9/F</td>
</tr>
<tr>
<td>26.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.853</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>26.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>ram1/data_DOL_90_G[0]_s1/I1</td>
</tr>
<tr>
<td>27.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s1/O</td>
</tr>
<tr>
<td>27.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>ram1/data_DOL_90_G[0]_s0/I0</td>
</tr>
<tr>
<td>27.179</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>28.642</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>cpu5_5/mux4_inst/MUXREG_6_s1/I0</td>
</tr>
<tr>
<td>29.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_6_s1/F</td>
</tr>
<tr>
<td>29.685</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_6_s3/I3</td>
</tr>
<tr>
<td>30.717</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_6_s3/F</td>
</tr>
<tr>
<td>30.722</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_6_s0/I3</td>
</tr>
<tr>
<td>31.348</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_6_s0/F</td>
</tr>
<tr>
<td>33.127</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>21.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>21.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s</td>
</tr>
<tr>
<td>21.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.117, 31.932%; route: 18.107, 57.148%; tC2Q: 3.460, 10.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.268</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_0_s/I0</td>
</tr>
<tr>
<td>18.090</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_0_s/F</td>
</tr>
<tr>
<td>18.624</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_0_s0/I0</td>
</tr>
<tr>
<td>19.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>130</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_0_s0/F</td>
</tr>
<tr>
<td>23.181</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C39</td>
<td>ram1/data_data_13_3_s/AD[0]</td>
</tr>
<tr>
<td>23.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" background: #97FFFF;">ram1/data_data_13_3_s/DO[2]</td>
</tr>
<tr>
<td>25.384</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s12/F</td>
</tr>
<tr>
<td>26.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>ram1/data_DOL_210_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.632</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s5/O</td>
</tr>
<tr>
<td>26.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>ram1/data_DOL_210_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.795</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s2/O</td>
</tr>
<tr>
<td>26.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.958</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s0/O</td>
</tr>
<tr>
<td>28.421</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>cpu5_5/mux4_inst/MUXREG_14_s3/I0</td>
</tr>
<tr>
<td>29.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_14_s3/F</td>
</tr>
<tr>
<td>30.495</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_14_s0/I3</td>
</tr>
<tr>
<td>31.527</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_14_s0/F</td>
</tr>
<tr>
<td>32.986</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>21.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0/CLK</td>
</tr>
<tr>
<td>21.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0</td>
</tr>
<tr>
<td>21.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.950, 31.545%; route: 18.132, 57.485%; tC2Q: 3.460, 10.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_11_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.200</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/AD[1]</td>
</tr>
<tr>
<td>23.459</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" background: #97FFFF;">ram1/data_data_13_1_s/DO[1]</td>
</tr>
<tr>
<td>25.732</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s12/F</td>
</tr>
<tr>
<td>26.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>ram1/data_DOL_75_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s5/O</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>ram1/data_DOL_75_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.670</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s2/O</td>
</tr>
<tr>
<td>26.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.833</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>28.960</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>ram1/n53_s1/I1</td>
</tr>
<tr>
<td>29.782</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">ram1/n53_s1/F</td>
</tr>
<tr>
<td>32.578</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29</td>
<td style=" font-weight:bold;">ram1/data_data_11_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29</td>
<td>ram1/data_data_11_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29</td>
<td>ram1/data_data_11_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.776, 24.976%; route: 19.898, 63.910%; tC2Q: 3.460, 11.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_10_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.200</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/AD[1]</td>
</tr>
<tr>
<td>23.459</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" background: #97FFFF;">ram1/data_data_13_1_s/DO[1]</td>
</tr>
<tr>
<td>25.732</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s12/F</td>
</tr>
<tr>
<td>26.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>ram1/data_DOL_75_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s5/O</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>ram1/data_DOL_75_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.670</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s2/O</td>
</tr>
<tr>
<td>26.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.833</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>28.960</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>ram1/n53_s1/I1</td>
</tr>
<tr>
<td>29.782</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">ram1/n53_s1/F</td>
</tr>
<tr>
<td>32.572</td>
<td>2.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" font-weight:bold;">ram1/data_data_10_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.776, 24.981%; route: 19.892, 63.904%; tC2Q: 3.460, 11.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_14_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.009</td>
<td>3.150</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C37</td>
<td>ram1/data_data_5_0_s/AD[1]</td>
</tr>
<tr>
<td>23.268</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37</td>
<td style=" background: #97FFFF;">ram1/data_data_5_0_s/DO[2]</td>
</tr>
<tr>
<td>25.036</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>ram1/data_DOL_30_G[0]_s12/I0</td>
</tr>
<tr>
<td>26.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s12/F</td>
</tr>
<tr>
<td>26.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>ram1/data_DOL_30_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.217</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s5/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>ram1/data_DOL_30_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.380</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>26.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>ram1/data_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.543</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>28.182</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>ram1/n56_s1/I1</td>
</tr>
<tr>
<td>29.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">ram1/n56_s1/F</td>
</tr>
<tr>
<td>32.551</td>
<td>3.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40</td>
<td style=" font-weight:bold;">ram1/data_data_14_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40</td>
<td>ram1/data_data_14_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40</td>
<td>ram1/data_data_14_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.459, 27.194%; route: 19.188, 61.684%; tC2Q: 3.460, 11.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_10_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>16.954</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_2_s/I0</td>
</tr>
<tr>
<td>17.986</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_2_s/F</td>
</tr>
<tr>
<td>18.850</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_2_s0/I0</td>
</tr>
<tr>
<td>19.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_2_s0/F</td>
</tr>
<tr>
<td>23.063</td>
<td>3.180</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C37</td>
<td>ram1/data_data_10_2_s/AD[2]</td>
</tr>
<tr>
<td>23.322</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37</td>
<td style=" background: #97FFFF;">ram1/data_data_10_2_s/DO[0]</td>
</tr>
<tr>
<td>25.424</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>ram1/data_DOL_120_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s9/F</td>
</tr>
<tr>
<td>26.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>ram1/data_DOL_120_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.605</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s4/O</td>
</tr>
<tr>
<td>26.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>ram1/data_DOL_120_G[0]_s1/I1</td>
</tr>
<tr>
<td>26.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s1/O</td>
</tr>
<tr>
<td>26.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>ram1/data_DOL_120_G[0]_s0/I0</td>
</tr>
<tr>
<td>26.931</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s0/O</td>
</tr>
<tr>
<td>28.415</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>ram1/n50_s4/I1</td>
</tr>
<tr>
<td>29.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">ram1/n50_s4/F</td>
</tr>
<tr>
<td>32.481</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37</td>
<td style=" font-weight:bold;">ram1/data_data_10_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37</td>
<td>ram1/data_data_10_2_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37</td>
<td>ram1/data_data_10_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.271, 29.871%; route: 18.307, 58.982%; tC2Q: 3.460, 11.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_13_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.200</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/AD[1]</td>
</tr>
<tr>
<td>23.459</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" background: #97FFFF;">ram1/data_data_13_1_s/DO[1]</td>
</tr>
<tr>
<td>25.732</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s12/F</td>
</tr>
<tr>
<td>26.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>ram1/data_DOL_75_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s5/O</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>ram1/data_DOL_75_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.670</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s2/O</td>
</tr>
<tr>
<td>26.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.833</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>28.960</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>ram1/n53_s1/I1</td>
</tr>
<tr>
<td>29.782</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">ram1/n53_s1/F</td>
</tr>
<tr>
<td>32.430</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" font-weight:bold;">ram1/data_data_13_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.776, 25.095%; route: 19.750, 63.739%; tC2Q: 3.460, 11.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>16.954</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_2_s/I0</td>
</tr>
<tr>
<td>17.986</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_2_s/F</td>
</tr>
<tr>
<td>18.850</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_2_s0/I0</td>
</tr>
<tr>
<td>19.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_2_s0/F</td>
</tr>
<tr>
<td>22.754</td>
<td>2.871</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>ram1/data_data_14_3_s/AD[2]</td>
</tr>
<tr>
<td>23.013</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">ram1/data_data_14_3_s/DO[3]</td>
</tr>
<tr>
<td>24.951</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>ram1/data_DOL_225_G[0]_s10/I1</td>
</tr>
<tr>
<td>26.050</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_225_G[0]_s10/F</td>
</tr>
<tr>
<td>26.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td>ram1/data_DOL_225_G[0]_s4/I1</td>
</tr>
<tr>
<td>26.199</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_225_G[0]_s4/O</td>
</tr>
<tr>
<td>26.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>ram1/data_DOL_225_G[0]_s1/I1</td>
</tr>
<tr>
<td>26.362</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_225_G[0]_s1/O</td>
</tr>
<tr>
<td>26.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>ram1/data_DOL_225_G[0]_s0/I0</td>
</tr>
<tr>
<td>26.525</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_225_G[0]_s0/O</td>
</tr>
<tr>
<td>28.173</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td>cpu5_5/mux4_inst/MUXREG_15_s4/I0</td>
</tr>
<tr>
<td>29.272</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_15_s4/F</td>
</tr>
<tr>
<td>29.278</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>cpu5_5/mux4_inst/MUXREG_15_s0/I3</td>
</tr>
<tr>
<td>30.310</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_15_s0/F</td>
</tr>
<tr>
<td>32.749</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>21.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>21.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
<tr>
<td>21.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.370, 33.126%; route: 17.475, 55.821%; tC2Q: 3.460, 11.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>22.873</td>
<td>3.014</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C38</td>
<td>ram1/data_data_10_3_s/AD[1]</td>
</tr>
<tr>
<td>23.132</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38</td>
<td style=" background: #97FFFF;">ram1/data_data_10_3_s/DO[1]</td>
</tr>
<tr>
<td>25.070</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>ram1/data_DOL_195_G[0]_s9/I1</td>
</tr>
<tr>
<td>25.892</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_195_G[0]_s9/F</td>
</tr>
<tr>
<td>25.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>ram1/data_DOL_195_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.041</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_195_G[0]_s4/O</td>
</tr>
<tr>
<td>26.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>ram1/data_DOL_195_G[0]_s1/I1</td>
</tr>
<tr>
<td>26.204</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_195_G[0]_s1/O</td>
</tr>
<tr>
<td>26.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>ram1/data_DOL_195_G[0]_s0/I0</td>
</tr>
<tr>
<td>26.367</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C31[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_195_G[0]_s0/O</td>
</tr>
<tr>
<td>28.480</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_13_s3/I0</td>
</tr>
<tr>
<td>29.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_13_s3/F</td>
</tr>
<tr>
<td>29.584</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_13_s0/I3</td>
</tr>
<tr>
<td>30.210</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_13_s0/F</td>
</tr>
<tr>
<td>32.644</td>
<td>2.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>21.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>21.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
<tr>
<td>21.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.875, 28.446%; route: 18.865, 60.465%; tC2Q: 3.460, 11.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.073</td>
<td>3.214</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s/AD[1]</td>
</tr>
<tr>
<td>23.332</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">ram1/data_data_10_1_s/DO[2]</td>
</tr>
<tr>
<td>25.605</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s9/F</td>
</tr>
<tr>
<td>26.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.853</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>26.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>ram1/data_DOL_90_G[0]_s1/I1</td>
</tr>
<tr>
<td>27.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s1/O</td>
</tr>
<tr>
<td>27.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>ram1/data_DOL_90_G[0]_s0/I0</td>
</tr>
<tr>
<td>27.179</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>28.642</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>cpu5_5/mux4_inst/MUXREG_6_s1/I0</td>
</tr>
<tr>
<td>29.674</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_6_s1/F</td>
</tr>
<tr>
<td>29.685</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_6_s3/I3</td>
</tr>
<tr>
<td>30.717</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_6_s3/F</td>
</tr>
<tr>
<td>30.722</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_6_s0/I3</td>
</tr>
<tr>
<td>31.348</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_6_s0/F</td>
</tr>
<tr>
<td>32.643</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>21.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
<tr>
<td>21.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.117, 32.428%; route: 17.622, 56.482%; tC2Q: 3.460, 11.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_10_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.073</td>
<td>3.214</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s/AD[1]</td>
</tr>
<tr>
<td>23.332</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">ram1/data_data_10_1_s/DO[2]</td>
</tr>
<tr>
<td>25.605</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s9/F</td>
</tr>
<tr>
<td>26.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.853</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>26.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>ram1/data_DOL_90_G[0]_s1/I1</td>
</tr>
<tr>
<td>27.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s1/O</td>
</tr>
<tr>
<td>27.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>ram1/data_DOL_90_G[0]_s0/I0</td>
</tr>
<tr>
<td>27.179</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>28.642</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>ram1/n52_s1/I1</td>
</tr>
<tr>
<td>29.464</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">ram1/n52_s1/F</td>
</tr>
<tr>
<td>32.254</td>
<td>2.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" font-weight:bold;">ram1/data_data_10_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.249, 26.774%; route: 19.101, 61.996%; tC2Q: 3.460, 11.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_13_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.268</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_0_s/I0</td>
</tr>
<tr>
<td>18.090</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_0_s/F</td>
</tr>
<tr>
<td>18.624</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_0_s0/I0</td>
</tr>
<tr>
<td>19.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>130</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_0_s0/F</td>
</tr>
<tr>
<td>23.181</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C39</td>
<td>ram1/data_data_13_3_s/AD[0]</td>
</tr>
<tr>
<td>23.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" background: #97FFFF;">ram1/data_data_13_3_s/DO[2]</td>
</tr>
<tr>
<td>25.384</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s12/F</td>
</tr>
<tr>
<td>26.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>ram1/data_DOL_210_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.632</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s5/O</td>
</tr>
<tr>
<td>26.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>ram1/data_DOL_210_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.795</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s2/O</td>
</tr>
<tr>
<td>26.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.958</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s0/O</td>
</tr>
<tr>
<td>28.421</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>ram1/n44_s4/I0</td>
</tr>
<tr>
<td>29.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">ram1/n44_s4/F</td>
</tr>
<tr>
<td>32.171</td>
<td>2.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" font-weight:bold;">ram1/data_data_13_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39</td>
<td>ram1/data_data_13_3_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C39</td>
<td>ram1/data_data_13_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.918, 29.024%; route: 18.349, 59.716%; tC2Q: 3.460, 11.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_13_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.073</td>
<td>3.214</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s/AD[1]</td>
</tr>
<tr>
<td>23.332</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">ram1/data_data_10_1_s/DO[2]</td>
</tr>
<tr>
<td>25.605</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s9/F</td>
</tr>
<tr>
<td>26.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>ram1/data_DOL_90_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.853</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s4/O</td>
</tr>
<tr>
<td>26.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>ram1/data_DOL_90_G[0]_s1/I1</td>
</tr>
<tr>
<td>27.016</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s1/O</td>
</tr>
<tr>
<td>27.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>ram1/data_DOL_90_G[0]_s0/I0</td>
</tr>
<tr>
<td>27.179</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_90_G[0]_s0/O</td>
</tr>
<tr>
<td>28.642</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>ram1/n52_s1/I1</td>
</tr>
<tr>
<td>29.464</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">ram1/n52_s1/F</td>
</tr>
<tr>
<td>32.117</td>
<td>2.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" font-weight:bold;">ram1/data_data_13_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.249, 26.894%; route: 18.964, 61.826%; tC2Q: 3.460, 11.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_12_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.200</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/AD[1]</td>
</tr>
<tr>
<td>23.459</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" background: #97FFFF;">ram1/data_data_13_1_s/DO[1]</td>
</tr>
<tr>
<td>25.732</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s12/F</td>
</tr>
<tr>
<td>26.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>ram1/data_DOL_75_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s5/O</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>ram1/data_DOL_75_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.670</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s2/O</td>
</tr>
<tr>
<td>26.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.833</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>28.960</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>ram1/n53_s1/I1</td>
</tr>
<tr>
<td>29.782</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">ram1/n53_s1/F</td>
</tr>
<tr>
<td>32.102</td>
<td>2.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">ram1/data_data_12_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>ram1/data_data_12_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>ram1/data_data_12_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.776, 25.364%; route: 19.423, 63.351%; tC2Q: 3.460, 11.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_13_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.009</td>
<td>3.150</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C37</td>
<td>ram1/data_data_5_0_s/AD[1]</td>
</tr>
<tr>
<td>23.268</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37</td>
<td style=" background: #97FFFF;">ram1/data_data_5_0_s/DO[2]</td>
</tr>
<tr>
<td>25.036</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>ram1/data_DOL_30_G[0]_s12/I0</td>
</tr>
<tr>
<td>26.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s12/F</td>
</tr>
<tr>
<td>26.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>ram1/data_DOL_30_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.217</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s5/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>ram1/data_DOL_30_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.380</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>26.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>ram1/data_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.543</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>28.182</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>ram1/n56_s1/I1</td>
</tr>
<tr>
<td>29.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">ram1/n56_s1/F</td>
</tr>
<tr>
<td>32.061</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38</td>
<td style=" font-weight:bold;">ram1/data_data_13_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38</td>
<td>ram1/data_data_13_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C38</td>
<td>ram1/data_data_13_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.459, 27.629%; route: 18.698, 61.071%; tC2Q: 3.460, 11.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_11_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.009</td>
<td>3.150</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C37</td>
<td>ram1/data_data_5_0_s/AD[1]</td>
</tr>
<tr>
<td>23.268</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37</td>
<td style=" background: #97FFFF;">ram1/data_data_5_0_s/DO[2]</td>
</tr>
<tr>
<td>25.036</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>ram1/data_DOL_30_G[0]_s12/I0</td>
</tr>
<tr>
<td>26.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s12/F</td>
</tr>
<tr>
<td>26.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>ram1/data_DOL_30_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.217</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s5/O</td>
</tr>
<tr>
<td>26.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>ram1/data_DOL_30_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.380</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s2/O</td>
</tr>
<tr>
<td>26.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>ram1/data_DOL_30_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.543</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_30_G[0]_s0/O</td>
</tr>
<tr>
<td>28.182</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>ram1/n56_s1/I1</td>
</tr>
<tr>
<td>29.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">ram1/n56_s1/F</td>
</tr>
<tr>
<td>32.061</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39</td>
<td style=" font-weight:bold;">ram1/data_data_11_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39</td>
<td>ram1/data_data_11_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39</td>
<td>ram1/data_data_11_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.459, 27.629%; route: 18.698, 61.071%; tC2Q: 3.460, 11.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_11_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.087</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C40</td>
<td>ram1/data_data_14_0_s/AD[1]</td>
</tr>
<tr>
<td>23.346</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40</td>
<td style=" background: #97FFFF;">ram1/data_data_14_0_s/DO[0]</td>
</tr>
<tr>
<td>24.969</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>ram1/data_DOL_0_G[0]_s10/I1</td>
</tr>
<tr>
<td>26.001</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_0_G[0]_s10/F</td>
</tr>
<tr>
<td>26.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>ram1/data_DOL_0_G[0]_s4/I1</td>
</tr>
<tr>
<td>26.150</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_0_G[0]_s4/O</td>
</tr>
<tr>
<td>26.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>ram1/data_DOL_0_G[0]_s1/I1</td>
</tr>
<tr>
<td>26.313</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_0_G[0]_s1/O</td>
</tr>
<tr>
<td>26.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>ram1/data_DOL_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>26.476</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_0_G[0]_s0/O</td>
</tr>
<tr>
<td>27.946</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>ram1/n58_s1/I1</td>
</tr>
<tr>
<td>29.045</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">ram1/n58_s1/F</td>
</tr>
<tr>
<td>32.028</td>
<td>2.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39</td>
<td style=" font-weight:bold;">ram1/data_data_11_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39</td>
<td>ram1/data_data_11_0_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39</td>
<td>ram1/data_data_11_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.459, 27.659%; route: 18.665, 61.028%; tC2Q: 3.460, 11.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.073</td>
<td>3.214</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C41</td>
<td>ram1/data_data_10_1_s/AD[1]</td>
</tr>
<tr>
<td>23.332</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41</td>
<td style=" background: #97FFFF;">ram1/data_data_10_1_s/DO[3]</td>
</tr>
<tr>
<td>25.435</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>ram1/data_DOL_105_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.467</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_105_G[0]_s9/F</td>
</tr>
<tr>
<td>26.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>ram1/data_DOL_105_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.616</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_105_G[0]_s4/O</td>
</tr>
<tr>
<td>26.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>ram1/data_DOL_105_G[0]_s1/I1</td>
</tr>
<tr>
<td>26.779</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_105_G[0]_s1/O</td>
</tr>
<tr>
<td>26.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>ram1/data_DOL_105_G[0]_s0/I0</td>
</tr>
<tr>
<td>26.942</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C26[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_105_G[0]_s0/O</td>
</tr>
<tr>
<td>28.575</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>cpu5_5/mux4_inst/MUXREG_7_s3/I0</td>
</tr>
<tr>
<td>29.674</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_7_s3/F</td>
</tr>
<tr>
<td>29.680</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>cpu5_5/mux4_inst/MUXREG_7_s0/I3</td>
</tr>
<tr>
<td>30.779</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[2][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux4_inst/MUXREG_7_s0/F</td>
</tr>
<tr>
<td>32.410</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>21.861</td>
<td>1.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.831</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
<tr>
<td>21.788</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.558, 30.866%; route: 17.948, 57.960%; tC2Q: 3.460, 11.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.861, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_11_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.268</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_0_s/I0</td>
</tr>
<tr>
<td>18.090</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_0_s/F</td>
</tr>
<tr>
<td>18.624</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_0_s0/I0</td>
</tr>
<tr>
<td>19.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>130</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_0_s0/F</td>
</tr>
<tr>
<td>23.181</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C39</td>
<td>ram1/data_data_13_3_s/AD[0]</td>
</tr>
<tr>
<td>23.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" background: #97FFFF;">ram1/data_data_13_3_s/DO[2]</td>
</tr>
<tr>
<td>25.384</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s12/F</td>
</tr>
<tr>
<td>26.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>ram1/data_DOL_210_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.632</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s5/O</td>
</tr>
<tr>
<td>26.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>ram1/data_DOL_210_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.795</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s2/O</td>
</tr>
<tr>
<td>26.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.958</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s0/O</td>
</tr>
<tr>
<td>28.421</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>ram1/n44_s4/I0</td>
</tr>
<tr>
<td>29.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">ram1/n44_s4/F</td>
</tr>
<tr>
<td>32.000</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31</td>
<td style=" font-weight:bold;">ram1/data_data_11_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31</td>
<td>ram1/data_data_11_3_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31</td>
<td>ram1/data_data_11_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.918, 29.185%; route: 18.179, 59.491%; tC2Q: 3.460, 11.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_3_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.268</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_0_s/I0</td>
</tr>
<tr>
<td>18.090</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_0_s/F</td>
</tr>
<tr>
<td>18.624</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_0_s0/I0</td>
</tr>
<tr>
<td>19.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>130</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_0_s0/F</td>
</tr>
<tr>
<td>23.181</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C39</td>
<td>ram1/data_data_13_3_s/AD[0]</td>
</tr>
<tr>
<td>23.441</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39</td>
<td style=" background: #97FFFF;">ram1/data_data_13_3_s/DO[2]</td>
</tr>
<tr>
<td>25.384</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.483</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s12/F</td>
</tr>
<tr>
<td>26.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>ram1/data_DOL_210_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.632</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s5/O</td>
</tr>
<tr>
<td>26.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>ram1/data_DOL_210_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.795</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s2/O</td>
</tr>
<tr>
<td>26.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>ram1/data_DOL_210_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.958</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_210_G[0]_s0/O</td>
</tr>
<tr>
<td>28.421</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>ram1/n44_s4/I0</td>
</tr>
<tr>
<td>29.520</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">ram1/n44_s4/F</td>
</tr>
<tr>
<td>31.981</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">ram1/data_data_3_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>ram1/data_data_3_3_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>ram1/data_data_3_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.918, 29.204%; route: 18.160, 59.466%; tC2Q: 3.460, 11.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_11_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>16.954</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_2_s/I0</td>
</tr>
<tr>
<td>17.986</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_2_s/F</td>
</tr>
<tr>
<td>18.850</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_2_s0/I0</td>
</tr>
<tr>
<td>19.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_2_s0/F</td>
</tr>
<tr>
<td>23.063</td>
<td>3.180</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C37</td>
<td>ram1/data_data_10_2_s/AD[2]</td>
</tr>
<tr>
<td>23.322</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37</td>
<td style=" background: #97FFFF;">ram1/data_data_10_2_s/DO[0]</td>
</tr>
<tr>
<td>25.424</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>ram1/data_DOL_120_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s9/F</td>
</tr>
<tr>
<td>26.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>ram1/data_DOL_120_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.605</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s4/O</td>
</tr>
<tr>
<td>26.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>ram1/data_DOL_120_G[0]_s1/I1</td>
</tr>
<tr>
<td>26.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s1/O</td>
</tr>
<tr>
<td>26.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>ram1/data_DOL_120_G[0]_s0/I0</td>
</tr>
<tr>
<td>26.931</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s0/O</td>
</tr>
<tr>
<td>28.415</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>ram1/n50_s4/I1</td>
</tr>
<tr>
<td>29.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">ram1/n50_s4/F</td>
</tr>
<tr>
<td>31.976</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30</td>
<td style=" font-weight:bold;">ram1/data_data_11_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30</td>
<td>ram1/data_data_11_2_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30</td>
<td>ram1/data_data_11_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.271, 30.365%; route: 17.801, 58.303%; tC2Q: 3.460, 11.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_14_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>16.954</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_2_s/I0</td>
</tr>
<tr>
<td>17.986</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_2_s/F</td>
</tr>
<tr>
<td>18.850</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_2_s0/I0</td>
</tr>
<tr>
<td>19.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_2_s0/F</td>
</tr>
<tr>
<td>23.063</td>
<td>3.180</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C37</td>
<td>ram1/data_data_10_2_s/AD[2]</td>
</tr>
<tr>
<td>23.322</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37</td>
<td style=" background: #97FFFF;">ram1/data_data_10_2_s/DO[0]</td>
</tr>
<tr>
<td>25.424</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>ram1/data_DOL_120_G[0]_s9/I1</td>
</tr>
<tr>
<td>26.456</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s9/F</td>
</tr>
<tr>
<td>26.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>ram1/data_DOL_120_G[0]_s4/I0</td>
</tr>
<tr>
<td>26.605</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s4/O</td>
</tr>
<tr>
<td>26.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>ram1/data_DOL_120_G[0]_s1/I1</td>
</tr>
<tr>
<td>26.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s1/O</td>
</tr>
<tr>
<td>26.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>ram1/data_DOL_120_G[0]_s0/I0</td>
</tr>
<tr>
<td>26.931</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_120_G[0]_s0/O</td>
</tr>
<tr>
<td>28.415</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>ram1/n50_s4/I1</td>
</tr>
<tr>
<td>29.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">ram1/n50_s4/F</td>
</tr>
<tr>
<td>31.964</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34</td>
<td style=" font-weight:bold;">ram1/data_data_14_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34</td>
<td>ram1/data_data_14_2_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34</td>
<td>ram1/data_data_14_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.271, 30.377%; route: 17.789, 58.286%; tC2Q: 3.460, 11.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_15_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.200</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/AD[1]</td>
</tr>
<tr>
<td>23.459</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" background: #97FFFF;">ram1/data_data_13_1_s/DO[1]</td>
</tr>
<tr>
<td>25.732</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s12/F</td>
</tr>
<tr>
<td>26.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>ram1/data_DOL_75_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s5/O</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>ram1/data_DOL_75_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.670</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s2/O</td>
</tr>
<tr>
<td>26.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.833</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>28.960</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>ram1/n53_s1/I1</td>
</tr>
<tr>
<td>29.782</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">ram1/n53_s1/F</td>
</tr>
<tr>
<td>31.929</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31</td>
<td style=" font-weight:bold;">ram1/data_data_15_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31</td>
<td>ram1/data_data_15_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31</td>
<td>ram1/data_data_15_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.776, 25.508%; route: 19.249, 63.143%; tC2Q: 3.460, 11.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>rom2/promx9_inst_15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram1/data_data_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>9</td>
<td>BSRAM_R28[13]</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
<tr>
<td>4.904</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">rom2/promx9_inst_15/DO[4]</td>
</tr>
<tr>
<td>9.431</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>rom2/mux_inst_94/I1</td>
</tr>
<tr>
<td>10.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_94/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>rom2/mux_inst_96/I1</td>
</tr>
<tr>
<td>11.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_96/O</td>
</tr>
<tr>
<td>11.573</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[3][B]</td>
<td>rom2/mux_inst_97/I1</td>
</tr>
<tr>
<td>12.395</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[3][B]</td>
<td style=" background: #97FFFF;">rom2/mux_inst_97/O</td>
</tr>
<tr>
<td>14.201</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s254/S0</td>
</tr>
<tr>
<td>14.638</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s254/O</td>
</tr>
<tr>
<td>14.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s248/I1</td>
</tr>
<tr>
<td>14.801</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s248/O</td>
</tr>
<tr>
<td>14.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_CL_s227/I1</td>
</tr>
<tr>
<td>14.964</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_CL_s227/O</td>
</tr>
<tr>
<td>15.795</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>cpu5_5/regfile_inst/registers[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>16.421</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">cpu5_5/regfile_inst/registers[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>17.280</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>cpu5_5/mux2_alu_inst/MUXALU_1_s/I0</td>
</tr>
<tr>
<td>17.906</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_alu_inst/MUXALU_1_s/F</td>
</tr>
<tr>
<td>19.233</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu5_5/mux2_addr_inst/AddrRAM_1_s0/I0</td>
</tr>
<tr>
<td>19.859</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>129</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu5_5/mux2_addr_inst/AddrRAM_1_s0/F</td>
</tr>
<tr>
<td>23.200</td>
<td>3.340</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C40</td>
<td>ram1/data_data_13_1_s/AD[1]</td>
</tr>
<tr>
<td>23.459</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40</td>
<td style=" background: #97FFFF;">ram1/data_data_13_1_s/DO[1]</td>
</tr>
<tr>
<td>25.732</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s12/I1</td>
</tr>
<tr>
<td>26.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s12/F</td>
</tr>
<tr>
<td>26.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>ram1/data_DOL_75_G[0]_s5/I1</td>
</tr>
<tr>
<td>26.507</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s5/O</td>
</tr>
<tr>
<td>26.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>ram1/data_DOL_75_G[0]_s2/I0</td>
</tr>
<tr>
<td>26.670</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s2/O</td>
</tr>
<tr>
<td>26.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>ram1/data_DOL_75_G[0]_s0/I1</td>
</tr>
<tr>
<td>26.833</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">ram1/data_DOL_75_G[0]_s0/O</td>
</tr>
<tr>
<td>28.960</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>ram1/n53_s1/I1</td>
</tr>
<tr>
<td>29.782</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">ram1/n53_s1/F</td>
</tr>
<tr>
<td>31.923</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32</td>
<td style=" font-weight:bold;">ram1/data_data_1_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32</td>
<td>ram1/data_data_1_1_s/CLK</td>
</tr>
<tr>
<td>21.400</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32</td>
<td>ram1/data_data_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.776, 25.513%; route: 19.243, 63.135%; tC2Q: 3.460, 11.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/clk_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/clk_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1002.296</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">clkdiv/clk_out_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>1003.310</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/CLK</td>
</tr>
<tr>
<td>1003.340</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clk_out_s1</td>
</tr>
<tr>
<td>1003.340</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.296, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/uc_inst/temp_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>cpu5_5/uc_inst/temp_8_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/uc_inst/temp_8_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s</td>
</tr>
<tr>
<td>1.385</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.465%; tC2Q: 0.333, 39.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/uc_inst/temp_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>cpu5_5/uc_inst/temp_8_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/uc_inst/temp_8_s0/Q</td>
</tr>
<tr>
<td>1.926</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0</td>
</tr>
<tr>
<td>1.385</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 63.414%; tC2Q: 0.333, 36.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/uc_inst/temp_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>cpu5_5/uc_inst/temp_8_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/uc_inst/temp_8_s0/Q</td>
</tr>
<tr>
<td>1.926</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_2_s</td>
</tr>
<tr>
<td>1.385</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 63.414%; tC2Q: 0.333, 36.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/uc_inst/temp_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>cpu5_5/uc_inst/temp_8_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/uc_inst/temp_8_s0/Q</td>
</tr>
<tr>
<td>1.926</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_0_s</td>
</tr>
<tr>
<td>1.385</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 63.414%; tC2Q: 0.333, 36.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>clkdiv/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>clkdiv/n49_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n49_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>clkdiv/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>clkdiv/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/interrupt_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/interrupt_inst/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>cpu5_5/interrupt_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">cpu5_5/interrupt_inst/count_1_s0/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>cpu5_5/interrupt_inst/n113_s1/I0</td>
</tr>
<tr>
<td>2.050</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/interrupt_inst/n113_s1/F</td>
</tr>
<tr>
<td>2.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">cpu5_5/interrupt_inst/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>cpu5_5/interrupt_inst/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>cpu5_5/interrupt_inst/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/pc_inst/ADDRout_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/pc_inst/ADDRout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cpu5_5/pc_inst/ADDRout_14_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_14_s0/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cpu5_5/pc_inst/n8_s3/I2</td>
</tr>
<tr>
<td>2.050</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/pc_inst/n8_s3/F</td>
</tr>
<tr>
<td>2.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cpu5_5/pc_inst/ADDRout_14_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cpu5_5/pc_inst/ADDRout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/interrupt_inst/Q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/interrupt_inst/Q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>cpu5_5/interrupt_inst/Q_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/interrupt_inst/Q_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>cpu5_5/interrupt_inst/n17_s1/I0</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">cpu5_5/interrupt_inst/n17_s1/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/interrupt_inst/Q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>cpu5_5/interrupt_inst/Q_s0/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>cpu5_5/interrupt_inst/Q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/pc_inst/ADDRout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/pc_inst/ADDRout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>cpu5_5/pc_inst/ADDRout_1_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_1_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>cpu5_5/pc_inst/n21_s3/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">cpu5_5/pc_inst/n21_s3/F</td>
</tr>
<tr>
<td>2.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>cpu5_5/pc_inst/ADDRout_1_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>cpu5_5/pc_inst/ADDRout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/pc_inst/ADDRout_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/pc_inst/ADDRout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>cpu5_5/pc_inst/ADDRout_13_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_13_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>cpu5_5/pc_inst/n9_s3/I1</td>
</tr>
<tr>
<td>2.056</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">cpu5_5/pc_inst/n9_s3/F</td>
</tr>
<tr>
<td>2.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>cpu5_5/pc_inst/ADDRout_13_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>cpu5_5/pc_inst/ADDRout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/pc_inst/ADDRout_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/pc_inst/ADDRout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>cpu5_5/pc_inst/ADDRout_10_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_10_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>cpu5_5/pc_inst/n12_s3/I3</td>
</tr>
<tr>
<td>2.058</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">cpu5_5/pc_inst/n12_s3/F</td>
</tr>
<tr>
<td>2.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>cpu5_5/pc_inst/ADDRout_10_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>cpu5_5/pc_inst/ADDRout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>clkdiv/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>clkdiv/n47_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n47_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>clkdiv/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>clkdiv/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>clkdiv/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>clkdiv/n43_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n43_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>clkdiv/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>clkdiv/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>clkdiv/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>clkdiv/n41_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n41_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>clkdiv/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>clkdiv/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>clkdiv/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_12_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>clkdiv/n37_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n37_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>clkdiv/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>clkdiv/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>clkdiv/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>clkdiv/n35_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n35_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>clkdiv/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>clkdiv/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>clkdiv/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_18_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td>clkdiv/n31_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n31_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>clkdiv/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>clkdiv/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>clkdiv/cnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_20_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>clkdiv/n29_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n29_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">clkdiv/cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>clkdiv/cnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>clkdiv/cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/uc_inst/temp_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>cpu5_5/uc_inst/temp_8_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/uc_inst/temp_8_s0/Q</td>
</tr>
<tr>
<td>2.122</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
<tr>
<td>1.385</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>cpu5_5/regfile_inst/registers[0]_registers[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.774, 69.885%; tC2Q: 0.333, 30.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>clkdiv/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">clkdiv/cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][B]</td>
<td>clkdiv/n48_s/I0</td>
</tr>
<tr>
<td>4.164</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n48_s/SUM</td>
</tr>
<tr>
<td>4.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">clkdiv/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>IOR17[A]</td>
<td>clk_xtal_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>clkdiv/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>clkdiv/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/pc_inst/ADDRout_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/pc_inst/ADDRout_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_15_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C13[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_15_s0/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>cpu5_5/pc_inst/n7_s2/I3</td>
</tr>
<tr>
<td>2.234</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" background: #97FFFF;">cpu5_5/pc_inst/n7_s2/F</td>
</tr>
<tr>
<td>2.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_15_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/pc_inst/ADDRout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/pc_inst/ADDRout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_4_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R13C13[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_4_s0/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>cpu5_5/pc_inst/n18_s3/I0</td>
</tr>
<tr>
<td>2.240</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td style=" background: #97FFFF;">cpu5_5/pc_inst/n18_s3/F</td>
</tr>
<tr>
<td>2.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_4_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.943%; route: 0.008, 0.921%; tC2Q: 0.333, 37.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/pc_inst/ADDRout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/pc_inst/ADDRout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n13_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_8_s0/CLK</td>
</tr>
<tr>
<td>1.675</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_8_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>cpu5_5/pc_inst/n14_s5/I0</td>
</tr>
<tr>
<td>2.243</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">cpu5_5/pc_inst/n14_s5/F</td>
</tr>
<tr>
<td>2.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">cpu5_5/pc_inst/ADDRout_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_8_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>cpu5_5/pc_inst/ADDRout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.700%; route: 0.012, 1.310%; tC2Q: 0.333, 36.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu5_5/interrupt_inst/Q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu5_5/interrupt_inst/intSTOP_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n13_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>R11C14[1][A]</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>cpu5_5/interrupt_inst/Q_s0/CLK</td>
</tr>
<tr>
<td>1.348</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/interrupt_inst/Q_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">cpu5_5/interrupt_inst/intSTOP_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n13_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>R9C17[0][A]</td>
<td>n13_s2/F</td>
</tr>
<tr>
<td>1.342</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>cpu5_5/interrupt_inst/intSTOP_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu5_5/interrupt_inst/intSTOP_s0</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>cpu5_5/interrupt_inst/intSTOP_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.015, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 74.257%; tC2Q: 0.333, 25.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.342, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu5_5/uc_inst/temp_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>cpu5_5/uc_inst/temp_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>cpu5_5/uc_inst/temp_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu5_5/uc_inst/temp_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>cpu5_5/uc_inst/temp_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>cpu5_5/uc_inst/temp_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_6/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_14</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_14/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_14/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_18</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_18/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_18/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_20/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_20/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_21/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_21/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_19</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_19/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_19/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_15</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_15/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rom2/promx9_inst_16</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>12.048</td>
<td>2.048</td>
<td>tNET</td>
<td>FF</td>
<td>rom2/promx9_inst_16/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/clk_out_s1/Q</td>
</tr>
<tr>
<td>21.015</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>rom2/promx9_inst_16/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>145</td>
<td>AddrRAM[7]</td>
<td>-9.237</td>
<td>3.019</td>
</tr>
<tr>
<td>130</td>
<td>AddrRAM[0]</td>
<td>-3.672</td>
<td>3.736</td>
</tr>
<tr>
<td>129</td>
<td>AddrRAM[1]</td>
<td>-3.335</td>
<td>3.359</td>
</tr>
<tr>
<td>129</td>
<td>AddrRAM[2]</td>
<td>-5.365</td>
<td>3.180</td>
</tr>
<tr>
<td>129</td>
<td>AddrRAM[3]</td>
<td>-5.009</td>
<td>3.393</td>
</tr>
<tr>
<td>108</td>
<td>dff_q_2</td>
<td>-5.468</td>
<td>2.398</td>
</tr>
<tr>
<td>106</td>
<td>clk_d</td>
<td>-11.677</td>
<td>2.362</td>
</tr>
<tr>
<td>81</td>
<td>AddrRAM[6]</td>
<td>-8.499</td>
<td>2.811</td>
</tr>
<tr>
<td>75</td>
<td>n13_6</td>
<td>-1.647</td>
<td>3.450</td>
</tr>
<tr>
<td>63</td>
<td>OPalu[0]</td>
<td>8.079</td>
<td>2.473</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C18</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C19</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C13</td>
<td>77.78%</td>
</tr>
<tr>
<td>R12C20</td>
<td>77.78%</td>
</tr>
<tr>
<td>R11C13</td>
<td>76.39%</td>
</tr>
<tr>
<td>R13C18</td>
<td>73.61%</td>
</tr>
<tr>
<td>R16C18</td>
<td>70.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name xtal -period 37.037 -waveform {0 18.518} [get_ports {clk_xtal}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
