INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:13:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.046ns  (required time - arrival time)
  Source:                 buffer218/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer42/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.861ns (15.674%)  route 4.632ns (84.326%))
  Logic Levels:           13  (LUT3=2 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2948, unset)         0.508     0.508    buffer218/control/clk
                         FDRE                                         r  buffer218/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer218/control/outputValid_reg/Q
                         net (fo=32, unplaced)        0.459     1.193    buffer218/control/outputValid_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.312 f  buffer218/control/fullReg_i_6__3/O
                         net (fo=2, unplaced)         0.716     2.028    buffer184/fifo/dataReg_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.071 f  buffer184/fifo/fullReg_i_2__30/O
                         net (fo=10, unplaced)        0.265     2.336    control_merge5/tehb/control/cond_br33_trueOut_valid
                         LUT5 (Prop_lut5_I1_O)        0.043     2.379 f  control_merge5/tehb/control/transmitValue_i_4__16/O
                         net (fo=4, unplaced)         0.401     2.780    control_merge5/tehb/control/transmitValue_i_4__16_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     2.823 f  control_merge5/tehb/control/transmitValue_i_10__3/O
                         net (fo=1, unplaced)         0.244     3.067    fork30/control/generateBlocks[6].regblock/branch_ready__1
                         LUT5 (Prop_lut5_I3_O)        0.043     3.110 r  fork30/control/generateBlocks[6].regblock/transmitValue_i_7__1/O
                         net (fo=1, unplaced)         0.377     3.487    buffer114/control/transmitValue_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     3.530 r  buffer114/control/transmitValue_i_3__49/O
                         net (fo=14, unplaced)        0.295     3.825    fork29/control/generateBlocks[1].regblock/transmitValue_reg_1
                         LUT4 (Prop_lut4_I1_O)        0.043     3.868 f  fork29/control/generateBlocks[1].regblock/outputValid_i_3__24/O
                         net (fo=6, unplaced)         0.276     4.144    fork29/control/generateBlocks[1].regblock/outputValid_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     4.187 f  fork29/control/generateBlocks[1].regblock/transmitValue_i_6__5/O
                         net (fo=2, unplaced)         0.255     4.442    buffer72/control/branch_ready__2
                         LUT6 (Prop_lut6_I3_O)        0.043     4.485 f  buffer72/control/transmitValue_i_2__35/O
                         net (fo=5, unplaced)         0.272     4.757    fork25/control/generateBlocks[1].regblock/buffer65_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     4.800 r  fork25/control/generateBlocks[1].regblock/transmitValue_i_6__0/O
                         net (fo=3, unplaced)         0.240     5.040    fork25/control/generateBlocks[1].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.083 f  fork25/control/generateBlocks[1].regblock/outputValid_i_2__8/O
                         net (fo=8, unplaced)         0.282     5.365    fork24/control/generateBlocks[0].regblock/buffer60_outs_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     5.408 r  fork24/control/generateBlocks[0].regblock/fullReg_i_3__8/O
                         net (fo=6, unplaced)         0.276     5.684    fork12/control/generateBlocks[1].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     5.727 r  fork12/control/generateBlocks[1].regblock/dataReg[4]_i_1__8/O
                         net (fo=5, unplaced)         0.274     6.001    buffer42/E[0]
                         FDRE                                         r  buffer42/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2948, unset)         0.483     3.183    buffer42/clk
                         FDRE                                         r  buffer42/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     2.955    buffer42/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.955    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                 -3.046    




