
---------- Begin Simulation Statistics ----------
final_tick                                98182070000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    503                       # Simulator instruction rate (inst/s)
host_mem_usage                               26401868                       # Number of bytes of host memory used
host_op_rate                                      517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130907.20                       # Real time elapsed on the host
host_tick_rate                                 374994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65900625                       # Number of instructions simulated
sim_ops                                      67718627                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049089                       # Number of seconds simulated
sim_ticks                                 49089475000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.416990                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  192950                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               266443                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3830                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18641                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            228789                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37185                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8426                       # Number of indirect misses.
system.cpu.branchPred.lookups                  428243                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73801                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4931                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2371057                       # Number of instructions committed
system.cpu.committedOps                       2684165                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.163110                       # CPI: cycles per instruction
system.cpu.discardedOps                         55832                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1271804                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            657222                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           303351                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6509271                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240205                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3831                       # number of quiesce instructions executed
system.cpu.numCycles                          9870970                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3831                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1488791     55.47%     55.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8446      0.31%     55.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                 718607     26.77%     82.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                468321     17.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2684165                       # Class of committed instruction
system.cpu.quiesceCycles                     68672190                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3361699                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1688290                       # Transaction distribution
system.membus.trans_dist::ReadResp            1691733                       # Transaction distribution
system.membus.trans_dist::WriteReq             917528                       # Transaction distribution
system.membus.trans_dist::WriteResp            917528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2979                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1877                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1576                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1577                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3208                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        91800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5134182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5134182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5226539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       494272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85573                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       613529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    164292548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    164292548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164921629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2614038                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003960                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2613997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      41      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2614038                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6796374365                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78458500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              577765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15148375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           70005263                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10353628652                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1218750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1923584                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1923584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3557961                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3557961                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61916                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       229616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10330112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10514432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3526                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3526                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10963090                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85573                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3673016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5639096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    165281792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    168230912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    174503433                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18525865625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         12038740                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          750                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15042919405                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9331017000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4005095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20025474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3003821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4005095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31039485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4005095                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3003821                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7008916                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4005095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20025474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7008916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7008916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38048400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56332                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203788                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1763                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149219                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3003821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7008916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10012737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3003821                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1147537                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4151358                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3003821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10012737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1147537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14164095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1684407                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1684399                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       882688                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       882688                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        53368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5072896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1774                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5134182                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1706936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    162332672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    164292548                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3149173                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3149173    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3149173                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7349547865                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9304644000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100139456                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24232048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1965175631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     34710821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40050948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2039937400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40050948                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40112061                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80163008                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2005226579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74822882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40050948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2120100408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     54591488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    201850880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110690304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    191299584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1705984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38133760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3459072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23611392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36045853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2963770136                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1112081317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4111897306                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1642088859                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2254868360                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3896957219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36045853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4605858995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3366949677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8008854525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          243                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           41                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          284                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       316809                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        53453                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         370263                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       316809                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       316809                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       316809                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        53453                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        370263                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107741184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         303552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          108104132                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       190656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1703936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     54591488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56682688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1683456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1689143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2979                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        26624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       852992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             885667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2194791939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1148841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6183647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2202185540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3883847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     34710821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1112081317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4005095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1154681080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3883847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     34771934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3306873255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4005095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1148841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6183647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3356866620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     26684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2535065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2448                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3040199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             940984                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1689150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     885667                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1689150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   885667                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1385                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             55330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             55365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             55349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            55337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            55350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55236914640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8438820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99540719640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32727.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58977.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3187                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1573937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  823803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1689147                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               885667                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1481461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 149123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.398673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.274195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.132382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4944      2.81%      2.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4126      2.35%      5.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2344      1.33%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3250      1.85%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3416      1.94%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2319      1.32%     11.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2306      1.31%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3399      1.93%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149594     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175698                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     689.451389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1075.507020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1595     65.16%     65.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.12%     65.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            8      0.33%     65.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.12%     65.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     65.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     65.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.08%     65.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          247     10.09%     76.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.20%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.08%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          420     17.16%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.08%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           84      3.43%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      0.25%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           63      2.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     361.794526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     73.733422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    475.740630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1538     62.83%     62.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      1.76%     64.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      0.69%     65.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.04%     65.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.20%     65.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.41%     65.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     66.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     66.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     66.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     66.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     66.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.06%     67.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          799     32.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2448                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108016896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   88640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56683072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               108104580                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56682688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2200.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1154.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2202.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1154.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49089372625                       # Total gap between requests
system.mem_ctrls.avgGap                      19065.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    107652672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56780                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       303424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       192256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1703936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     54590272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61112.896399890196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2192988863.702453613281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1156663.419195255265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6181039.825746761635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3916440.336752430070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 34710821.413347765803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1112056545.725942373276                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4005094.778463203926                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1683456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4743                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2979                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        26624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       852992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3198440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99134513230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    206165680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    196842290                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58068922225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  18453546565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 885045211910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5851207120                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53307.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58887.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    231386.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41501.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19492756.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    693116.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1037577.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1904689.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86695265.924995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60510391.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3069626231.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1230864051.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     469934986.499900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     836056246.612395                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     344301987.000011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6097989160.237727                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        124.221927                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17688487970                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2655450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28746129440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11203785.336727                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    46607627.333836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3831    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       198500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55260368375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42921701625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       900304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           900304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       900304                       # number of overall hits
system.cpu.icache.overall_hits::total          900304                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10555000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10555000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10555000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10555000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       900547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       900547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       900547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       900547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000270                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000270                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000270                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000270                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.213992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.213992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.213992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.213992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10169875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10169875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10169875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10169875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.337449                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.337449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.337449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.337449                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       900304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          900304                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10555000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10555000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       900547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       900547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.213992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.213992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10169875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10169875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.337449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.337449                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.611615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2962213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                71                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41721.309859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.611615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1801337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1801337                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1151220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1151220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1151220                       # number of overall hits
system.cpu.dcache.overall_hits::total         1151220                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6228                       # number of overall misses
system.cpu.dcache.overall_misses::total          6228                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    463721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    463721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    463721000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    463721000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1157448                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1157448                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1157448                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1157448                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005381                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005381                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74457.450225                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74457.450225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74457.450225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74457.450225                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2979                       # number of writebacks
system.cpu.dcache.writebacks::total              2979                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354389625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354389625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354389625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354389625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84419000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84419000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74078.098871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74078.098871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74078.098871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74078.098871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2180.073858                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2180.073858                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       721588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          721588                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    244042875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    244042875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       724800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       724800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75978.479141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75978.479141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238835750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238835750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84419000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84419000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74450.046758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74450.046758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.664435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.664435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       429632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         429632                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    219678125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    219678125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       432648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       432648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72837.574602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72837.574602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34840                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34840                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    115553875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    115553875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73320.986675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73320.986675                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.477325                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4634577                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4634577                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98182070000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                98183295625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    503                       # Simulator instruction rate (inst/s)
host_mem_usage                               26401868                       # Number of bytes of host memory used
host_op_rate                                      517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130908.52                       # Real time elapsed on the host
host_tick_rate                                 375000                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65902118                       # Number of instructions simulated
sim_ops                                      67720471                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049091                       # Number of seconds simulated
sim_ticks                                 49090700625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.405088                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  193024                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               266589                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3830                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18658                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            228831                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37185                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8426                       # Number of indirect misses.
system.cpu.branchPred.lookups                  428484                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73874                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4931                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2372550                       # Number of instructions committed
system.cpu.committedOps                       2686009                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.161316                       # CPI: cycles per instruction
system.cpu.discardedOps                         55879                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1272744                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            657628                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           303496                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6509455                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240309                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3831                       # number of quiesce instructions executed
system.cpu.numCycles                          9872931                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3831                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1489855     55.47%     55.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8446      0.31%     55.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                 719035     26.77%     82.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                468672     17.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2686009                       # Class of committed instruction
system.cpu.quiesceCycles                     68672190                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3363476                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9892                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1688401                       # Transaction distribution
system.membus.trans_dist::ReadResp            1691846                       # Transaction distribution
system.membus.trans_dist::WriteReq             917528                       # Transaction distribution
system.membus.trans_dist::WriteResp            917528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2980                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1877                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1576                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1577                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3209                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        91803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5134404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5134404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5226766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       494400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85573                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       613657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    164299652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    164299652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164928925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2614151                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003960                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2614110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      41      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2614151                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6796491990                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78458500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              578890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15148375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           70011048                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10354231792                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1223750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1923584                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1923584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3558182                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3558181                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61916                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       229616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10330112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10514432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3967                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3967                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10963531                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85573                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3673016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5639096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    165281792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    168230912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    174510505                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18526638625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         12039181                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          750                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15043582405                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9331237000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4004995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20024974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3003746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4004995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31038710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4004995                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3003746                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7008741                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4004995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20024974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7008741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7008741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38047450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63404                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       210860                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1984                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149440                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3003746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7008741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10012487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3003746                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1291568                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4295315                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3003746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10012487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1291568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14307801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1684518                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1684510                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       882688                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       882688                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        53368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5072896                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1996                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5134404                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1706936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    162332672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    164299652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3149284                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3149284    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3149284                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7349658865                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9305199000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1703936                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100139456                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        53248                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24232048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1965126567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     34709955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40049948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2039886470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40049948                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40111059                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80161007                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2005176515                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74821014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40049948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2120047477                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     54591488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    201850880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110690304                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    191299584                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1705984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38133760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3459072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23611392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36044953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2963696141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1112053552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4111794646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1642047862                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2254812064                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3896859926                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36044953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4605744003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3366865616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8008654572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          244                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           41                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          285                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       318105                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        53452                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         371557                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       318105                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       318105                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       318105                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        53452                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        371557                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107741184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         303616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          108111428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       190720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1703936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     54591488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56682752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1683456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1689257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2980                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        26624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       852992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             885668                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2194737142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1296131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6184797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2202279182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3885054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     34709955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1112053552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4004995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1154653555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3885054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     34771066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3306790694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4004995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1296131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6184797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3356932737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     26684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2535065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2448                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3040405                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             940984                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1689262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     885668                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1689262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   885668                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1385                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            105502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            105511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            105470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            105431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             55330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             55365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             55349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            55337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            55350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55240105805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8439385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99546877055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32727.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58977.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3187                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1574042                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  823803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1689259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               885668                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1481555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 149123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.401630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.279398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.128853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4944      2.81%      2.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4126      2.35%      5.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2344      1.33%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3250      1.85%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3416      1.94%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2319      1.32%     11.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2306      1.31%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3399      1.93%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149600     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     689.451389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1075.507020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1595     65.16%     65.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.12%     65.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            8      0.33%     65.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.12%     65.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     65.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.08%     65.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.08%     65.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          247     10.09%     76.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.20%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.08%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          420     17.16%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.08%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           84      3.43%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      0.25%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           63      2.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     361.794526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     73.733422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    475.740630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1538     62.83%     62.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      1.76%     64.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      0.69%     65.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.04%     65.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.20%     65.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.41%     65.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     66.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     66.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     66.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     66.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     66.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.06%     67.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          799     32.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2448                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              108024128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   88640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56683072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               108111748                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56682752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2200.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1154.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2202.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1154.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49090748625                       # Total gap between requests
system.mem_ctrls.avgGap                      19064.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    107652672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        63948                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       303488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       192256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1703936                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     54590272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61111.370622244001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2192934112.355623245239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1302649.976183752995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6182189.215801195242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3916342.556783380918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 34709954.804194651544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1112028781.520369768143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4004994.785099382978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1683456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2980                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        26624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       852992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3198440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99134513230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    212272880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    196892505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58068922225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  18453546565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 885045211910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5851207120                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53307.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58887.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    211849.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41503.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19486215.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    693116.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1037577.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1904689.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86699213.324995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60512457.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3069835387.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1230864051.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     469934986.499900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     836089392.149895                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     344301987.000011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6098237475.825227                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        124.223884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17688487970                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2655450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28747355065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11203785.336727                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    46607627.333836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3831    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       198500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3831                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55261594000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42921701625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       900783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           900783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       900783                       # number of overall hits
system.cpu.icache.overall_hits::total          900783                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          244                       # number of overall misses
system.cpu.icache.overall_misses::total           244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10598125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10598125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10598125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10598125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       901027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       901027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       901027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       901027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.938525                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.938525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.938525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.938525                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          244                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          244                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10211250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10211250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10211250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10211250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41849.385246                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41849.385246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41849.385246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41849.385246                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       900783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          900783                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10598125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10598125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       901027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       901027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.938525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.938525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10211250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10211250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41849.385246                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41849.385246                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           360.611723                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14831435                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               436                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34017.052752                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   360.611723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.704320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.704320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1802298                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1802298                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1152014                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1152014                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1152014                       # number of overall hits
system.cpu.dcache.overall_hits::total         1152014                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6229                       # number of overall misses
system.cpu.dcache.overall_misses::total          6229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    463805375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    463805375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    463805375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    463805375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1158243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1158243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1158243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1158243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005378                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005378                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74459.042382                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74459.042382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74459.042382                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74459.042382                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2980                       # number of writebacks
system.cpu.dcache.writebacks::total              2980                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38723                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354472250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354472250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354472250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354472250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84419000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84419000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004131                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74079.885057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74079.885057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74079.885057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74079.885057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2180.073858                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2180.073858                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4786                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       722031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          722031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    244127250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    244127250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       725244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       725244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75981.092437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75981.092437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3883                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238918375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238918375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84419000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84419000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74452.594266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74452.594266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.664435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.664435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       429983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         429983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    219678125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    219678125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       432999                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       432999                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72837.574602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72837.574602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34840                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34840                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    115553875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    115553875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73320.986675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73320.986675                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1159137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            218.787656                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4637758                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4637758                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98183295625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
