Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jan 10 17:18:57 2018
| Host         : pc-b043a-10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file dsed_audio_control_sets_placed.rpt
| Design       : dsed_audio
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |              50 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |             113 |           49 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------+------------------+------------------+----------------+
|      Clock Signal     |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------------+------------------+------------------+----------------+
|  CLK_12/inst/clk_out1 | AUD_INT/EN_4/counter[0]_i_1_n_0        | reset_IBUF       |                1 |              1 |
|  CLK_12/inst/clk_out1 | FIR/CONTR/sample_out_fir_vec_reg[0][0] | reset_IBUF       |                4 |              8 |
|  CLK_12/inst/clk_out1 | AUD_INT/FSMD/dato1_1                   | reset_IBUF       |                3 |              8 |
|  CLK_12/inst/clk_out1 | AUD_INT/FSMD/dato2_0                   | reset_IBUF       |                4 |              8 |
|  CLK_12/inst/clk_out1 | AUD_INT/FSMD/sample_out_aux            | reset_IBUF       |                2 |              8 |
|  CLK_12/inst/clk_out1 | CONTR/E[0]                             | reset_IBUF       |                8 |             10 |
|  CLK_12/inst/clk_out1 | CONTR/state0                           | reset_IBUF       |                7 |             11 |
|  CLK_12/inst/clk_out1 |                                        |                  |                8 |             14 |
|  CLK_12/inst/clk_out1 | CONTR/direccion_RAM_reg[18]_i_1_n_0    | reset_IBUF       |                5 |             19 |
|  CLK_12/inst/clk_out1 | CONTR/direccion_max[18]_i_1_n_0        |                  |                6 |             19 |
|  CLK_12/inst/clk_out1 | FIR/CONTR/E[0]                         | reset_IBUF       |               15 |             40 |
|  CLK_12/inst/clk_out1 |                                        | reset_IBUF       |               25 |             50 |
+-----------------------+----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     4 |
| 10     |                     1 |
| 11     |                     1 |
| 14     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


