Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Apr 25 09:50:47 2022
| Host         : PC-095 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: embedded_kcpsm6_i/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.227        0.000                      0                  699        0.111        0.000                      0                  699        8.750        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                11.227        0.000                      0                  699        0.111        0.000                      0                  699        8.750        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.227ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dp_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.196ns (38.602%)  route 5.083ns (61.398%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.726    12.645    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.342    12.987 r  embedded_kcpsm6_i/processor/dp_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.633    dp_reg
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[0]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y44         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                 11.227    

Slack (MET) :             11.227ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dp_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.196ns (38.602%)  route 5.083ns (61.398%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.726    12.645    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.342    12.987 r  embedded_kcpsm6_i/processor/dp_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.633    dp_reg
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[1]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y44         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                 11.227    

Slack (MET) :             11.227ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dp_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.196ns (38.602%)  route 5.083ns (61.398%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.726    12.645    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.342    12.987 r  embedded_kcpsm6_i/processor/dp_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.633    dp_reg
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[2]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y44         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                 11.227    

Slack (MET) :             11.227ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dp_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.196ns (38.602%)  route 5.083ns (61.398%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.726    12.645    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.342    12.987 r  embedded_kcpsm6_i/processor/dp_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.633    dp_reg
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  dp_reg_reg[3]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y44         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                 11.227    

Slack (MET) :             11.353ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_2_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 3.196ns (39.199%)  route 4.957ns (60.801%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.600    12.518    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.342    12.860 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.507    dig_2_reg
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[0]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dig_2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 11.353    

Slack (MET) :             11.353ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_2_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 3.196ns (39.199%)  route 4.957ns (60.801%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.600    12.518    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.342    12.860 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.507    dig_2_reg
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[1]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dig_2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 11.353    

Slack (MET) :             11.353ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_2_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 3.196ns (39.199%)  route 4.957ns (60.801%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.600    12.518    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.342    12.860 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.507    dig_2_reg
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[2]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dig_2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 11.353    

Slack (MET) :             11.353ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dig_2_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 3.196ns (39.199%)  route 4.957ns (60.801%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.600    12.518    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.342    12.860 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_1/O
                         net (fo=4, routed)           0.646    13.507    dig_2_reg
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  dig_2_reg_reg[3]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y43         FDRE (Setup_fdre_C_CE)      -0.407    24.860    dig_2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.860    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 11.353    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ID_PWM_REF_5_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 3.202ns (38.821%)  route 5.046ns (61.179%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.726    12.645    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.348    12.993 r  embedded_kcpsm6_i/processor/ID_PWM_REF_5_s[7]_i_1/O
                         net (fo=8, routed)           0.609    13.602    ID_PWM_REF_5_s
    SLICE_X41Y46         FDRE                                         r  ID_PWM_REF_5_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  ID_PWM_REF_5_s_reg[0]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205    25.062    ID_PWM_REF_5_s_reg[0]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ID_PWM_REF_5_s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 3.202ns (38.821%)  route 5.046ns (61.179%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.719     5.354    embedded_kcpsm6_i/program_rom/CLK_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.808 r  embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/DOADO[4]
                         net (fo=14, routed)          1.766     9.574    embedded_kcpsm6_i/processor/upper_reg_banks/ADDRA0
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.698 f  embedded_kcpsm6_i/processor/upper_reg_banks/RAMA_D1/O
                         net (fo=3, routed)           0.962    10.660    embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/I2
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.784 f  embedded_kcpsm6_i/processor/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=21, routed)          0.982    11.767    embedded_kcpsm6_i/processor/port_id[5]
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.152    11.919 r  embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2/O
                         net (fo=8, routed)           0.726    12.645    embedded_kcpsm6_i/processor/dig_2_reg[3]_i_2_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.348    12.993 r  embedded_kcpsm6_i/processor/ID_PWM_REF_5_s[7]_i_1/O
                         net (fo=8, routed)           0.609    13.602    ID_PWM_REF_5_s
    SLICE_X41Y46         FDRE                                         r  ID_PWM_REF_5_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.579    24.937    CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  ID_PWM_REF_5_s_reg[1]/C
                         clock pessimism              0.391    25.328    
                         clock uncertainty           -0.061    25.267    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205    25.062    ID_PWM_REF_5_s_reg[1]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                 11.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMD32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.589     1.467    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  embedded_kcpsm6_i/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.905    embedded_kcpsm6_i/processor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.794    embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 embedded_kcpsm6_i/processor/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.590     1.468    embedded_kcpsm6_i/processor/CLK_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  embedded_kcpsm6_i/processor/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  embedded_kcpsm6_i/processor/address_loop[3].pc_flop/Q
                         net (fo=4, routed)           0.126     1.735    embedded_kcpsm6_i/processor/stack_ram_low/DID1
    SLICE_X38Y38         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    embedded_kcpsm6_i/processor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMS32                                       r  embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y38         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.605    embedded_kcpsm6_i/processor/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.513%)  route 0.310ns (62.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.594     1.472    seg_disp_driver_i/clk
    SLICE_X43Y44         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=12, routed)          0.310     1.923    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.968 r  seg_disp_driver_i/disp_dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.968    seg_disp_driver_i/disp_dig_s[1]
    SLICE_X43Y51         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.859     1.984    seg_disp_driver_i/clk
    SLICE_X43Y51         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.091     1.828    seg_disp_driver_i/disp_dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_l/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     embedded_kcpsm6_i/program_rom/ram_4k_generate.akv7.kcpsm6_rom_h/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46    ID_PWM_REF_0_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46    ID_PWM_REF_0_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46    ID_PWM_REF_0_s_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46    ID_PWM_REF_0_s_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46    ID_PWM_REF_0_s_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46    ID_PWM_REF_0_s_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y46    ID_PWM_REF_0_s_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y38    embedded_kcpsm6_i/processor/stack_ram_low/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y38    embedded_kcpsm6_i/processor/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y40    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y40    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y39    embedded_kcpsm6_i/processor/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y40    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y40    embedded_kcpsm6_i/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK



