HelpInfo,C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FIFO_CDC_test.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/60||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo_cdc_test.rtl.||FIFO_CDC_test.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/61||FIFO_CDC_test.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||FIFO_CDC_test.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/62||OSC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||FIFO_CDC_test.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/63||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||FIFO_CDC_test.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/64||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||FIFO_CDC_test.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/68||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||FIFO_CDC_test.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/69||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||FIFO_CDC_test.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/70||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||FIFO_CDC_test.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/71||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||FIFO_CDC_test.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/72||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.||FIFO_CDC_test.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/75||LED_inverter_dimmer.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_inverter_dimmer.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo_write_test.architecture_fifo_write_test.||FIFO_CDC_test.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/78||fifo_write_test.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_write_test.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo_read_test.architecture_fifo_read_test.||FIFO_CDC_test.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/81||fifo_read_test.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/24
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FIFO_CDC_test.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/82||fifo_read_test.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/67
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||FIFO_CDC_test.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/83||fifo_read_test.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/50
Implementation;Synthesis||CG290||@W:Referenced variable bytes is not in sensitivity list.||FIFO_CDC_test.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/84||fifo_read_test.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/54
Implementation;Synthesis||CG290||@W:Referenced variable counter is not in sensitivity list.||FIFO_CDC_test.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/85||fifo_read_test.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo_cdc.architecture_fifo_cdc.||FIFO_CDC_test.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/90||FIFO_CDC.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/26
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FIFO_CDC_test.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/91||FIFO_CDC.vhd(418);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/418
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FIFO_CDC_test.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/92||FIFO_CDC.vhd(548);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/548
Implementation;Synthesis||CD638||@W:Signal int_on is undriven. Either assign the signal a value or remove the signal declaration.||FIFO_CDC_test.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/93||FIFO_CDC.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/66
Implementation;Synthesis||CD638||@W:Signal mst_on is undriven. Either assign the signal a value or remove the signal declaration.||FIFO_CDC_test.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/94||FIFO_CDC.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/67
Implementation;Synthesis||CD630||@N: Synthesizing work.gray_code_counter.architecture_gray_code_counter.||FIFO_CDC_test.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/95||Gray_Code_Counter.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gray_Code_Counter.vhd'/linenumber/27
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo_cdc_lsram.architecture_fifo_cdc_lsram.||FIFO_CDC_test.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/98||FIFO_CDC_LSRAM.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC_LSRAM.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram1k18.syn_black_box.||FIFO_CDC_test.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/99||smartfusion2.vhd(588);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/588
Implementation;Synthesis||CL169||@W:Pruning unused register p_W_sync.W_raddr_next_0_2(10 downto 0). Make sure that there are no unused intermediate registers.||FIFO_CDC_test.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/105||FIFO_CDC.vhd(321);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/321
Implementation;Synthesis||CL169||@W:Pruning unused register p_W_sync.W_raddr_next_1_2(10 downto 0). Make sure that there are no unused intermediate registers.||FIFO_CDC_test.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/106||FIFO_CDC.vhd(321);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/321
Implementation;Synthesis||CL169||@W:Pruning unused register BYTES_sig_3(1 downto 0). Make sure that there are no unused intermediate registers.||FIFO_CDC_test.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/107||FIFO_CDC.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/282
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||FIFO_CDC_test.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/108||FCCC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||FIFO_CDC_test.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/109||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||FIFO_CDC_test.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/110||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||FIFO_CDC_test.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/112||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||FIFO_CDC_test.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/114||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||FIFO_CDC_test.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/116||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register states.||FIFO_CDC_test.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/130||fifo_read_test.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/106
Implementation;Synthesis||CL159||@N: Input XTL is unused.||FIFO_CDC_test.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/140||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist FIFO_CDC_test ||FIFO_CDC_test.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/269||null;null
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 ||FIFO_CDC_test.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/273||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\fifo_cdc_test\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 ||FIFO_CDC_test.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/274||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\fifo_cdc_test\synthesis.fdc'/linenumber/9
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FIFO_CDC_test.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/305||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.||FIFO_CDC_test.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/317||fifo_read_test.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/106
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_cck.rpt" .||FIFO_CDC_test.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/321||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFO_CDC_test(rtl) instance fifo_write_test_0.counter[31:0] ||FIFO_CDC_test.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/382||fifo_write_test.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_write_test.vhd'/linenumber/40
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un22_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))||FIFO_CDC_test.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/383||fifo_cdc.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/422
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un24_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))||FIFO_CDC_test.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/384||fifo_cdc.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/422
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un8_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))||FIFO_CDC_test.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/385||fifo_cdc.vhd(509);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/509
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un10_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))||FIFO_CDC_test.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/386||fifo_cdc.vhd(509);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/509
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))||FIFO_CDC_test.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/387||fifo_cdc.vhd(530);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/530
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))||FIFO_CDC_test.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/388||fifo_cdc.vhd(530);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFO_CDC.vhd'/linenumber/530
Implementation;Synthesis||MO231||@N: Found counter in view:work.Gray_Code_Counter_0(architecture_gray_code_counter) instance bin_cntr[10:0] ||FIFO_CDC_test.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/389||gray_code_counter.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gray_Code_Counter.vhd'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.Gray_Code_Counter_1(architecture_gray_code_counter) instance bin_cntr[10:0] ||FIFO_CDC_test.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/390||gray_code_counter.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Gray_Code_Counter.vhd'/linenumber/50
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.||FIFO_CDC_test.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/397||fifo_read_test.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/106
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_read_test(architecture_fifo_read_test) instance counter[31:0] ||FIFO_CDC_test.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/398||fifo_read_test.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/71
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un3_fifo_ready_sig2 (in view: work.fifo_read_test(architecture_fifo_read_test))||FIFO_CDC_test.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/399||fifo_read_test.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo_read_test.vhd'/linenumber/89
Implementation;Synthesis||FP130||@N: Promoting Net LOCK_arst on CLKINT  I_74 ||FIFO_CDC_test.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/440||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||FIFO_CDC_test.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/491||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 8.00ns ||FIFO_CDC_test.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/492||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 10.00ns ||FIFO_CDC_test.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FIFO_CDC_test.srr'/linenumber/493||null;null
Implementation;Place and Route;RootName:FIFO_CDC_test
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||FIFO_CDC_test_layout_log.log;liberoaction://open_report/file/FIFO_CDC_test_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:FIFO_CDC_test
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||FIFO_CDC_test_generateBitstream.log;liberoaction://open_report/file/FIFO_CDC_test_generateBitstream.log||(null);(null)
