5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd task3.1.vcd -o task3.1.cdd -v task3.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" task3.1.v 1 37 1
2 1 3 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
4 1 1 0 0
3 1 main.$u0 "main.$u0" task3.1.v 0 5 1
2 2 4 d0010 1 0 21004 0 0 1 16 0 0
2 3 4 d0010 1 47 4 2 0 call_task1.a
2 4 4 10013 1 3b 5002 0 3 1 18 0 1 0 0 0 0 call_task1
4 4 11 0 0
3 1 main.$u1 "main.$u1" task3.1.v 0 14 1
3 3 main.call_task1 "main.call_task1" task3.1.v 16 24 1
2 5 20 4 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 18 800006 1 0 0 0 1 17 1 1 0 0 0
4 5 11 0 0
3 1 main.call_task1.$u2 "main.call_task1.$u2" task3.1.v 0 22 1
2 6 21 e000e 1 1 1004 0 0 1 1 a
2 7 21 d000d 1 1b 1008 6 0 1 18 0 1 0 1 0 0
2 8 21 d000e 1 47 8 7 0 call_task2.a
2 9 21 10011 1 3b 5002 0 8 1 18 0 1 0 0 0 0 call_task2
4 9 11 0 0
3 3 main.call_task2 "main.call_task2" task3.1.v 26 35 1
2 10 30 4 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u3
1 a 28 800006 1 0 0 0 1 17 1 1 0 0 0
4 10 11 0 0
3 1 main.call_task2.$u3 "main.call_task2.$u3" task3.1.v 0 33 1
2 11 31 20004 1 0 1008 0 0 32 48 64 0
2 12 31 10004 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 13 0 0 0
4 12 11 13 0
