{
  "@type": "NewsArticle",
  "identifier": "2022--08--16--en--askhn--HackerNews--NewsArticle--32481657",
  "url": "https://news.ycombinator.com/item?id=32481657",
  "headline": "Ask HN: Where to run embarrassingly parallel, Integer, no SIMD workloads?",
  "publisher": {
    "@type": "Organization",
    "name": "HackerNews",
    "url": "https://news.ycombinator.com",
    "logo": "https://hn.buzzing.cc/avatar.png"
  },
  "description": "Many modern CPUs (f.e. Intel, AMD), GPUs and TPUs include SIMD instructions. Following the motto &quot;don't pay for what you do not use&quot; i would rather have more cores. Even the ARM based servers (Graviton, Ampere Altra) have NEON vector instructions however those smaller vectors seem to allow them to have more cores (among other trade-offs). Even on consumer chips vector instructions take up a noticeable amount of die space [1].<p>Throughput over latency. The problem is embarrassingly parallel and can be divided to suit any number of cores.  Cores could be register or stack machines. Cores need to have access to &gt;100 MB. Algorithm does not depend on order of communication between cores however inter core communication is required (shared memory or message passing is fine). The workload is branch rich so SIMD/SIMT is not possible. The workload is mostly integer instructions. The workload is memory bound not compute bound.<p>Can you think of any off the shelf or rentable hardware better suited to this workload then many core ARM chips which have some vector instructions i won't use?<p>[1] https://www.igorslab.de/wp-content/uploads/2021/12/alder_lake_die_2-980x495.png<p>Notes: GPUs tends to have huge vector width. Xeon PHI has huge vectors. https://www.greenarraychips.com/ s cores are to small, have to little RAM and are not available in large machines, Adapteva chips are not taped out on a competitive node, Sunway SW26010 has huge vectors, Graphcore has huge vectors",
  "keywords": [
    "Ask HN"
  ],
  "genre": "Ask HN",
  "author": {
    "@type": "Person",
    "name": "freemint",
    "url": "https://news.ycombinator.com/user?id=freemint"
  },
  "discussionUrl": "https://news.ycombinator.com/item?id=32481657",
  "sameAs": "https://news.ycombinator.com/item?id=32481657",
  "dateCreated": "2022-08-16T12:46:01.503Z",
  "datePublished": "2022-08-16T11:57:51.000Z",
  "dateModified": "2022-08-16T12:46:01.503Z",
  "interactionStatistic": [
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "LikeAction"
      },
      "userInteractionCount": 2
    },
    {
      "@type": "InteractionCounter",
      "interactionType": {
        "@type": "CommentAction"
      },
      "userInteractionCount": 1
    }
  ],
  "headline_zh-Hans": "Ask HN: 在哪里运行令人尴尬的并行、整数、无SIMD的工作负载？\n",
  "headline_zh-Hant": "Ask HN: 在哪裡運行令人尷尬的並行、整數、無SIMD的工作負載？\n",
  "@context": [
    "https://schema.org",
    {
      "@vocab": "http://schema.org/",
      "@language": "en",
      "headline_zh-Hans": {
        "@id": "headline",
        "@language": "zh-Hans"
      },
      "headline_zh-Hant": {
        "@id": "headline",
        "@language": "zh-Hant"
      },
      "@version": 1.1,
      "description_zh-Hans": {
        "@id": "description",
        "@language": "zh-Hans"
      },
      "description_zh-Hant": {
        "@id": "description",
        "@language": "zh-Hant"
      }
    }
  ],
  "description_zh-Hans": "许多现代CPU（如英特尔、AMD）、GPU和TPU包括SIMD指令。遵循 \"不要为你不使用的东西付钱 \"的座右铭，我宁愿拥有更多的内核。即使是基于ARM的服务器（Graviton、Ampere Altra）也有NEON矢量指令，但这些较小的矢量似乎允许它们拥有更多的内核（除其他权衡之外）。即使在消费类芯片上，矢量指令也占用了明显的芯片空间[1]。<p>吞吐量大于延迟。这个问题是令人尴尬的并行问题，可以被分割以适应任何数量的核心。 核心可以是寄存器或堆栈机。核心需要能够访问&gt;100MB。算法不依赖于核之间的通信顺序，但是需要核之间的通信（共享内存或消息传递也可以）。工作负载是丰富的分支，所以SIMD/SIMT是不可能的。工作负载主要是整数指令。<p>你能想到有什么现成的或可租用的硬件更适合这个工作负载吗？<p>[1] https://www.igorslab.de/wp-content/uploads/2021/12/alder_lake_die_2-980x495.png<p>注意。GPU倾向于拥有巨大的矢量宽度。Xeon PHI有巨大的矢量。https://www.greenarraychips.com/'s核心太小，内存太少，而且在大型机器中无法使用，Adapteva芯片在竞争性节点上没有被记录下来，Sunway SW26010有巨大的矢量，Graphcore有巨大的矢量。\n",
  "description_zh-Hant": "許多現代CPU（如英特爾、AMD）、GPU和TPU包括SIMD指令。遵循 \"不要為你不使用的東西付錢 \"的座右銘，我寧願擁有更多的內核。即使是基於ARM的服務器（Graviton、Ampere Altra）也有NEON矢量指令，但這些較小的矢量似乎允許它們擁有更多的內核（除其他權衡之外）。即使在消費類芯片上，矢量指令也佔用了明顯的芯片空間[1]。<p>吞吐量大於延遲。這個問題是令人尷尬的並行問題，可以被分割以適應任何數量的核心。 核心可以是寄存器或堆棧機。核心需要能夠訪問&gt;100MB。算法不依賴於核之間的通信順序，但是需要核之間的通信（共享內存或消息傳遞也可以）。工作負載是豐富的分支，所以SIMD/SIMT是不可能的。工作負載主要是整數指令。<p>你能想到有什麼現成的或可租用的硬件更適合這個工作負載嗎？<p>[1] https://www.igorslab.de/wp-content/uploads/2021/12/alder_lake_die_2-980x495.png<p>注意。GPU傾向於擁有巨大的矢量寬度。Xeon PHI有巨大的矢量。https://www.greenarraychips.com/'s核心太小，內存太少，而且在大型機器中無法使用，Adapteva芯片在競爭性節點上沒有被記錄下來，Sunway SW26010有巨大的矢量，Graphcore有巨大的矢量。\n"
}