

================================================================
== Synthesis Summary Report of 'cache_access'
================================================================
+ General Information: 
    * Date:           Wed May  8 03:01:12 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        caches
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |                  Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |                  & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ cache_access                             |     -|  4.87|      142|  1.420e+03|         -|      143|     -|        no|  1 (~0%)|   -|  147 (~0%)|  552 (~0%)|    -|
    | + cache_access_Pipeline_VITIS_LOOP_24_1   |     -|  5.08|       66|    660.000|         -|       66|     -|        no|        -|   -|   16 (~0%)|   83 (~0%)|    -|
    |  o VITIS_LOOP_24_1                        |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|   -|          -|          -|    -|
    | + cache_access_Pipeline_VITIS_LOOP_24_11  |     -|  5.05|       66|    660.000|         -|       66|     -|        no|        -|   -|   19 (~0%)|  101 (~0%)|    -|
    |  o VITIS_LOOP_24_1                        |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|   -|          -|          -|    -|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+-----------+----------+
| Port           | Direction | Bitwidth |
+----------------+-----------+----------+
| mymem_address0 | out       | 11       |
| mymem_d0       | out       | 32       |
| mymem_q0       | in        | 32       |
+----------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| action    | ap_none | in        | 1        |
| address   | ap_none | in        | 11       |
| ap_return |         | out       | 32       |
| value_r   | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| address  | in        | ap_uint<11> |
| value    | in        | int         |
| action   | in        | bool        |
| mymem    | inout     | int*        |
| return   | out       | int         |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| address  | address        | port    |          |
| value    | value_r        | port    |          |
| action   | action         | port    |          |
| mymem    | mymem_address0 | port    | offset   |
| mymem    | mymem_ce0      | port    |          |
| mymem    | mymem_we0      | port    |          |
| mymem    | mymem_d0       | port    |          |
| mymem    | mymem_q0       | port    |          |
| return   | ap_return      | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                      | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------------+-----+--------+------------+-----+--------+---------+
| + cache_access                            | 0   |        |            |     |        |         |
|   address_1_fu_293_p2                     |     |        | address_1  | sub | fabric | 0       |
|  + cache_access_Pipeline_VITIS_LOOP_24_1  | 0   |        |            |     |        |         |
|    add_ln24_fu_111_p2                     |     |        | add_ln24   | add | fabric | 0       |
|    add_ln26_1_fu_121_p2                   |     |        | add_ln26_1 | add | fabric | 0       |
|  + cache_access_Pipeline_VITIS_LOOP_24_11 | 0   |        |            |     |        |         |
|    add_ln24_fu_99_p2                      |     |        | add_ln24   | add | fabric | 0       |
|    add_ln26_1_fu_109_p2                   |     |        | add_ln26_1 | add | fabric | 0       |
|    add_ln26_fu_123_p2                     |     |        | add_ln26   | add | fabric | 0       |
+-------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-----------------+--------+------+------+------+--------+-------------+------+---------+------------------+
| Name            | Usage  | Type | BRAM | URAM | Pragma | Variable    | Impl | Latency | Bitwidth, Depth, |
|                 |        |      |      |      |        |             |      |         | Banks            |
+-----------------+--------+------+------+------+--------+-------------+------+---------+------------------+
| + cache_access  |        |      | 1    | 0    |        |             |      |         |                  |
|   cache_tag_U   | ram_1p |      |      |      |        | cache_tag   | auto | 1       | 3, 8, 1          |
|   cache_valid_U | ram_1p |      |      |      |        | cache_valid | auto | 1       | 1, 8, 1          |
|   cache_dirty_U | ram_1p |      |      |      |        | cache_dirty | auto | 1       | 1, 8, 1          |
|   cache_U       | ram_1p |      | 1    |      |        | cache       | auto | 1       | 32, 512, 1       |
+-----------------+--------+------+------+------+--------+-------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

