{"vcs1":{"timestamp_begin":1682458973.601937719, "rt":0.40, "ut":0.22, "st":0.11}}
{"vcselab":{"timestamp_begin":1682458974.029683750, "rt":0.36, "ut":0.23, "st":0.08}}
{"link":{"timestamp_begin":1682458974.409957177, "rt":0.19, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682458973.251653220}
{"VCS_COMP_START_TIME": 1682458973.251653220}
{"VCS_COMP_END_TIME": 1682458974.638763076}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 338776}}
{"stitch_vcselab": {"peak_mem": 238980}}
