<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smart Car Parking Managment System: drivers/Inc/stm32f401xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smart Car Parking Managment System
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7f36621623353b8f9cb8ae096cf5dafd.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f401xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f401xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef INC_STM32F401XX_H_</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define INC_STM32F401XX_H_</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// Section: Includes</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Platform__Types_8h.html">Platform_Types.h</a>&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// Section: Memory Base Addresses</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#ga6bfd7b423502349e3724700e9b66526f">   48</a></span>&#160;<span class="preprocessor">#define FLASH_MEMORY_BASE                  0x08000000UL  </span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#gac45c35d6d6d9b1120517dcce64705e21">   51</a></span>&#160;<span class="preprocessor">#define SYSTEM_MEMORY_BASE                 0x1FFFF000UL  </span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#gaae074603a4bf33da08b3a07b7dcdbb87">   54</a></span>&#160;<span class="preprocessor">#define SRAM_MEMORY_BASE                   0x20000000UL  </span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#gac328996b7853b5fa35cf22b46b92a6cc">   57</a></span>&#160;<span class="preprocessor">#define PERIPHERALS_BASE                   0x40000000UL  </span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#ga837f98943b477a437ce478580534340b">   60</a></span>&#160;<span class="preprocessor">#define CORTEX_M4_INTERNAL_BASE            0xE0000000UL  </span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; <span class="comment">// MEMORY_BASE_ADDRESSES</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// Section: Base Addresses for Cortex-M4 Peripherals</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__CORTEX__M4__BASE__ADDRESSES.html#gaa0288691785a5f868238e0468b39523d">   73</a></span>&#160;<span class="preprocessor">#define NVIC_BASE                          0xE000E100UL  </span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__CORTEX__M4__BASE__ADDRESSES.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">   76</a></span>&#160;<span class="preprocessor">#define SCB_BASE                           0xE000ED00UL  </span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__CORTEX__M4__BASE__ADDRESSES.html#ga1b77fde5300186cbf81428a13b8d97f2">   79</a></span>&#160;<span class="preprocessor">#define STK_BASE                           0xE000E010UL  </span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; <span class="comment">// CORTEX_M4_BASE_ADDRESSES</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Section: Base Addresses for AHB Peripherals</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__AHB__PERIPHERALS__BASE__ADDRESSES.html#ga0e681b03f364532055d88f63fec0d99d">   92</a></span>&#160;<span class="preprocessor">#define RCC_BASE                           0x40023800UL  </span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__AHB__PERIPHERALS__BASE__ADDRESSES.html#ga656a447589e785594cbf2f45c835ad7e">   95</a></span>&#160;<span class="preprocessor">#define CRC_BASE                           0x40023000UL  </span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; <span class="comment">// AHB_PERIPHERALS_BASE_ADDRESSES</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Section: Base Addresses for APB2 Peripherals</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gad7723846cc5db8e43a44d78cf21f6efa">  108</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE                         0x40020000UL  </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gac944a89eb789000ece920c0f89cb6a68">  111</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE                         0x40020400UL  </span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga26f267dc35338eef219544c51f1e6b3f">  114</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE                         0x40020800UL  </span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga1a93ab27129f04064089616910c296ec">  117</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE                         0x40020C00UL  </span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gab487b1983d936c4fee3e9e88b95aad9d">  120</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE                         0x40021000UL  </span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga87371508b3bcdcd98cd1ec629be29061">  123</a></span>&#160;<span class="preprocessor">#define EXTI_BASE                          0x40013C00UL  </span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gaf8aa324ca5011b8173ab16585ed7324a">  126</a></span>&#160;<span class="preprocessor">#define TIM1_BASE                          0x40010000UL  </span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  129</a></span>&#160;<span class="preprocessor">#define TIM2_BASE                          0x40000000UL  </span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga86162ab3f740db9026c1320d46938b4d">  132</a></span>&#160;<span class="preprocessor">#define USART1_BASE                        0x40011000UL  </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#gade4d3907fd0387ee832f426f52d568bb">  135</a></span>&#160;<span class="preprocessor">#define USART6_BASE                        0x40011400UL  </span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga50cd8b47929f18b05efbd0f41253bf8d">  138</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                          0x40013000UL  </span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__APB2__PERIPHERALS__BASE__ADDRESSES.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  141</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE                        0x40013800UL  </span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; <span class="comment">// APB2_PERIPHERALS_BASE_ADDRESSES</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Section: Base Addresses for APB1 Peripherals</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//----------------------------------------------</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gade83162a04bca0b15b39018a8e8ec090">  154</a></span>&#160;<span class="preprocessor">#define USART2_BASE                        0x40004400UL  </span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gac3e357b4c25106ed375fb1affab6bb86">  157</a></span>&#160;<span class="preprocessor">#define SPI2_BASE                          0x40003800UL  </span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#gacd72dbffb1738ca87c838545c4eb85a3">  160</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                          0x40005400UL  </span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__APB1__PERIPHERALS__BASE__ADDRESSES.html#ga04bda70f25c795fb79f163b633ad4a5d">  163</a></span>&#160;<span class="preprocessor">#define I2C2_BASE                          0x40005800UL  </span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; <span class="comment">// APB1_PERIPHERALS_BASE_ADDRESSES</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/********************************** START : Peripheral register definition structure **********************************************/</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html">  178</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a511e2458dba0c5a7c311b87e6dc569e7">  179</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> ISER[3];         </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a1b57ca31e14803605b65dab004cd21e3">  180</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> RESERVED0[29];     </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a4cc75148c81c66c3c36b9da9aa9e1a33">  181</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> ICER[3];         </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#ad81fd40f5547441bd6b81fe3866839fa">  182</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> RESERVED1[29];     </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#abdf24ff442b592092f76fbf96b60e80f">  183</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> ISPR[3];         </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a942a13aaa5874c80e5960a45da8d5d2d">  184</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> RESERVED2[29];     </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a3ea73885d467e64f6afaa6c83a2c7d15">  185</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> ICPR[3];         </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a142fd5b4e11514af8e3760c2bf11cb52">  186</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> RESERVED3[29];     </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#ae04bab53faf8158bf740073c2cfbf59c">  187</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> IABR[3];         </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a70d9961c5b3dafa4a18d67db78e6af9a">  188</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> RESERVED4[61];     </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#a579d909a48433b9196eb6431e0f77280">  189</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga758935d2272c08a6b673c270035ef191">vuint8_t</a> IP[80];           </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#aa6ed3514049b92567c5bd2ab679484b6">  190</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> RESERVED5[684];    </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structNVIC__TypeDef.html#aee7cb47b7ff4afe4afa9c3b5ef45a205">  191</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structNVIC__TypeDef.html#aee7cb47b7ff4afe4afa9c3b5ef45a205">STIR</a>;            </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;} <a class="code" href="structNVIC__TypeDef.html">NVIC_TypeDef</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html">  199</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#ac466de3549a43ac872cd426c6a82316b">  200</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#ac466de3549a43ac872cd426c6a82316b">CPUID</a>;           </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#acb29f57c5c02d8c2d6593a350739fbd4">  201</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#acb29f57c5c02d8c2d6593a350739fbd4">ICSR</a>;            </div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#abb8185a4616b68565f4baaef893d154b">  202</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#abb8185a4616b68565f4baaef893d154b">VTOR</a>;            </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#a5c07ca08933a89ab4c7f841ae22a541c">  203</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#a5c07ca08933a89ab4c7f841ae22a541c">AIRCR</a>;           </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#aba2939ef020fde2f7bdb00aa12396497">  204</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#aba2939ef020fde2f7bdb00aa12396497">SCR</a>;             </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#ad0e4afead1a9c8efb91bd364c48e0b03">  205</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#ad0e4afead1a9c8efb91bd364c48e0b03">CCR</a>;             </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#a28c1a7d0d87ab915d83082683f488504">  206</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga758935d2272c08a6b673c270035ef191">vuint8_t</a>  SHP[12];         </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#aafa26d323a8234629a2f38762dbbb09f">  207</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#aafa26d323a8234629a2f38762dbbb09f">SHCSR</a>;           </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#a9e0b7a2e0b9fa6c40ef07fcfc0daa283">  208</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#a9e0b7a2e0b9fa6c40ef07fcfc0daa283">CFSR</a>;            </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#ad35c1a0685fc9208d7c13ba1365f0631">  209</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#ad35c1a0685fc9208d7c13ba1365f0631">HFSR</a>;            </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#ab426de43170a1dfd8094ae535fd8cf6e">  210</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  <a class="code" href="structSCB__TypeDef.html#ab426de43170a1dfd8094ae535fd8cf6e">RESERVED</a>;          </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#a6bba96b1b35526061add73ee9d623cd8">  211</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#a6bba96b1b35526061add73ee9d623cd8">MMAR</a>;            </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structSCB__TypeDef.html#ac6696a172006cd960192ca0b3d1f1e80">  212</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSCB__TypeDef.html#ac6696a172006cd960192ca0b3d1f1e80">BFAR</a>;            </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="structSCB__TypeDef.html">SCB_TypeDef</a>;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structSTK__TypeDef.html">  220</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structSTK__TypeDef.html#a8abed7e7d3563f8704c412e874ed4770">  221</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSTK__TypeDef.html#a8abed7e7d3563f8704c412e874ed4770">CTRL</a>;            </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structSTK__TypeDef.html#aed7300bc806d9609db193384487170fc">  222</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSTK__TypeDef.html#aed7300bc806d9609db193384487170fc">LOAD</a>;            </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structSTK__TypeDef.html#a12d1a11d8c8ee883cde315055614dd6f">  223</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSTK__TypeDef.html#a12d1a11d8c8ee883cde315055614dd6f">VAL</a>;             </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structSTK__TypeDef.html#a0ea060eb01e6c31c32833751b981d82e">  224</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSTK__TypeDef.html#a0ea060eb01e6c31c32833751b981d82e">CALIB</a>;           </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;} <a class="code" href="structSTK__TypeDef.html">STK_TypeDef</a>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#aad89462a698e40ec02dba8cfe4e66836">  233</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#aad89462a698e40ec02dba8cfe4e66836">MODER</a>;           </div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a72958cf492140948284803f2a2882784">  234</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#a72958cf492140948284803f2a2882784">OTYPER</a>;          </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a5244f3d005894ca6fec040bc58285859">  235</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#a5244f3d005894ca6fec040bc58285859">OSPEEDR</a>;         </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a4a11e1aa98a9ab4a0a16d2f9912fe6f2">  236</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#a4a11e1aa98a9ab4a0a16d2f9912fe6f2">PUPDR</a>;           </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a6a22d5a82836e1ee479de5c7ceced9db">  237</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#a6a22d5a82836e1ee479de5c7ceced9db">IDR</a>;             </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#adaf3115608185f78ce49f2479c10f1dc">  238</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#adaf3115608185f78ce49f2479c10f1dc">ODR</a>;             </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#ae240a80a24f2ca7944d31a72452523fe">  239</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#ae240a80a24f2ca7944d31a72452523fe">BSRR</a>;            </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a1c16832c747b566ec02d173925429dfe">  240</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structGPIO__TypeDef.html#a1c16832c747b566ec02d173925429dfe">LCKR</a>;            </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structGPIO__TypeDef.html#a6c830dc8c172446e17f52c75f9e59f24">  241</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> AFR[2];          </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;} <a class="code" href="structGPIO__TypeDef.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#adc1509eaaf4823e81508ba603fae79b1">  250</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#adc1509eaaf4823e81508ba603fae79b1">CR</a>;              </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a9350f9333d728824afbd5a02cfdc69e3">  251</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a9350f9333d728824afbd5a02cfdc69e3">PLLCFGR</a>;         </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a2444a28b5fd0b67613bae9a4871dd1f1">  252</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a2444a28b5fd0b67613bae9a4871dd1f1">CFGR</a>;            </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#acae580422445f2d4cea3b724289438d1">  253</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#acae580422445f2d4cea3b724289438d1">CIR</a>;             </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#aee6a3ad3fd61ca8741004d7ef7601370">  254</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#aee6a3ad3fd61ca8741004d7ef7601370">AHB1RSTR</a>;        </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ae0fbccb0899d3881bcfd2a173362c44a">  255</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#ae0fbccb0899d3881bcfd2a173362c44a">AHB2RSTR</a>;        </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ad5efffd6c4b84a984ccd3f80cb0ec2d6">  256</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  RESERVED0[2];     </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a56e18a184cb997abe1995e3a244bc801">  257</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a56e18a184cb997abe1995e3a244bc801">APB1RSTR</a>;        </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a494837eaf5c6196ee699c0e02fe06e5c">  258</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a494837eaf5c6196ee699c0e02fe06e5c">APB2RSTR</a>;        </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a82d6adef09f5ad023a32f2459ba6939d">  259</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  RESERVED1[2];     </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a646cf0facb0c6e9649f9b67057c7f27c">  260</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a646cf0facb0c6e9649f9b67057c7f27c">AHB1ENR</a>;         </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a81b1acfda72619b427f2ea985ef05901">  261</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a81b1acfda72619b427f2ea985ef05901">AHB2ENR</a>;         </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a719921ae373b662ec79974f4609fc517">  262</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  RESERVED2[2];     </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a1311b6e3f9c0d81065d2c3d84516f90a">  263</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a1311b6e3f9c0d81065d2c3d84516f90a">APB1ENR</a>;         </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a9942a3acabe7ed755db7a182e0a16daa">  264</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a9942a3acabe7ed755db7a182e0a16daa">APB2ENR</a>;         </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a1e921e1f09cdad52b9c7d11297cd530e">  265</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  RESERVED3[2];     </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a0302d394feb8268694ba4d213a57ac00">  266</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a0302d394feb8268694ba4d213a57ac00">AHB1LPENR</a>;       </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a91860839b6d9176118c5c189baed252f">  267</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a91860839b6d9176118c5c189baed252f">AHB2LPENR</a>;       </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a12996cb4fc89eba480d88711a9956945">  268</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  RESERVED4[2];     </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a4c3a14d1a715d1c8eba36bfb487a81eb">  269</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a4c3a14d1a715d1c8eba36bfb487a81eb">APB1LPENR</a>;       </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a669ce71168e224f0b1b778fd5da5bd95">  270</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a669ce71168e224f0b1b778fd5da5bd95">APB2LPENR</a>;       </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a1b7338f7e25cc096d62c6b7c9bf2c37a">  271</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  RESERVED5[2];     </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#af7c110eeb25b0e2d60df003713a971ff">  272</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#af7c110eeb25b0e2d60df003713a971ff">BDCR</a>;            </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#a79b7711a910ed1a1212f08f11cb5d537">  273</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#a79b7711a910ed1a1212f08f11cb5d537">CSR</a>;             </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ac01c78b43a4508b9f4f586d31e2863fe">  274</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  RESERVED6[2];     </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ae33ed2e7efb92858486927d839613dc3">  275</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#ae33ed2e7efb92858486927d839613dc3">SSCGR</a>;           </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ac99c0a13a7be99f60adfd94ae442263f">  276</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#ac99c0a13a7be99f60adfd94ae442263f">PLLI2SCFGR</a>;      </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#ad045c897f1724485ea79eeef6f1130b1">  277</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>  <a class="code" href="structRCC__TypeDef.html#ad045c897f1724485ea79eeef6f1130b1">RESERVED7</a>;        </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structRCC__TypeDef.html#aa3d2438594f9072c5e05a55d5a7756ea">  278</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structRCC__TypeDef.html#aa3d2438594f9072c5e05a55d5a7756ea">DCKCFGR</a>;         </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;} <a class="code" href="structRCC__TypeDef.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#af16238f0771608e21f4c305766f52629">  287</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structEXTI__TypeDef.html#af16238f0771608e21f4c305766f52629">IMR</a>;             </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a9cc558b9875e1dc17dd1455b3e054041">  288</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structEXTI__TypeDef.html#a9cc558b9875e1dc17dd1455b3e054041">EMR</a>;             </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a2ca7e8a220f4295166083f00c2d130f3">  289</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structEXTI__TypeDef.html#a2ca7e8a220f4295166083f00c2d130f3">RTSR</a>;            </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a51d656dd6778cc3f14532844979f79ea">  290</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structEXTI__TypeDef.html#a51d656dd6778cc3f14532844979f79ea">FTSR</a>;            </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#aebf5086bbf1ef796a458ec98d7cd2c2f">  291</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structEXTI__TypeDef.html#aebf5086bbf1ef796a458ec98d7cd2c2f">SWIER</a>;           </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structEXTI__TypeDef.html#a8bd6e635b3b76ab3f58ae7755912c3f2">  292</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structEXTI__TypeDef.html#a8bd6e635b3b76ab3f58ae7755912c3f2">PR</a>;              </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;} <a class="code" href="structEXTI__TypeDef.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html">  300</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a430efd7e588e7a4b515782091402a993">  301</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSYSCFG__RegDef__t.html#a430efd7e588e7a4b515782091402a993">MEMRMP</a>;       </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#aa67af5ac7b794f31160bd5a6c0fb1542">  302</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSYSCFG__RegDef__t.html#aa67af5ac7b794f31160bd5a6c0fb1542">PMC</a>;          </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a8c25243f761d2a48ca8f19a6fda82ddb">  303</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> EXTICR[4];    </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#ae508fb73d33599ba6bea1766661b70bf">  304</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>    RESERVED1[2]; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a912d79f770614620519edd1a6cabeca8">  305</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSYSCFG__RegDef__t.html#a912d79f770614620519edd1a6cabeca8">CMPCR</a>;        </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a8ab9e10628fb256c89e9a04f626a6f6e">  306</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a>    RESERVED2[2]; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#ac89aef5af3fcdf17153fd76f68af8ba7">  307</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a> <a class="code" href="structSYSCFG__RegDef__t.html#ac89aef5af3fcdf17153fd76f68af8ba7">CFGR</a>;         </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;} <a class="code" href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a6bc55e36dcf44f53f6c093c6c1ed29a4">  316</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structUSART__TypeDef.html#a6bc55e36dcf44f53f6c093c6c1ed29a4">SR</a>;   </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#aa890baaac92ceee51259c541798b9f90">  317</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structUSART__TypeDef.html#aa890baaac92ceee51259c541798b9f90">DR</a>;   </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#adae66e75def3070a020883f731865dd6">  318</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structUSART__TypeDef.html#adae66e75def3070a020883f731865dd6">BRR</a>;  </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#ae6c7ea90d75046d5b2fed9b154b1bd93">  319</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structUSART__TypeDef.html#ae6c7ea90d75046d5b2fed9b154b1bd93">CR1</a>;  </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a22e5383cc12a56e4a7ae4d632c28bd34">  320</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structUSART__TypeDef.html#a22e5383cc12a56e4a7ae4d632c28bd34">CR2</a>;  </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#a782c0ecc2f80d494ad17234abf7e05d5">  321</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structUSART__TypeDef.html#a782c0ecc2f80d494ad17234abf7e05d5">CR3</a>;  </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="structUSART__TypeDef.html#afa635420ccf334a9800bda5a7c884ea2">  322</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structUSART__TypeDef.html#afa635420ccf334a9800bda5a7c884ea2">GTPR</a>; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;} <a class="code" href="structUSART__TypeDef.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#af8c0f80f2d8a54ab720ffc6199d41988">  331</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#af8c0f80f2d8a54ab720ffc6199d41988">CR1</a>;     </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a028deae8b16ebdf42543cfe1226ae031">  332</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#a028deae8b16ebdf42543cfe1226ae031">CR2</a>;     </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a61e05344ba89d0343534919b3fcc68ef">  333</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#a61e05344ba89d0343534919b3fcc68ef">SR</a>;      </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a73455bd29dc0b9053b9bc7d48817bebd">  334</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#a73455bd29dc0b9053b9bc7d48817bebd">DR</a>;      </div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#abef73c46110a7daaab2f5dd7007ac72b">  335</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#abef73c46110a7daaab2f5dd7007ac72b">CRCPR</a>;   </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#ac8e044a8f83ddd477d84e2c7d532856c">  336</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#ac8e044a8f83ddd477d84e2c7d532856c">RXCRCR</a>;  </div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a0523302e6850c037c62383a7f99deb02">  337</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#a0523302e6850c037c62383a7f99deb02">TXCRCR</a>;  </div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#a9f4a8baa77e745ec29cc225f2cd2211f">  338</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#a9f4a8baa77e745ec29cc225f2cd2211f">I2SCFGR</a>; </div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structSPI__TypeDef.html#aef7ee084f8f5a8740108926eb2a23bd8">  339</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structSPI__TypeDef.html#aef7ee084f8f5a8740108926eb2a23bd8">I2SPR</a>;   </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;} <a class="code" href="structSPI__TypeDef.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a76ee5f84259ee9023f776b2750834550">  348</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#a76ee5f84259ee9023f776b2750834550">CR1</a>;     </div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a2898a3ca3023313e6c87001d458c1cb8">  349</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#a2898a3ca3023313e6c87001d458c1cb8">CR2</a>;     </div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a8f1dab24b2048faf3bcedbbddf716e8b">  350</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#a8f1dab24b2048faf3bcedbbddf716e8b">OAR1</a>;    </div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a61595ad3062210ae60891dcc735490bd">  351</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#a61595ad3062210ae60891dcc735490bd">OAR2</a>;    </div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a6e6b2a5828fe8566d38e48904d974854">  352</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#a6e6b2a5828fe8566d38e48904d974854">DR</a>;      </div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ace52ed392a10483e372828838ccd15c6">  353</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#ace52ed392a10483e372828838ccd15c6">SR1</a>;     </div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#a50e476b3ceeb20ffab68666c2df0b5a6">  354</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#a50e476b3ceeb20ffab68666c2df0b5a6">SR2</a>;     </div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#afa0021dbbd3de458f1c27a6da6a07f34">  355</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#afa0021dbbd3de458f1c27a6da6a07f34">CCR</a>;     </div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structI2C__TypeDef.html#ab6028c10bb4dea84717c30542ad62d6a">  356</a></span>&#160;     <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structI2C__TypeDef.html#ab6028c10bb4dea84717c30542ad62d6a">TRISE</a>;   </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;} <a class="code" href="structI2C__TypeDef.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a88e81eba038e1bc0501e6022037c06cc">  365</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structCRC__TypeDef.html#a88e81eba038e1bc0501e6022037c06cc">CR</a>;          </div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a74247efd73420fa0c44fed6078ea694f">  366</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structCRC__TypeDef.html#a74247efd73420fa0c44fed6078ea694f">SR</a>;          </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#ae45643f21560519a9bd31bed6d4850fa">  367</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structCRC__TypeDef.html#ae45643f21560519a9bd31bed6d4850fa">DR</a>;          </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#aceeacc4f536a91e635e903a505a8546c">  368</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structCRC__TypeDef.html#aceeacc4f536a91e635e903a505a8546c">IDR</a>;         </div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a23c03152f6ab1ef94a6362d994f9d3fd">  369</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structCRC__TypeDef.html#a23c03152f6ab1ef94a6362d994f9d3fd">POL</a>;         </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#afa9dd0245860157831b82aeb5c19fbfb">  370</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structCRC__TypeDef.html#afa9dd0245860157831b82aeb5c19fbfb">RESERVED</a>;    </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="structCRC__TypeDef.html#a1fab18c989322232e5a43bd05c9772fb">  371</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structCRC__TypeDef.html#a1fab18c989322232e5a43bd05c9772fb">INIT</a>;        </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;} <a class="code" href="structCRC__TypeDef.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html">  379</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a87330677082d063d1d601d0db1403f79">  380</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a87330677082d063d1d601d0db1403f79">CR1</a>;         </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#aee1a559ace89bbafab7984cac62425b1">  381</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#aee1a559ace89bbafab7984cac62425b1">CR2</a>;         </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a513b46b970d6cbd1b40e7219fb572276">  382</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a513b46b970d6cbd1b40e7219fb572276">SMCR</a>;        </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a4789e7c48972f807780cba2a065b9b70">  383</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a4789e7c48972f807780cba2a065b9b70">DIER</a>;        </div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a55c032f8105a33c31c343154ec7ae2c7">  384</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a55c032f8105a33c31c343154ec7ae2c7">SR</a>;          </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#ab0eeed6370df7aed002ddebf31ee2157">  385</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#ab0eeed6370df7aed002ddebf31ee2157">EGR</a>;         </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#adb07b3d73600cb72953fe9f4f863193f">  386</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#adb07b3d73600cb72953fe9f4f863193f">CCMR1</a>;       </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a71949128303ec6baa2101b87fcae4538">  387</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a71949128303ec6baa2101b87fcae4538">CCMR2</a>;       </div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a167b685c4b7852d17935018d460f6e50">  388</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a167b685c4b7852d17935018d460f6e50">CCER</a>;        </div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#ab090aa42e22156329a1715e08eaa38a9">  389</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#ab090aa42e22156329a1715e08eaa38a9">CNT</a>;         </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#af1851955dc5ddbb2344c20ff8e8169ec">  390</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#af1851955dc5ddbb2344c20ff8e8169ec">PSC</a>;         </div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a4c61878a83db60832162b239579b5e14">  391</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a4c61878a83db60832162b239579b5e14">ARR</a>;         </div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a79fb275f3cda6e99446ec65c33e53396">  392</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a79fb275f3cda6e99446ec65c33e53396">RCR</a>;         </div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a71ec00304eb88dbbc386b8de110dc4e9">  393</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a71ec00304eb88dbbc386b8de110dc4e9">CCR1</a>;        </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a4bddbb4c6d91e5a08f3d0fb592d7b852">  394</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a4bddbb4c6d91e5a08f3d0fb592d7b852">CCR2</a>;        </div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#ab56e36951a40bef1ae24fcbc6b423416">  395</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#ab56e36951a40bef1ae24fcbc6b423416">CCR3</a>;        </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#af996363752a8c8822ad6cb18b678033b">  396</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#af996363752a8c8822ad6cb18b678033b">CCR4</a>;        </div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a648afb8d6a11a1f0d4fb2e9d12b6b0f6">  397</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a648afb8d6a11a1f0d4fb2e9d12b6b0f6">BDTR</a>;        </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a5ff4c42f412720609ee1eb81976e93d5">  398</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a5ff4c42f412720609ee1eb81976e93d5">DCR</a>;         </div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#aefb4c1d569b86391a5d04d20be2f6442">  399</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#aefb4c1d569b86391a5d04d20be2f6442">DMAR</a>;        </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="structTIM1__TypeDef.html#a5850450cafe41250ccb583f2b82b23f4">  400</a></span>&#160;    <a class="code" href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a> <a class="code" href="structTIM1__TypeDef.html#a5850450cafe41250ccb583f2b82b23f4">OR</a>;          </div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;} <a class="code" href="structTIM1__TypeDef.html">TIM1_TypeDef</a>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/********************************** END : Peripheral Definitions ***************************************************/</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Peripheral instances ------------------------------------------------------*/</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/********************************** START : Peripheral instances definitions **********************************************/</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__NVIC__NVIC__Instance.html#gac8e97e8ce56ae9f57da1363a937f8a17">  420</a></span>&#160;<span class="preprocessor">#define NVIC        ((NVIC_TypeDef*)NVIC_BASE) </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__SCB__SCB__Instance.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  427</a></span>&#160;<span class="preprocessor">#define SCB         ((SCB_TypeDef*)SCB_BASE) </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__SysTick__SysTick__Instance.html#gabbfd9a2b36c64f065ab28c8330bc5010">  434</a></span>&#160;<span class="preprocessor">#define STK         ((STK_TypeDef*)STK_BASE) </span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__GPIO__GPIO__Instances.html#gac485358099728ddae050db37924dd6b7">  441</a></span>&#160;<span class="preprocessor">#define GPIOA       ((GPIO_TypeDef*)GPIOA_BASE) </span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__GPIO__GPIO__Instances.html#ga68b66ac73be4c836db878a42e1fea3cd">  442</a></span>&#160;<span class="preprocessor">#define GPIOB       ((GPIO_TypeDef*)GPIOB_BASE) </span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__GPIO__GPIO__Instances.html#ga2dca03332d620196ba943bc2346eaa08">  443</a></span>&#160;<span class="preprocessor">#define GPIOC       ((GPIO_TypeDef*)GPIOC_BASE) </span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__GPIO__GPIO__Instances.html#ga7580b1a929ea9df59725ba9c18eba6ac">  444</a></span>&#160;<span class="preprocessor">#define GPIOD       ((GPIO_TypeDef*)GPIOD_BASE) </span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__GPIO__GPIO__Instances.html#gae04bdb5e8acc47cab1d0532e6b0d0763">  445</a></span>&#160;<span class="preprocessor">#define GPIOE       ((GPIO_TypeDef*)GPIOE_BASE) </span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__RCC__RCC__Instance.html#ga74944438a086975793d26ae48d5882d4">  452</a></span>&#160;<span class="preprocessor">#define RCC         ((RCC_TypeDef*)RCC_BASE) </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__EXTI__EXTI__Instance.html#ga9189e770cd9b63dadd36683eb9843cac">  459</a></span>&#160;<span class="preprocessor">#define EXTI        ((EXTI_TypeDef*)EXTI_BASE) </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__SYSCFG__SYSCFG__Instance.html#ga3c833fe1c486cb62250ccbca32899cb8">  466</a></span>&#160;<span class="preprocessor">#define SYSCFG      ((SYSCFG_RegDef_t*)SYSCFG_BASE) </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__TIM__TIM__Instances.html#ga2e87451fea8dc9380056d3cfc5ed81fb">  473</a></span>&#160;<span class="preprocessor">#define TIM1        ((TIM1_TypeDef*)TIM1_BASE) </span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__TIM__TIM__Instances.html#ga3cfac9f2e43673f790f8668d48b4b92b">  474</a></span>&#160;<span class="preprocessor">#define TIM2        ((TIM1_TypeDef*)TIM2_BASE) </span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__USART__USART__Instances.html#ga92871691058ff7ccffd7635930cb08da">  481</a></span>&#160;<span class="preprocessor">#define USART1      ((USART_TypeDef*)USART1_BASE) </span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__USART__USART__Instances.html#gaf114a9eab03ca08a6fb720e511595930">  482</a></span>&#160;<span class="preprocessor">#define USART2      ((USART_TypeDef*)USART2_BASE) </span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__USART__USART__Instances.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">  483</a></span>&#160;<span class="preprocessor">#define USART6      ((USART_TypeDef*)USART6_BASE) </span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__SPI__SPI__Instances.html#gad483be344a28ac800be8f03654a9612f">  490</a></span>&#160;<span class="preprocessor">#define SPI1        ((SPI_TypeDef*)SPI1_BASE) </span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__SPI__SPI__Instances.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">  491</a></span>&#160;<span class="preprocessor">#define SPI2        ((SPI_TypeDef*)SPI2_BASE) </span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__I2C__I2C__Instances.html#gab45d257574da6fe1f091cc45b7eda6cc">  498</a></span>&#160;<span class="preprocessor">#define I2C1        ((I2C_TypeDef*)I2C1_BASE) </span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__I2C__I2C__Instances.html#gafa60ac20c1921ef1002083bb3e1f5d16">  499</a></span>&#160;<span class="preprocessor">#define I2C2        ((I2C_TypeDef*)I2C2_BASE) </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__CRC__CRC__Instance.html#ga4381bb54c2dbc34500521165aa7b89b1">  506</a></span>&#160;<span class="preprocessor">#define CRC         ((CRC_TypeDef*)CRC_BASE) </span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">  522</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos                      (0U)       </span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga641d1563a97f92a4c5e20dcdd0756986">  523</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk                      (0x1UL &lt;&lt; I2C_CR1_PE_Pos)   </span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga953b0d38414808db79da116842ed3262">  524</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                          I2C_CR1_PE_Msk             </span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">  527</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Pos                   (1U)       </span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gadf62afbb725efae2aa5a18c7841cfc51">  528</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Msk                   (0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos) </span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga4cfee7b020a49bd037fa7cf27c796abc">  529</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS                       I2C_CR1_SMBUS_Msk          </span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">  532</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos                 (3U)       </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga67a812813bce3b9996dec37eff310945">  533</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk                 (0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos) </span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga001198ff898802888edf58f56d5371c9">  534</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE                     I2C_CR1_SMBTYPE_Msk        </span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">  537</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Pos                   (4U)       </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga608ec88f391d4617d8d196acf88ae4c3">  538</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Msk                   (0x1UL &lt;&lt; I2C_CR1_ENARP_Pos) </span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga4598185d9092edfbf943464bcbb342ac">  539</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP                       I2C_CR1_ENARP_Msk          </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">  542</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Pos                   (5U)       </span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga047dbff196b5cc2e0ca679cf09daad7d">  543</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Msk                   (0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos) </span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga40d2eb849f9d55e6298035b61e84ca42">  544</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC                       I2C_CR1_ENPEC_Msk          </span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">  547</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Pos                    (6U)       </span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7eff07d7a774d45f0c0b853be70b1a06">  548</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Msk                    (0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)  </span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1d8c219193b11f8507d7b85831d14912">  549</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC                        I2C_CR1_ENGC_Msk           </span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">  552</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos               (7U)       </span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1e4eb2525f0444cc6320f96cc6c01804">  553</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk               (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos) </span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga197aaca79f64e832af3a0a0864c2a08c">  554</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH                   I2C_CR1_NOSTRETCH_Msk       </span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">  557</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Pos                   (8U)       </span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga20183fa72a3acfb6eb7cd333569af62b">  558</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Msk                   (0x1UL &lt;&lt; I2C_CR1_START_Pos) </span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2ca7f18dd5bc1130dbefae4ff8736143">  559</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START                       I2C_CR1_START_Msk           </span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">  562</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Pos                    (9U)       </span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gac560445dddd085e2ec78b6c38d290893">  563</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Msk                    (0x1UL &lt;&lt; I2C_CR1_STOP_Pos)  </span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gace70293f3dfa24d448b600fc58e45223">  564</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP                        I2C_CR1_STOP_Msk            </span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">  567</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Pos                     (10U)      </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga901752f0d8d57314c1bf5841b4d15927">  568</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Msk                     (0x1UL &lt;&lt; I2C_CR1_ACK_Pos)   </span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf933b105259a4bc46a957576adb8d96d">  569</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK                         I2C_CR1_ACK_Msk             </span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">  572</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Pos                     (11U)      </span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga44cbb4dfe0bace0e0f63516352cdd686">  573</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Msk                     (0x1UL &lt;&lt; I2C_CR1_POS_Pos)   </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga34721958229a5983f2e95dfeaa8e55c3">  574</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS                         I2C_CR1_POS_Msk             </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">  577</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Pos                     (12U)      </span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gad603ba46a4c90d87755bc21032343a8e">  578</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Msk                     (0x1UL &lt;&lt; I2C_CR1_PEC_Pos)   </span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#gab4d0119253d93a106b5ca704e5020c12">  579</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC                         I2C_CR1_PEC_Msk             </span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">  582</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Pos                   (13U)      </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2c1f4432707ef457508aa265173d3ce6">  583</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Msk                   (0x1UL &lt;&lt; I2C_CR1_ALERT_Pos) </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga56729ccf93c5d9f5b5b05002e3a2323c">  584</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT                       I2C_CR1_ALERT_Msk           </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">  587</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos                   (15U)      </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga87f58f075ab791157d5a7f73d61ea4a0">  588</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk                   (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos) </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Register__Bit__Definitions.html#ga8dc661ef13da02e5bcb943f2003d576d">  589</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST                       I2C_CR1_SWRST_Msk           </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#gae37aa57192c71b1b734815130eeee8cd">  599</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Pos                    (0U)       </span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga409296c2e8ff17ef7633266fad88d5ea">  600</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Msk                    (0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)  </span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga293fbe15ed5fd1fc95915bd6437859e7">  601</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ                        I2C_CR2_FREQ_Msk             </span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga1d664ebaabc46a45c4453e17e5132056">  604</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Pos                 (8U)       </span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga3cbb0dde5e57765d211af8595a728029">  605</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos) </span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga6f14ae48e4609c2b3645211234cba974">  606</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN                     I2C_CR2_ITERREN_Msk          </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#gae6b73580546ba348cd434416f7729d65">  609</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos                 (9U)       </span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#gac4a4a92cd2663c4e4e690fe5f66a1706">  610</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos) </span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga3b1ebaf8173090ec469b055b98e585d2">  611</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN                     I2C_CR2_ITEVTEN_Msk          </span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga1cf0976d8a817ec970a78137e6bac452">  614</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos                 (10U)      </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga765fa0272f4a94eed64fba9b3cdac713">  615</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos) </span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2efbe5d96ed0ce447a45a62e8317a68a">  616</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN                     I2C_CR2_ITBUFEN_Msk          </span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga69b0d5b0217bd628743324b8393bc74a">  619</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Pos                   (11U)      </span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2987290a42860b8700c2dcfb8eaef399">  620</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Msk                   (0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)   </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#gadb81d5c91486b873bd0bf279a4ffcf69">  621</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN                       I2C_CR2_DMAEN_Msk            </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga0c908f15a0b4c9e603d17b066fc85b7b">  624</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Pos                    (12U)      </span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga2c9c22f3c0a1abb70e0255c765b30382">  625</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Msk                    (0x1UL &lt;&lt; I2C_CR2_LAST_Pos)    </span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Register__Bit__Definitions.html#ga6a0955008cbabbb6b726ba0b4f8da609">  626</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST                        I2C_CR2_LAST_Msk             </span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Register__Bit__Definitions.html#gabd1b7689ba1197bb496f7b0042e59ac9">  637</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos                 (0U)                                   </span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga28fa608f2cec586e6bdb98ae510022d9">  638</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk                 (0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)         </span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Register__Bit__Definitions.html#gab83ed1ee64439cb2734a708445f37e94">  639</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL                     I2C_OAR2_ENDUAL_Msk                    </span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga809d88f42d6572f85dd75ab2bb92b243">  641</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Pos                   (1U)                                   </span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Register__Bit__Definitions.html#ga18d179042a15bdc94dd4477b990082c5">  642</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Msk                   (0x1UL &lt;&lt; I2C_OAR2_ADD2_Pos)           </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Register__Bit__Definitions.html#gadd3d8fd1de1f16d051efb52dd3d657c4">  643</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2                       I2C_OAR2_ADD2_Msk                      </span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga67ed7d8c3e9dc642c2c70c834aeec6ea">  654</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Pos                      (0U)                                   </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">  655</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Msk                      (0x1UL &lt;&lt; I2C_SR1_SB_Pos)              </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga6935c920da59d755d0cf834548a70ec4">  656</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB                          I2C_SR1_SB_Msk                         </span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4662fc1d4534a406d3e4e417dcaa29c1">  658</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Pos                    (1U)                                   </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga387882c1ac38b5af80a88ac6c5c8961f">  659</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Msk                    (0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)            </span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3db361a4d9dd84b187085a11d933b45d">  660</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR                        I2C_SR1_ADDR_Msk                       </span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga3c662220a2fc8d437b929ac360b7b6d3">  662</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Pos                     (2U)                                   </span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">  663</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Msk                     (0x1UL &lt;&lt; I2C_SR1_BTF_Pos)             </span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">  664</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF                         I2C_SR1_BTF_Msk                        </span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga57e3e98939884a675f561bd0133c73f7">  666</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Pos                   (3U)                                   </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gabc01a4be991adeeffbdf18b5767ea30b">  667</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Msk                   (0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)           </span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga6faaa55a1e48aa7c1f2b69669901445d">  668</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10                       I2C_SR1_ADD10_Msk                      </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga508dc538aee33bf854cfbe3b7f4a7ba9">  670</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Pos                   (4U)                                   </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gad1679ebac13f8ad5aad54acd446f70e4">  671</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Msk                   (0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)           </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafcea4cdbe2f6da31566c897fa893a7c">  672</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF                       I2C_SR1_STOPF_Msk                     </span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga380b3695a5b03ae70e411ba048a04e49">  674</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Pos                    (6U)                                   </span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gacf56d0f5cc9b333a2d287baf96e1ca62">  675</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Msk                    (0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)            </span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gaf6ebe33c992611bc2e25bbb01c1441a5">  676</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE                        I2C_SR1_RXNE_Msk                       </span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gabdceff8db6df40c017f96a5e606ea884">  678</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Pos                     (7U)                                   </span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">  679</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Msk                     (0x1UL &lt;&lt; I2C_SR1_TXE_Pos)             </span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gafdc4da49c163910203255e384591b6f7">  680</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE                         I2C_SR1_TXE_Msk                        </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga0a1c615024c02d5ea5bcb3717ff6863d">  682</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Pos                    (8U)                                   </span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga591f9c02dd6c1b393f295ddd9be5f28d">  683</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Msk                    (0x1UL &lt;&lt; I2C_SR1_BERR_Pos)            </span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1d12990c90ab0757dcfea150ea50b227">  684</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR                        I2C_SR1_BERR_Msk                       </span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gafab03fd640b6661848addb3cd9d38519">  686</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Pos                    (9U)                                   </span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7859c854cc27fefc075eb3a6d67410da">  687</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Msk                    (0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)            </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gacbc52f6ec6172c71d8b026a22c2f69d2">  688</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO                        I2C_SR1_ARLO_Msk                      </span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gafb0a33028b96b10708bd881b21c17dae">  690</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Pos                      (10U)                                  </span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gae64af2b76c8fc655547f07d0eda3c8d6">  691</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Msk                      (0x1UL &lt;&lt; I2C_SR1_AF_Pos)              </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga62aa2496d4b3955214a16a7bd998fd88">  692</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF                          I2C_SR1_AF_Msk                        </span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga628a0e0ea5fa7dd31b68d2bac80b8b20">  694</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Pos                     (11U)                                  </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">  695</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Msk                     (0x1UL &lt;&lt; I2C_SR1_OVR_Pos)             </span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gad42d2435d2e64bf710c701c9b17adfb4">  696</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR                         I2C_SR1_OVR_Msk                       </span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga1f1e78360bc478a00ca5c8176dcd0b22">  698</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Pos                  (12U)                                  </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gaafd640f94fa388e27d4747c5eb8fc938">  699</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Msk                  (0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)          </span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga4b2976279024e832e53ad12796a7bb71">  700</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR                      I2C_SR1_PECERR_Msk                    </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e">  702</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos                 (14U)                                  </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga7c0209188a2791eddad0c143ac7f9416">  703</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk                 (0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)         </span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gaef3a1e4921d7c509d1b639c67882c4c9">  704</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT                     I2C_SR1_TIMEOUT_Msk                   </span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#gad0c047e24fefb89f3928b37b7695aa55">  706</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Pos                (15U)                                  </span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga617464b325a3649c9a36ad80386558b6">  707</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Msk                (0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)        </span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Register__Bit__Definitions.html#ga8df36c38deb8791d0ac3cb5881298c1c">  708</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT                    I2C_SR1_SMBALERT_Msk                  </span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gada5253dbcd3c7d67d0fad31d938f4b5b">  719</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Pos                     (0U)                                   </span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gad723df35fcda84431aefaace405b62b2">  720</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Msk                     (0x1UL &lt;&lt; I2C_SR2_MSL_Pos)             </span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga75cc361adf0e72e33d6771ebfa17b52d">  721</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL                         I2C_SR2_MSL_Msk                       </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa9b4a60a8e919cfe14e222976859b1cd">  723</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Pos                    (1U)                                   </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga43693f4a5b2f232a145eee42f26a1110">  724</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Msk                    (0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)            </span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga3b1e75a82da73ae2873cff1cd27c3179">  725</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY                        I2C_SR2_BUSY_Msk                      </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga91e4b3f7e5bff2ea65eefeadbc0a2e2a">  727</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Pos                     (2U)                                   </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga260f5bfa56cd55a6e25ae1585fc1381e">  728</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Msk                     (0x1UL &lt;&lt; I2C_SR2_TRA_Pos)             </span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga288b20416b42a79e591aa80d9a690fca">  729</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA                         I2C_SR2_TRA_Msk                       </span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga26e3032167b56ec310c7b81945dc76a4">  731</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Pos                 (4U)                                   </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gada42e3c3d8e62bfab1117a382def5383">  732</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Msk                 (0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)         </span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">  733</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL                     I2C_SR2_GENCALL_Msk                   </span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gaf4be26fe6702a976b50628c3df1b352c">  735</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos              (5U)                                   </span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa390034d42a7873287b68e9ae3935a26">  736</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk              (0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)      </span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gafcf50334903013177a8c6f4e36b8d6fe">  737</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT                  I2C_SR2_SMBDEFAULT_Msk                </span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gab3da82932b239f193ac2f57f87c3b1f0">  739</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Pos                 (6U)                                   </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga6bd5daae1a83a7a62584be9f601ec52d">  740</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Msk                 (0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)         </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#gaa07cf3e404f9f57e98d1ba3793079c80">  741</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST                     I2C_SR2_SMBHOST_Msk                   </span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga546ae463133d2c719996689e24e61e1f">  743</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Pos                   (7U)                                   </span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga338ddbff50ca2b01dacc4b8e93014f30">  744</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Msk                   (0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)           </span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga79a6a21835e06d9bc48009f4269b7798">  745</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF                       I2C_SR2_DUALF_Msk                     </span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga332f5e12ed830e7d99b241549220a3c0">  747</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Pos                     (8U)                                   </span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">  748</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Msk                     (0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)            </span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Register__Bit__Definitions.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">  749</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC                         I2C_SR2_PEC_Msk                       </span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Register__Bit__Definitions.html#ga908f5b1edffdedba90f8bbb141eedb8a">  760</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Pos                     (0U)                                   </span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Register__Bit__Definitions.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">  761</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Msk                     (0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)            </span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Register__Bit__Definitions.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">  762</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR                         I2C_CCR_CCR_Msk                        </span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Register__Bit__Definitions.html#ga152abc0c5a01abf887e702cbc9fe4f49">  764</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Pos                    (14U)                                  </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Register__Bit__Definitions.html#ga7e91ff511dab94ae774aaa9c3052fbc6">  765</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Msk                    (0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)            </span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Register__Bit__Definitions.html#ga851c8a6b598d54c1a805b1632a4078e5">  766</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY                        I2C_CCR_DUTY_Msk                       </span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__I2C__TRISE__Register__Bit__Definitions.html#gafb08ecb9599f81e5112a25142cb0e98f">  777</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Pos                 (0U)                                   </span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__I2C__TRISE__Register__Bit__Definitions.html#ga8a3152b3f16c453126cc1cef41b765fe">  778</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Msk                 (0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)        </span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__I2C__TRISE__Register__Bit__Definitions.html#gaff77a39aba630647af62dc7f1a5dc218">  779</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE                     I2C_TRISE_TRISE_Msk                   </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gaf4fcacf94a97f7d49a70e089b39cf474">  796</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION        0  </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">  797</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY       1  </span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga5cb4397b2095c31660a01b748386aa70">  798</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM      3  </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga67ae770db9851f14ad7c14a693f0f6d3">  799</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL       8  </span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gadb8228c9020595b4cf9995137b8c9a7d">  800</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON        16 </span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga86a34e00182c83409d89ff566cb02cc4">  801</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY       17 </span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gaa3288090671af5a959aae4d7f7696d55">  802</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP       18 </span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gacc05308869ad055e1e6f2c32d738aecd">  803</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON        19 </span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gad0e73d5b0a4883e074d40029b49ee47e">  804</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON        24 </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gafa12d7ac6a7f0f91d066aeb2c6071888">  805</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY       25 </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga3ccb8964b640530f1080f9ea549d8133">  806</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON     26 </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga7354703f289244a71753debf3ae26e46">  807</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY    27 </span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gafe6e58efc5730641fd3282ba749e4d1b">  808</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAION     28 </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gab57d64642fb17fa0f3d90db47c7fb95d">  809</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAIRDY    29 </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga9a42e8b9ee60126976d9be056e5e66b1">  817</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM    0  </span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">  818</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN    6  </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga2561745be271ee828e26de601f72162d">  819</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP    16 </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga92cb53ea81d2c47537eb217cc6659a2e">  820</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC  22 </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga546495f69f570cb4b81d4a59054c7ed1">  821</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ    24 </span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga0eea5e5f7743a7e8995b8beeb18355c1">  829</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW         0  </span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga15bf2269500dc97e137315f44aa015c9">  830</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS        2  </span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gafe10e66938644ee8054a2426ff23efea">  831</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE       4  </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga50b2423a5fea74a47b9eb8ab51869412">  832</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1      10 </span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gad61bd4f9f345ba41806813b0bfff1311">  833</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2      13 </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gad7c067c52ecd135252c691aad32c0b83">  834</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE     16 </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">  835</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1       21 </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga5d43413fd6b17bd988ccae9e34296412">  836</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_I2SSRC     23 </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga23171ca70972a106109a6e0804385ec5">  837</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE    24 </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gae387252f29b6f98cc1fffc4fa0719b6e">  838</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE    27 </span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga022248a1167714f4d847b89243dc5244">  839</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2       30 </span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gacb94ccfe6a212f020e732d1dd787a6fb">  847</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF     0  </span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gabfc100e7ae673dfcec7be79af0d91dfe">  848</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF     1  </span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad38877547c4cbbb94659d5726f377163">  849</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF     2  </span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga11ea196450aac9ac35e283a66afc3da6">  850</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF     3  </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga0f007895a17e668f22f7b8b24ca90aec">  851</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF     4  </span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad338d8663c078cf3d73e4bfaa44da093">  852</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF  5  </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga33085822ed319bf2549742043e56f55f">  853</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYF  6  </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad66b719e4061294de35af58cc27aba7f">  854</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF        7  </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga872ba937149a7372138df06f8188ab56">  855</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE    8  </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">  856</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE    9  </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gac714351a6f9dab4741354fb017638580">  857</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE    10 </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga5492f9b58600cf66616eb931b48b3c11">  858</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE    11 </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga1b70927cab2ba9cf82d1620cf88b0f95">  859</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE    12 </span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">  860</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE 13 </span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gaea7017a347f40972bc457594991a5470">  861</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYIE 14 </span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga982989563f1a95c89bf7f4a25d99f704">  862</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC     16 </span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga144b5147f3a8d0bfda04618e301986aa">  863</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC     17 </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad1b58377908e5c31a684747d0a80ecb2">  864</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC     18 </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga9464e8188d717902990b467a9396d238">  865</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC     19 </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga245af864b194f0c2b2389ea1ee49a396">  866</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC     20 </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga73e79cc7236f5f76cb97c8012771e6bb">  867</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC  21 </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga425b11a624411ace33a1884128175f4f">  868</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYC  22 </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga3ae6409c0bc4deeb1c6f6f9870691fed">  876</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOA       0  </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga01318b3223183982c3ec8728e91d6b7d">  877</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOB       1  </span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gadc9871c2dbea1e9d4890ddfaa0a56f20">  878</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOC       2  </span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga458f2bcd3d1c56e6286b66d7d6e70763">  879</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOD       3  </span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga6709322729d274b316a586943ab95ad2">  880</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOE       4  </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaa184b0643a72a65a3ea39b82aacf5951">  881</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOF       5  </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga38a461be715f8dfbb556eca9a433d1f4">  882</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOG       6  </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaad04f4704d72c596b7178bc2aa7115ef">  883</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOH       7  </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaa54e6dafc1543c963e6e77704ecc1ab9">  884</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOI       8  </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga8c85f826c354eca9256509db763798e8">  885</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRC         12 </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga25bff81c7c9a4270ed260bbf43ff0a1d">  886</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1        21 </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gadd982224b2e61a51ef1c757147d10b02">  887</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2        22 </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga543390dedceea6c691a8c3936706534b">  888</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_ETHMAC      25 </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga96f9a94e5effa12d42de5ee48cbdb925">  889</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OTGHS       29 </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga0929b4e26de68c14c6840e1322712071">  890</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OTGHSULPI   30 </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga3f7db690c6b5dbfd4e46862404fa2573">  898</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_DCMI        0  </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga0a5851d263a3845270320dd892b36a98">  899</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_CRYP        4  </span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga5331cc9459525e321048937836277847">  900</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_HASH        5  </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga6244421ae3cc87a74ce03bb13ee5dc1f">  901</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_RNG         6  </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga8d01846e7e5b6946184090cd79c031fd">  902</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFS       7  </span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__RCC__AHB3RSTR__Bit__Positions.html#ga0f1f3de9cbcc9d32216114f8b13779ab">  910</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_FSMC        0  </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gac0603be12ce449d4dece8265deeb1c8b">  918</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2        0  </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga8890b2d7f86e0136a32409427b25b51e">  919</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3        1  </span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga48e75b6d94acd4ace9bf92aacef67c2b">  920</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4        2  </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga4c0c392375118e130e3e3208ab99b0d4">  921</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5        3  </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gaae5bf63c05aab56927dad130f2eae0e2">  922</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6        4  </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga838da6a6cc48c99037464044bec85c07">  923</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7        5  </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga837ac34a97050c783d680d395be91b3f">  924</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12       6  </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga1da0ca6c573e2c33b46f22921aa546d4">  925</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13       7  </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga12f249cdf93105441e5375f5f85b89de">  926</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14       8  </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga20176ff20fae842440bff9788cea477c">  927</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDG        11 </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga405e469e37a9e664d74a59783b4496d1">  928</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2        14 </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga3d5c47116fc059163a9af5420339b879">  929</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3        15 </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga10846caaac27b433a07b4cf124541096">  930</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2      17 </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga90320ecf748db6ba3df641ce3ceb8fd0">  931</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3      18 </span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gaa9569d8fd249496aac9f15f2e300a42c">  932</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4       19 </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gacae2139059d70d3567cdb340d8896490">  933</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5       20 </span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga023830ce6d45b6317c0e173aff0fb2ba">  934</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1        21 </span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga5723ae1df8b4a9636b705f92fc01f61e">  935</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2        22 </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gad412001efa6fc10c5694d51ae734d9f9">  936</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3        23 </span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga38f4095012f92c3e4cb64741ca77fdeb">  937</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1        25 </span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga5a00f71ee4df9cb70b530bd3b2146557">  938</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN2        26 </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga382ebffd56fdd11e2c2e68ce08a444d9">  939</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWR         28 </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gac504bd9df49ea48373dbe122fe1df230">  940</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC         29 </span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga2cc39ade6618f1d76c106866bb2a46b1">  941</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART7       30 </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga7ee0d231723745bf48c0fd49f34088d1">  942</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART8       31 </span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga8c0a5ea7b83d01c1056e52ada97bfbac">  950</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1        0  </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga891b0921a9ffd0a951af6f2a0e4a2970">  951</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8        1  </span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#gac74a22d2f631aafac83089916c9d3cb8">  952</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1      4  </span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga8f2013ce0268dc93f5c232817341ff13">  953</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6      5  </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga9d245b6dc5bc7c798ef457d70222ab48">  954</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC         8  </span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga9279222b525358b31d6422c8f0fd4f69">  955</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIO        11 </span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga38f676c6c842fc9471d51a50584fbe91">  956</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1        12 </span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga4a869b617b1b8c18fe86eca50ed5cf56">  957</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFG      14 </span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga3e85c4553f7143a13c62adadadd1f207">  958</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9        16 </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#gaee53d097ce4ced69d251a118d4c584c1">  959</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10       17 </span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#gaf0e88e4a199a2e15d3d61df85b929d12">  960</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11       18 </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaf1076b0644c026ab480efdb6aa8c74fb">  968</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN   0  </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">  969</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN   1  </span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gac86ad592684edae0ba2cafd22a4f04d1">  970</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN   2  </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga89002894839d323b05c4b3f674b54470">  971</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN   3  </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga2980a6e02550369d05e121ff6f16505c">  972</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN   4  </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaa7a50c0506b1014d89224933c6c42e6f">  973</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOFLPEN   5  </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gab1dc004ecb0a2950100a062cda47586f">  974</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOGLPEN   6  </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga197be77b89e9eae127a536bd2601ded9">  975</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN   7  </span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga70d927cfb1d110133bd64989b216a375">  976</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOILPEN   8  </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga1f499894f161bdb3e9dfc1a647f634d7">  977</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCEN       12 </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga7d6c8ae1441d545d18c54b30c6a0da77">  978</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN    21 </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga9e2d376f6c7db4266a5b039a3aa6c207">  979</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN    22 </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga421fd0aec3671e054ef18cd290bc164e">  980</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACLPEN  25 </span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga09935984b92821f18c3e00f7e4fbeb62">  981</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACTXLPEN 26 </span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga28dc3cec4693215c0db36dcfd8a55ee8">  982</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACRXLPEN 27 </span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaa04c4dfda05aebb5efe66518a28e29de">  983</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACPTPLPEN 28 </span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga934a7c19bd6f6b34941058c5c3552b91">  984</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSLPEN   29 </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gae22df0304104d09ac0be7fe76b0bc06b">  985</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSHULPI  30 </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#ga51ec4f41dcfdedeedef75a64ec65863a">  993</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_DCMILPEN   0  </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#ga36a5b2e07710be6b18bcf11b817a396d">  994</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_CRYPLPEN   4  </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#gae7959241184aefcd08cf78763b38a113">  995</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_HASHLPEN   5  </span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#gaab54623c517f1450a7fde279c2cae864">  996</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_RNGLPEN    6  </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#gac0fd858d073b14216ae0d716ba4f1dd3">  997</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN  7  </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__RCC__AHB3LPENR__Bit__Positions.html#gabf56147909fa8e7f8629c7fd7349ecb3"> 1005</a></span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_FSMCLPEN   0  </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga1f561f8bfc556b52335ec2a32ba81c44"> 1013</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN   0  </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga9391d99885a0a6fbaf3447117ac0f7aa"> 1014</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN   1  </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga6f04aff278b72fbf6acbe0ad947b06ae"> 1015</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN   2  </span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 1016</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN   3  </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga439a5998fd60c3375411c7db2129ac89"> 1017</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN   4  </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gab7867dc2695855fa9084a13d06a4299f"> 1018</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN   5  </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga3b47fde44967a5a600a042398a9cf3c6"> 1019</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM12LPEN  6  </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga9897d5f0033623a05997ca222d3a132b"> 1020</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM13LPEN  7  </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gacd1af8912fedadb9edead5b31167a310"> 1021</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM14LPEN  8  </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 1022</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN   11 </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 1023</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN   14 </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gae8acbff235a15b58d1be0f065cdb5472"> 1024</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN   15 </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga6055c39af369463e14d6ff2017043671"> 1025</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN 17 </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gae11baa29f4e6d122dabdd54c6b4be052"> 1026</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN 18 </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga88fe1e9cf93caa4e02de35e92e55834d"> 1027</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN  19 </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga3de908135d9c9e74c598f7bf1e88fb34"> 1028</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN  20 </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga33286469d0a9b9fedbc2b60aa6cd7da7"> 1029</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN   21 </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gaf6a53d37df11a56412ae06f73626f637"> 1030</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN   22 </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga5abf01e4149d71e8427eefcd2e429fe9"> 1031</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN   23 </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gafb93b42a94b988f4a03bed9ea78b4519"> 1032</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN1LPEN   25 </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga167ad9fc43674d6993a9550ac3b6e70f"> 1033</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN2LPEN   26 </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga274fa282ad1ff40b747644bf9360feb4"> 1034</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN    28 </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gaf36a11e89644548702385d548f3f9ec4"> 1035</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN    29 </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga880ef558dbbf424fb90c409b04c48226"> 1036</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART7LPEN  30 </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga97752f7c9da5bfb81da7f1724b5e3192"> 1037</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART8LPEN  31 </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga82580245686c32761e8354fb174ba5dd"> 1045</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN   0  </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga8a1a808f511ff563f05f32ad3ae6d7c1"> 1046</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM8LPEN   1  </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gab8b429bc8d52abd1ba3818a82542bb98"> 1047</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN 4  </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga2b82eb1986da9ed32e6701d01fffe55d"> 1048</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN 5  </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gad9570ba4efde9d8e285987233a9f2f31"> 1049</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADCLPEN    8  </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga7a740fdf8313fbdd00dd97eb73afc4dc"> 1050</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN   11 </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 1051</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN   12 </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 1052</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN 14 </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 1053</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN   16 </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gae7999e2ebeb1300d0cf6a59ad92c41b6"> 1054</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN  17 </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 1055</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN  18 </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga00145f8814cb9a5b180d76499d97aead"> 1063</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON     0  </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#gaafca81172ed857ce6b94582fcaada87c"> 1064</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY    1  </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga542dffd7f8dc4da5401b54d822a22af0"> 1065</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP    2  </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#gabe30dbd38f6456990ee641648bc05d40"> 1066</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL    8  </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga79ea6f2df75f09b17df9582037ed6a53"> 1067</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN     15 </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 1068</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST     16 </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 1076</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION      0  </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#gab569110e757aee573ebf9ad80812e8bb"> 1077</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY     1  </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#gafc26c5996b14005a70afbeaa29aae716"> 1078</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF       24 </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga14163f80ac0b005217eb318d0639afef"> 1079</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF    25 </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga4e26d2902d11e638cd0b702332f53ab1"> 1080</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF    26 </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 1081</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF    27 </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga16e89534934436ee8958440882b71e6f"> 1082</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF    28 </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 1083</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF   29 </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 1084</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF   30 </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga675455250b91f125d52f5d347c2c0fbf"> 1085</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF   31 </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c"> 1093</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER    0  </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#ga0f801e25eb841262467f54e7325b7806"> 1094</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP   13 </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#ga392689f6486224a7f19d7ad0cd195687"> 1095</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL 15 </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#ga8885c04bcb786b89e26f066f4ccf06e0"> 1096</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN    31 </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__RCC__PLLI2SCFGR__Bit__Positions.html#ga68db5b1d90f9b62359888ed1175a0cef"> 1104</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN  6  </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__RCC__PLLI2SCFGR__Bit__Positions.html#ga0c599fc84dcde859974ed5b334e90f50"> 1105</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR  28 </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__GPIO__Base__Address__to__Code.html#ga4d6a0a911078e837f4c14cc2201e0f2e"> 1124</a></span>&#160;<span class="preprocessor">#define GPIO_BASEADDR_TO_CODE(x)  (   (x == GPIOA)?0:\</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">                                      (x == GPIOB)?1:\</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">                                      (x == GPIOC)?2:\</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">                                      (x == GPIOD)?3:\</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">                                      (x == GPIOE)?4:0 )</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160; </div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__gpio__driver_8h.html">stm32f401xx_gpio_driver.h</a>&quot;</span>        </div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__rcc__driver_8h.html">stm32f401xx_rcc_driver.h</a>&quot;</span>         </div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__usart__driver_8h.html">stm32f401xx_usart_driver.h</a>&quot;</span>       </div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__i2c__driver_8h.html">stm32f401xx_i2c_driver.h</a>&quot;</span>       </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__spi__driver_8h.html">stm32f401xx_spi_driver.h</a>&quot;</span>       </div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__nvic__driver_8h.html">stm32f401xx_nvic_driver.h</a>&quot;</span>        </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__systick__driver_8h.html">stm32f401xx_systick_driver.h</a>&quot;</span>     </div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__timer__driver_8h.html">stm32f401xx_timer_driver.h</a>&quot;</span>       </div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* INC_STM32F401XX_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aPlatform__Types_8h_html"><div class="ttname"><a href="Platform__Types_8h.html">Platform_Types.h</a></div><div class="ttdoc">Defines data types and macros for STM32F401xx microcontrollers.</div></div>
<div class="ttc" id="agroup__Platform__Types_html_ga4b435a49c74bb91f284f075e63416cb6"><div class="ttname"><a href="group__Platform__Types.html#ga4b435a49c74bb91f284f075e63416cb6">uint32</a></div><div class="ttdeci">unsigned long uint32</div><div class="ttdef"><b>Definition:</b> Platform_Types.h:74</div></div>
<div class="ttc" id="agroup__Platform__Types_html_ga758935d2272c08a6b673c270035ef191"><div class="ttname"><a href="group__Platform__Types.html#ga758935d2272c08a6b673c270035ef191">vuint8_t</a></div><div class="ttdeci">volatile unsigned char vuint8_t</div><div class="ttdoc">Volatile Types.</div><div class="ttdef"><b>Definition:</b> Platform_Types.h:110</div></div>
<div class="ttc" id="agroup__Platform__Types_html_ga9b5ba0b3d357be0e02cbafa9977ef8ef"><div class="ttname"><a href="group__Platform__Types.html#ga9b5ba0b3d357be0e02cbafa9977ef8ef">vuint32_t</a></div><div class="ttdeci">volatile unsigned long vuint32_t</div><div class="ttdef"><b>Definition:</b> Platform_Types.h:112</div></div>
<div class="ttc" id="astm32f401xx__gpio__driver_8h_html"><div class="ttname"><a href="stm32f401xx__gpio__driver_8h.html">stm32f401xx_gpio_driver.h</a></div><div class="ttdoc">Header file for GPIO driver for STM32F401xx microcontroller.</div></div>
<div class="ttc" id="astm32f401xx__i2c__driver_8h_html"><div class="ttname"><a href="stm32f401xx__i2c__driver_8h.html">stm32f401xx_i2c_driver.h</a></div><div class="ttdoc">Header file for STM32F401xx I2C driver.</div></div>
<div class="ttc" id="astm32f401xx__nvic__driver_8h_html"><div class="ttname"><a href="stm32f401xx__nvic__driver_8h.html">stm32f401xx_nvic_driver.h</a></div><div class="ttdoc">Header file for NVIC (Nested Vectored Interrupt Controller) driver for STM32F401xx microcontroller.</div></div>
<div class="ttc" id="astm32f401xx__rcc__driver_8h_html"><div class="ttname"><a href="stm32f401xx__rcc__driver_8h.html">stm32f401xx_rcc_driver.h</a></div><div class="ttdoc">Header file for RCC (Reset and Clock Control) driver for STM32F401xx MCU.</div></div>
<div class="ttc" id="astm32f401xx__spi__driver_8h_html"><div class="ttname"><a href="stm32f401xx__spi__driver_8h.html">stm32f401xx_spi_driver.h</a></div><div class="ttdoc">This file contains definitions and function prototypes for the STM32F401xx SPI driver.</div></div>
<div class="ttc" id="astm32f401xx__systick__driver_8h_html"><div class="ttname"><a href="stm32f401xx__systick__driver_8h.html">stm32f401xx_systick_driver.h</a></div><div class="ttdoc">Header file for configuring and controlling the SysTick timer in the STM32F401xx MCU....</div></div>
<div class="ttc" id="astm32f401xx__timer__driver_8h_html"><div class="ttname"><a href="stm32f401xx__timer__driver_8h.html">stm32f401xx_timer_driver.h</a></div><div class="ttdoc">Header file providing timer functionalities for the STM32F401xx MCU. This file contains the necessary...</div></div>
<div class="ttc" id="astm32f401xx__usart__driver_8h_html"><div class="ttname"><a href="stm32f401xx__usart__driver_8h.html">stm32f401xx_usart_driver.h</a></div><div class="ttdoc">USART driver header file for STM32F401 series microcontrollers.</div></div>
<div class="ttc" id="astructCRC__TypeDef_html"><div class="ttname"><a href="structCRC__TypeDef.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:995</div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a1fab18c989322232e5a43bd05c9772fb"><div class="ttname"><a href="structCRC__TypeDef.html#a1fab18c989322232e5a43bd05c9772fb">CRC_TypeDef::INIT</a></div><div class="ttdeci">uint32 INIT</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:371</div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a23c03152f6ab1ef94a6362d994f9d3fd"><div class="ttname"><a href="structCRC__TypeDef.html#a23c03152f6ab1ef94a6362d994f9d3fd">CRC_TypeDef::POL</a></div><div class="ttdeci">uint32 POL</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:369</div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a74247efd73420fa0c44fed6078ea694f"><div class="ttname"><a href="structCRC__TypeDef.html#a74247efd73420fa0c44fed6078ea694f">CRC_TypeDef::SR</a></div><div class="ttdeci">uint32 SR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:366</div></div>
<div class="ttc" id="astructCRC__TypeDef_html_a88e81eba038e1bc0501e6022037c06cc"><div class="ttname"><a href="structCRC__TypeDef.html#a88e81eba038e1bc0501e6022037c06cc">CRC_TypeDef::CR</a></div><div class="ttdeci">uint32 CR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:365</div></div>
<div class="ttc" id="astructCRC__TypeDef_html_aceeacc4f536a91e635e903a505a8546c"><div class="ttname"><a href="structCRC__TypeDef.html#aceeacc4f536a91e635e903a505a8546c">CRC_TypeDef::IDR</a></div><div class="ttdeci">uint32 IDR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:368</div></div>
<div class="ttc" id="astructCRC__TypeDef_html_ae45643f21560519a9bd31bed6d4850fa"><div class="ttname"><a href="structCRC__TypeDef.html#ae45643f21560519a9bd31bed6d4850fa">CRC_TypeDef::DR</a></div><div class="ttdeci">uint32 DR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:367</div></div>
<div class="ttc" id="astructCRC__TypeDef_html_afa9dd0245860157831b82aeb5c19fbfb"><div class="ttname"><a href="structCRC__TypeDef.html#afa9dd0245860157831b82aeb5c19fbfb">CRC_TypeDef::RESERVED</a></div><div class="ttdeci">uint32 RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:370</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html"><div class="ttname"><a href="structEXTI__TypeDef.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1310</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a2ca7e8a220f4295166083f00c2d130f3"><div class="ttname"><a href="structEXTI__TypeDef.html#a2ca7e8a220f4295166083f00c2d130f3">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">vuint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:289</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a51d656dd6778cc3f14532844979f79ea"><div class="ttname"><a href="structEXTI__TypeDef.html#a51d656dd6778cc3f14532844979f79ea">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">vuint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:290</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a8bd6e635b3b76ab3f58ae7755912c3f2"><div class="ttname"><a href="structEXTI__TypeDef.html#a8bd6e635b3b76ab3f58ae7755912c3f2">EXTI_TypeDef::PR</a></div><div class="ttdeci">vuint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:292</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_a9cc558b9875e1dc17dd1455b3e054041"><div class="ttname"><a href="structEXTI__TypeDef.html#a9cc558b9875e1dc17dd1455b3e054041">EXTI_TypeDef::EMR</a></div><div class="ttdeci">vuint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:288</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_aebf5086bbf1ef796a458ec98d7cd2c2f"><div class="ttname"><a href="structEXTI__TypeDef.html#aebf5086bbf1ef796a458ec98d7cd2c2f">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">vuint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:291</div></div>
<div class="ttc" id="astructEXTI__TypeDef_html_af16238f0771608e21f4c305766f52629"><div class="ttname"><a href="structEXTI__TypeDef.html#af16238f0771608e21f4c305766f52629">EXTI_TypeDef::IMR</a></div><div class="ttdeci">vuint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:287</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html"><div class="ttname"><a href="structGPIO__TypeDef.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1474</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a1c16832c747b566ec02d173925429dfe"><div class="ttname"><a href="structGPIO__TypeDef.html#a1c16832c747b566ec02d173925429dfe">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">vuint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:240</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a4a11e1aa98a9ab4a0a16d2f9912fe6f2"><div class="ttname"><a href="structGPIO__TypeDef.html#a4a11e1aa98a9ab4a0a16d2f9912fe6f2">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">vuint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:236</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a5244f3d005894ca6fec040bc58285859"><div class="ttname"><a href="structGPIO__TypeDef.html#a5244f3d005894ca6fec040bc58285859">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">vuint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:235</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a6a22d5a82836e1ee479de5c7ceced9db"><div class="ttname"><a href="structGPIO__TypeDef.html#a6a22d5a82836e1ee479de5c7ceced9db">GPIO_TypeDef::IDR</a></div><div class="ttdeci">vuint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:237</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_a72958cf492140948284803f2a2882784"><div class="ttname"><a href="structGPIO__TypeDef.html#a72958cf492140948284803f2a2882784">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">vuint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:234</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_aad89462a698e40ec02dba8cfe4e66836"><div class="ttname"><a href="structGPIO__TypeDef.html#aad89462a698e40ec02dba8cfe4e66836">GPIO_TypeDef::MODER</a></div><div class="ttdeci">vuint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:233</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_adaf3115608185f78ce49f2479c10f1dc"><div class="ttname"><a href="structGPIO__TypeDef.html#adaf3115608185f78ce49f2479c10f1dc">GPIO_TypeDef::ODR</a></div><div class="ttdeci">vuint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:238</div></div>
<div class="ttc" id="astructGPIO__TypeDef_html_ae240a80a24f2ca7944d31a72452523fe"><div class="ttname"><a href="structGPIO__TypeDef.html#ae240a80a24f2ca7944d31a72452523fe">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">vuint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:239</div></div>
<div class="ttc" id="astructI2C__TypeDef_html"><div class="ttname"><a href="structI2C__TypeDef.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1516</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a2898a3ca3023313e6c87001d458c1cb8"><div class="ttname"><a href="structI2C__TypeDef.html#a2898a3ca3023313e6c87001d458c1cb8">I2C_TypeDef::CR2</a></div><div class="ttdeci">uint32 CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:349</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a50e476b3ceeb20ffab68666c2df0b5a6"><div class="ttname"><a href="structI2C__TypeDef.html#a50e476b3ceeb20ffab68666c2df0b5a6">I2C_TypeDef::SR2</a></div><div class="ttdeci">uint32 SR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:354</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a61595ad3062210ae60891dcc735490bd"><div class="ttname"><a href="structI2C__TypeDef.html#a61595ad3062210ae60891dcc735490bd">I2C_TypeDef::OAR2</a></div><div class="ttdeci">uint32 OAR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:351</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a6e6b2a5828fe8566d38e48904d974854"><div class="ttname"><a href="structI2C__TypeDef.html#a6e6b2a5828fe8566d38e48904d974854">I2C_TypeDef::DR</a></div><div class="ttdeci">uint32 DR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:352</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a76ee5f84259ee9023f776b2750834550"><div class="ttname"><a href="structI2C__TypeDef.html#a76ee5f84259ee9023f776b2750834550">I2C_TypeDef::CR1</a></div><div class="ttdeci">uint32 CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:348</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_a8f1dab24b2048faf3bcedbbddf716e8b"><div class="ttname"><a href="structI2C__TypeDef.html#a8f1dab24b2048faf3bcedbbddf716e8b">I2C_TypeDef::OAR1</a></div><div class="ttdeci">uint32 OAR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:350</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_ab6028c10bb4dea84717c30542ad62d6a"><div class="ttname"><a href="structI2C__TypeDef.html#ab6028c10bb4dea84717c30542ad62d6a">I2C_TypeDef::TRISE</a></div><div class="ttdeci">uint32 TRISE</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:356</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_ace52ed392a10483e372828838ccd15c6"><div class="ttname"><a href="structI2C__TypeDef.html#ace52ed392a10483e372828838ccd15c6">I2C_TypeDef::SR1</a></div><div class="ttdeci">uint32 SR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:353</div></div>
<div class="ttc" id="astructI2C__TypeDef_html_afa0021dbbd3de458f1c27a6da6a07f34"><div class="ttname"><a href="structI2C__TypeDef.html#afa0021dbbd3de458f1c27a6da6a07f34">I2C_TypeDef::CCR</a></div><div class="ttdeci">uint32 CCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:355</div></div>
<div class="ttc" id="astructNVIC__TypeDef_html"><div class="ttname"><a href="structNVIC__TypeDef.html">NVIC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:178</div></div>
<div class="ttc" id="astructNVIC__TypeDef_html_aee7cb47b7ff4afe4afa9c3b5ef45a205"><div class="ttname"><a href="structNVIC__TypeDef.html#aee7cb47b7ff4afe4afa9c3b5ef45a205">NVIC_TypeDef::STIR</a></div><div class="ttdeci">vuint32_t STIR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:191</div></div>
<div class="ttc" id="astructRCC__TypeDef_html"><div class="ttname"><a href="structRCC__TypeDef.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1635</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a0302d394feb8268694ba4d213a57ac00"><div class="ttname"><a href="structRCC__TypeDef.html#a0302d394feb8268694ba4d213a57ac00">RCC_TypeDef::AHB1LPENR</a></div><div class="ttdeci">vuint32_t AHB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:266</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a1311b6e3f9c0d81065d2c3d84516f90a"><div class="ttname"><a href="structRCC__TypeDef.html#a1311b6e3f9c0d81065d2c3d84516f90a">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">vuint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:263</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a2444a28b5fd0b67613bae9a4871dd1f1"><div class="ttname"><a href="structRCC__TypeDef.html#a2444a28b5fd0b67613bae9a4871dd1f1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">vuint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:252</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a494837eaf5c6196ee699c0e02fe06e5c"><div class="ttname"><a href="structRCC__TypeDef.html#a494837eaf5c6196ee699c0e02fe06e5c">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">vuint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:258</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a4c3a14d1a715d1c8eba36bfb487a81eb"><div class="ttname"><a href="structRCC__TypeDef.html#a4c3a14d1a715d1c8eba36bfb487a81eb">RCC_TypeDef::APB1LPENR</a></div><div class="ttdeci">vuint32_t APB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:269</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a56e18a184cb997abe1995e3a244bc801"><div class="ttname"><a href="structRCC__TypeDef.html#a56e18a184cb997abe1995e3a244bc801">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">vuint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:257</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a646cf0facb0c6e9649f9b67057c7f27c"><div class="ttname"><a href="structRCC__TypeDef.html#a646cf0facb0c6e9649f9b67057c7f27c">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">vuint32_t AHB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:260</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a669ce71168e224f0b1b778fd5da5bd95"><div class="ttname"><a href="structRCC__TypeDef.html#a669ce71168e224f0b1b778fd5da5bd95">RCC_TypeDef::APB2LPENR</a></div><div class="ttdeci">vuint32_t APB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:270</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a79b7711a910ed1a1212f08f11cb5d537"><div class="ttname"><a href="structRCC__TypeDef.html#a79b7711a910ed1a1212f08f11cb5d537">RCC_TypeDef::CSR</a></div><div class="ttdeci">vuint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:273</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a81b1acfda72619b427f2ea985ef05901"><div class="ttname"><a href="structRCC__TypeDef.html#a81b1acfda72619b427f2ea985ef05901">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">vuint32_t AHB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:261</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a91860839b6d9176118c5c189baed252f"><div class="ttname"><a href="structRCC__TypeDef.html#a91860839b6d9176118c5c189baed252f">RCC_TypeDef::AHB2LPENR</a></div><div class="ttdeci">vuint32_t AHB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:267</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a9350f9333d728824afbd5a02cfdc69e3"><div class="ttname"><a href="structRCC__TypeDef.html#a9350f9333d728824afbd5a02cfdc69e3">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">vuint32_t PLLCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:251</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_a9942a3acabe7ed755db7a182e0a16daa"><div class="ttname"><a href="structRCC__TypeDef.html#a9942a3acabe7ed755db7a182e0a16daa">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">vuint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:264</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_aa3d2438594f9072c5e05a55d5a7756ea"><div class="ttname"><a href="structRCC__TypeDef.html#aa3d2438594f9072c5e05a55d5a7756ea">RCC_TypeDef::DCKCFGR</a></div><div class="ttdeci">vuint32_t DCKCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:278</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ac99c0a13a7be99f60adfd94ae442263f"><div class="ttname"><a href="structRCC__TypeDef.html#ac99c0a13a7be99f60adfd94ae442263f">RCC_TypeDef::PLLI2SCFGR</a></div><div class="ttdeci">vuint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:276</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_acae580422445f2d4cea3b724289438d1"><div class="ttname"><a href="structRCC__TypeDef.html#acae580422445f2d4cea3b724289438d1">RCC_TypeDef::CIR</a></div><div class="ttdeci">vuint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:253</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ad045c897f1724485ea79eeef6f1130b1"><div class="ttname"><a href="structRCC__TypeDef.html#ad045c897f1724485ea79eeef6f1130b1">RCC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32 RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:277</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_adc1509eaaf4823e81508ba603fae79b1"><div class="ttname"><a href="structRCC__TypeDef.html#adc1509eaaf4823e81508ba603fae79b1">RCC_TypeDef::CR</a></div><div class="ttdeci">vuint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:250</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ae0fbccb0899d3881bcfd2a173362c44a"><div class="ttname"><a href="structRCC__TypeDef.html#ae0fbccb0899d3881bcfd2a173362c44a">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">vuint32_t AHB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:255</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_ae33ed2e7efb92858486927d839613dc3"><div class="ttname"><a href="structRCC__TypeDef.html#ae33ed2e7efb92858486927d839613dc3">RCC_TypeDef::SSCGR</a></div><div class="ttdeci">vuint32_t SSCGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:275</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_aee6a3ad3fd61ca8741004d7ef7601370"><div class="ttname"><a href="structRCC__TypeDef.html#aee6a3ad3fd61ca8741004d7ef7601370">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">vuint32_t AHB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:254</div></div>
<div class="ttc" id="astructRCC__TypeDef_html_af7c110eeb25b0e2d60df003713a971ff"><div class="ttname"><a href="structRCC__TypeDef.html#af7c110eeb25b0e2d60df003713a971ff">RCC_TypeDef::BDCR</a></div><div class="ttdeci">vuint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:272</div></div>
<div class="ttc" id="astructSCB__TypeDef_html"><div class="ttname"><a href="structSCB__TypeDef.html">SCB_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:199</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_a5c07ca08933a89ab4c7f841ae22a541c"><div class="ttname"><a href="structSCB__TypeDef.html#a5c07ca08933a89ab4c7f841ae22a541c">SCB_TypeDef::AIRCR</a></div><div class="ttdeci">vuint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:203</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_a6bba96b1b35526061add73ee9d623cd8"><div class="ttname"><a href="structSCB__TypeDef.html#a6bba96b1b35526061add73ee9d623cd8">SCB_TypeDef::MMAR</a></div><div class="ttdeci">vuint32_t MMAR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:211</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_a9e0b7a2e0b9fa6c40ef07fcfc0daa283"><div class="ttname"><a href="structSCB__TypeDef.html#a9e0b7a2e0b9fa6c40ef07fcfc0daa283">SCB_TypeDef::CFSR</a></div><div class="ttdeci">vuint32_t CFSR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:208</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_aafa26d323a8234629a2f38762dbbb09f"><div class="ttname"><a href="structSCB__TypeDef.html#aafa26d323a8234629a2f38762dbbb09f">SCB_TypeDef::SHCSR</a></div><div class="ttdeci">vuint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:207</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_ab426de43170a1dfd8094ae535fd8cf6e"><div class="ttname"><a href="structSCB__TypeDef.html#ab426de43170a1dfd8094ae535fd8cf6e">SCB_TypeDef::RESERVED</a></div><div class="ttdeci">uint32 RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:210</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_aba2939ef020fde2f7bdb00aa12396497"><div class="ttname"><a href="structSCB__TypeDef.html#aba2939ef020fde2f7bdb00aa12396497">SCB_TypeDef::SCR</a></div><div class="ttdeci">vuint32_t SCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:204</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_abb8185a4616b68565f4baaef893d154b"><div class="ttname"><a href="structSCB__TypeDef.html#abb8185a4616b68565f4baaef893d154b">SCB_TypeDef::VTOR</a></div><div class="ttdeci">vuint32_t VTOR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:202</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_ac466de3549a43ac872cd426c6a82316b"><div class="ttname"><a href="structSCB__TypeDef.html#ac466de3549a43ac872cd426c6a82316b">SCB_TypeDef::CPUID</a></div><div class="ttdeci">vuint32_t CPUID</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:200</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_ac6696a172006cd960192ca0b3d1f1e80"><div class="ttname"><a href="structSCB__TypeDef.html#ac6696a172006cd960192ca0b3d1f1e80">SCB_TypeDef::BFAR</a></div><div class="ttdeci">vuint32_t BFAR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:212</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_acb29f57c5c02d8c2d6593a350739fbd4"><div class="ttname"><a href="structSCB__TypeDef.html#acb29f57c5c02d8c2d6593a350739fbd4">SCB_TypeDef::ICSR</a></div><div class="ttdeci">vuint32_t ICSR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:201</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_ad0e4afead1a9c8efb91bd364c48e0b03"><div class="ttname"><a href="structSCB__TypeDef.html#ad0e4afead1a9c8efb91bd364c48e0b03">SCB_TypeDef::CCR</a></div><div class="ttdeci">vuint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:205</div></div>
<div class="ttc" id="astructSCB__TypeDef_html_ad35c1a0685fc9208d7c13ba1365f0631"><div class="ttname"><a href="structSCB__TypeDef.html#ad35c1a0685fc9208d7c13ba1365f0631">SCB_TypeDef::HFSR</a></div><div class="ttdeci">vuint32_t HFSR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:209</div></div>
<div class="ttc" id="astructSPI__TypeDef_html"><div class="ttname"><a href="structSPI__TypeDef.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1776</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_a028deae8b16ebdf42543cfe1226ae031"><div class="ttname"><a href="structSPI__TypeDef.html#a028deae8b16ebdf42543cfe1226ae031">SPI_TypeDef::CR2</a></div><div class="ttdeci">uint32 CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:332</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_a0523302e6850c037c62383a7f99deb02"><div class="ttname"><a href="structSPI__TypeDef.html#a0523302e6850c037c62383a7f99deb02">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">uint32 TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:337</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_a61e05344ba89d0343534919b3fcc68ef"><div class="ttname"><a href="structSPI__TypeDef.html#a61e05344ba89d0343534919b3fcc68ef">SPI_TypeDef::SR</a></div><div class="ttdeci">uint32 SR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:333</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_a73455bd29dc0b9053b9bc7d48817bebd"><div class="ttname"><a href="structSPI__TypeDef.html#a73455bd29dc0b9053b9bc7d48817bebd">SPI_TypeDef::DR</a></div><div class="ttdeci">uint32 DR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:334</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_a9f4a8baa77e745ec29cc225f2cd2211f"><div class="ttname"><a href="structSPI__TypeDef.html#a9f4a8baa77e745ec29cc225f2cd2211f">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">uint32 I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:338</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_abef73c46110a7daaab2f5dd7007ac72b"><div class="ttname"><a href="structSPI__TypeDef.html#abef73c46110a7daaab2f5dd7007ac72b">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">uint32 CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:335</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_ac8e044a8f83ddd477d84e2c7d532856c"><div class="ttname"><a href="structSPI__TypeDef.html#ac8e044a8f83ddd477d84e2c7d532856c">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">uint32 RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:336</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_aef7ee084f8f5a8740108926eb2a23bd8"><div class="ttname"><a href="structSPI__TypeDef.html#aef7ee084f8f5a8740108926eb2a23bd8">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">uint32 I2SPR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:339</div></div>
<div class="ttc" id="astructSPI__TypeDef_html_af8c0f80f2d8a54ab720ffc6199d41988"><div class="ttname"><a href="structSPI__TypeDef.html#af8c0f80f2d8a54ab720ffc6199d41988">SPI_TypeDef::CR1</a></div><div class="ttdeci">uint32 CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:331</div></div>
<div class="ttc" id="astructSTK__TypeDef_html"><div class="ttname"><a href="structSTK__TypeDef.html">STK_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:220</div></div>
<div class="ttc" id="astructSTK__TypeDef_html_a0ea060eb01e6c31c32833751b981d82e"><div class="ttname"><a href="structSTK__TypeDef.html#a0ea060eb01e6c31c32833751b981d82e">STK_TypeDef::CALIB</a></div><div class="ttdeci">vuint32_t CALIB</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:224</div></div>
<div class="ttc" id="astructSTK__TypeDef_html_a12d1a11d8c8ee883cde315055614dd6f"><div class="ttname"><a href="structSTK__TypeDef.html#a12d1a11d8c8ee883cde315055614dd6f">STK_TypeDef::VAL</a></div><div class="ttdeci">vuint32_t VAL</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:223</div></div>
<div class="ttc" id="astructSTK__TypeDef_html_a8abed7e7d3563f8704c412e874ed4770"><div class="ttname"><a href="structSTK__TypeDef.html#a8abed7e7d3563f8704c412e874ed4770">STK_TypeDef::CTRL</a></div><div class="ttdeci">vuint32_t CTRL</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:221</div></div>
<div class="ttc" id="astructSTK__TypeDef_html_aed7300bc806d9609db193384487170fc"><div class="ttname"><a href="structSTK__TypeDef.html#aed7300bc806d9609db193384487170fc">STK_TypeDef::LOAD</a></div><div class="ttdeci">vuint32_t LOAD</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:222</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html"><div class="ttname"><a href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a></div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:300</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a430efd7e588e7a4b515782091402a993"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a430efd7e588e7a4b515782091402a993">SYSCFG_RegDef_t::MEMRMP</a></div><div class="ttdeci">vuint32_t MEMRMP</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:301</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a912d79f770614620519edd1a6cabeca8"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a912d79f770614620519edd1a6cabeca8">SYSCFG_RegDef_t::CMPCR</a></div><div class="ttdeci">vuint32_t CMPCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:305</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_aa67af5ac7b794f31160bd5a6c0fb1542"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#aa67af5ac7b794f31160bd5a6c0fb1542">SYSCFG_RegDef_t::PMC</a></div><div class="ttdeci">vuint32_t PMC</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:302</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_ac89aef5af3fcdf17153fd76f68af8ba7"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#ac89aef5af3fcdf17153fd76f68af8ba7">SYSCFG_RegDef_t::CFGR</a></div><div class="ttdeci">vuint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:307</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html"><div class="ttname"><a href="structTIM1__TypeDef.html">TIM1_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:379</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a167b685c4b7852d17935018d460f6e50"><div class="ttname"><a href="structTIM1__TypeDef.html#a167b685c4b7852d17935018d460f6e50">TIM1_TypeDef::CCER</a></div><div class="ttdeci">uint32 CCER</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:388</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a4789e7c48972f807780cba2a065b9b70"><div class="ttname"><a href="structTIM1__TypeDef.html#a4789e7c48972f807780cba2a065b9b70">TIM1_TypeDef::DIER</a></div><div class="ttdeci">uint32 DIER</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:383</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a4bddbb4c6d91e5a08f3d0fb592d7b852"><div class="ttname"><a href="structTIM1__TypeDef.html#a4bddbb4c6d91e5a08f3d0fb592d7b852">TIM1_TypeDef::CCR2</a></div><div class="ttdeci">uint32 CCR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:394</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a4c61878a83db60832162b239579b5e14"><div class="ttname"><a href="structTIM1__TypeDef.html#a4c61878a83db60832162b239579b5e14">TIM1_TypeDef::ARR</a></div><div class="ttdeci">uint32 ARR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:391</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a513b46b970d6cbd1b40e7219fb572276"><div class="ttname"><a href="structTIM1__TypeDef.html#a513b46b970d6cbd1b40e7219fb572276">TIM1_TypeDef::SMCR</a></div><div class="ttdeci">uint32 SMCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:382</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a55c032f8105a33c31c343154ec7ae2c7"><div class="ttname"><a href="structTIM1__TypeDef.html#a55c032f8105a33c31c343154ec7ae2c7">TIM1_TypeDef::SR</a></div><div class="ttdeci">uint32 SR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:384</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a5850450cafe41250ccb583f2b82b23f4"><div class="ttname"><a href="structTIM1__TypeDef.html#a5850450cafe41250ccb583f2b82b23f4">TIM1_TypeDef::OR</a></div><div class="ttdeci">uint32 OR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:400</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a5ff4c42f412720609ee1eb81976e93d5"><div class="ttname"><a href="structTIM1__TypeDef.html#a5ff4c42f412720609ee1eb81976e93d5">TIM1_TypeDef::DCR</a></div><div class="ttdeci">uint32 DCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:398</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a648afb8d6a11a1f0d4fb2e9d12b6b0f6"><div class="ttname"><a href="structTIM1__TypeDef.html#a648afb8d6a11a1f0d4fb2e9d12b6b0f6">TIM1_TypeDef::BDTR</a></div><div class="ttdeci">uint32 BDTR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:397</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a71949128303ec6baa2101b87fcae4538"><div class="ttname"><a href="structTIM1__TypeDef.html#a71949128303ec6baa2101b87fcae4538">TIM1_TypeDef::CCMR2</a></div><div class="ttdeci">uint32 CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:387</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a71ec00304eb88dbbc386b8de110dc4e9"><div class="ttname"><a href="structTIM1__TypeDef.html#a71ec00304eb88dbbc386b8de110dc4e9">TIM1_TypeDef::CCR1</a></div><div class="ttdeci">uint32 CCR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:393</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a79fb275f3cda6e99446ec65c33e53396"><div class="ttname"><a href="structTIM1__TypeDef.html#a79fb275f3cda6e99446ec65c33e53396">TIM1_TypeDef::RCR</a></div><div class="ttdeci">uint32 RCR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:392</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_a87330677082d063d1d601d0db1403f79"><div class="ttname"><a href="structTIM1__TypeDef.html#a87330677082d063d1d601d0db1403f79">TIM1_TypeDef::CR1</a></div><div class="ttdeci">uint32 CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:380</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_ab090aa42e22156329a1715e08eaa38a9"><div class="ttname"><a href="structTIM1__TypeDef.html#ab090aa42e22156329a1715e08eaa38a9">TIM1_TypeDef::CNT</a></div><div class="ttdeci">uint32 CNT</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:389</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_ab0eeed6370df7aed002ddebf31ee2157"><div class="ttname"><a href="structTIM1__TypeDef.html#ab0eeed6370df7aed002ddebf31ee2157">TIM1_TypeDef::EGR</a></div><div class="ttdeci">uint32 EGR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:385</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_ab56e36951a40bef1ae24fcbc6b423416"><div class="ttname"><a href="structTIM1__TypeDef.html#ab56e36951a40bef1ae24fcbc6b423416">TIM1_TypeDef::CCR3</a></div><div class="ttdeci">uint32 CCR3</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:395</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_adb07b3d73600cb72953fe9f4f863193f"><div class="ttname"><a href="structTIM1__TypeDef.html#adb07b3d73600cb72953fe9f4f863193f">TIM1_TypeDef::CCMR1</a></div><div class="ttdeci">uint32 CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:386</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_aee1a559ace89bbafab7984cac62425b1"><div class="ttname"><a href="structTIM1__TypeDef.html#aee1a559ace89bbafab7984cac62425b1">TIM1_TypeDef::CR2</a></div><div class="ttdeci">uint32 CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:381</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_aefb4c1d569b86391a5d04d20be2f6442"><div class="ttname"><a href="structTIM1__TypeDef.html#aefb4c1d569b86391a5d04d20be2f6442">TIM1_TypeDef::DMAR</a></div><div class="ttdeci">uint32 DMAR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:399</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_af1851955dc5ddbb2344c20ff8e8169ec"><div class="ttname"><a href="structTIM1__TypeDef.html#af1851955dc5ddbb2344c20ff8e8169ec">TIM1_TypeDef::PSC</a></div><div class="ttdeci">uint32 PSC</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:390</div></div>
<div class="ttc" id="astructTIM1__TypeDef_html_af996363752a8c8822ad6cb18b678033b"><div class="ttname"><a href="structTIM1__TypeDef.html#af996363752a8c8822ad6cb18b678033b">TIM1_TypeDef::CCR4</a></div><div class="ttdeci">uint32 CCR4</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:396</div></div>
<div class="ttc" id="astructUSART__TypeDef_html"><div class="ttname"><a href="structUSART__TypeDef.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1906</div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a22e5383cc12a56e4a7ae4d632c28bd34"><div class="ttname"><a href="structUSART__TypeDef.html#a22e5383cc12a56e4a7ae4d632c28bd34">USART_TypeDef::CR2</a></div><div class="ttdeci">uint32 CR2</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:320</div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a6bc55e36dcf44f53f6c093c6c1ed29a4"><div class="ttname"><a href="structUSART__TypeDef.html#a6bc55e36dcf44f53f6c093c6c1ed29a4">USART_TypeDef::SR</a></div><div class="ttdeci">uint32 SR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:316</div></div>
<div class="ttc" id="astructUSART__TypeDef_html_a782c0ecc2f80d494ad17234abf7e05d5"><div class="ttname"><a href="structUSART__TypeDef.html#a782c0ecc2f80d494ad17234abf7e05d5">USART_TypeDef::CR3</a></div><div class="ttdeci">uint32 CR3</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:321</div></div>
<div class="ttc" id="astructUSART__TypeDef_html_aa890baaac92ceee51259c541798b9f90"><div class="ttname"><a href="structUSART__TypeDef.html#aa890baaac92ceee51259c541798b9f90">USART_TypeDef::DR</a></div><div class="ttdeci">uint32 DR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:317</div></div>
<div class="ttc" id="astructUSART__TypeDef_html_adae66e75def3070a020883f731865dd6"><div class="ttname"><a href="structUSART__TypeDef.html#adae66e75def3070a020883f731865dd6">USART_TypeDef::BRR</a></div><div class="ttdeci">uint32 BRR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:318</div></div>
<div class="ttc" id="astructUSART__TypeDef_html_ae6c7ea90d75046d5b2fed9b154b1bd93"><div class="ttname"><a href="structUSART__TypeDef.html#ae6c7ea90d75046d5b2fed9b154b1bd93">USART_TypeDef::CR1</a></div><div class="ttdeci">uint32 CR1</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:319</div></div>
<div class="ttc" id="astructUSART__TypeDef_html_afa635420ccf334a9800bda5a7c884ea2"><div class="ttname"><a href="structUSART__TypeDef.html#afa635420ccf334a9800bda5a7c884ea2">USART_TypeDef::GTPR</a></div><div class="ttdeci">uint32 GTPR</div><div class="ttdef"><b>Definition:</b> stm32f401xx.h:322</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
