Command: report datapath > datapath.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  07:44:17 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                      Operator   Signedness   Inputs   Outputs CellArea Line Col   Filename  
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1403
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1468
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  U_S11_add_41_16
  module:add_unsigned_232
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1323
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1322
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[0].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1465
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1399
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1464
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1400
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1483
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1327
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1326
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_2
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_2
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_2
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_2
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[10].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_2
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1463
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1397
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1462
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1398
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1482
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1329
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1328
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_3
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_3
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_3
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_3
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[11].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_3
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1461
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1395
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1460
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1396
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1481
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1331
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1330
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_4
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_4
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_4
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_4
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[12].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_4
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1459
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1393
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1458
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1394
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1480
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1333
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1332
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_5
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_5
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_5
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_5
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[13].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_5
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1457
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1391
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1456
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1392
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1479
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1335
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1334
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_6
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_6
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_6
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_6
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[14].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_6
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1455
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1389
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1454
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1390
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1478
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1337
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1336
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_7
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_7
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_7
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_7
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[15].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_7
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1453
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1387
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1452
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1388
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1477
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1339
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1338
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_8
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_8
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_8
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_8
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[16].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_8
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1467
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1401
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1466
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1402
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1484
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1325
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1324
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_1
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_1
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_1
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_1
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[1].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_1
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1451
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1385
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1450
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1386
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1476
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1341
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1340
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_9
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_9
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_9
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_9
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[2].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_9
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1449
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1383
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1448
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1384
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1475
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1343
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1342
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_10
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_10
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_10
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_10
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[3].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_10
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1447
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1381
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1446
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1382
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1474
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1345
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1344
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_11
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_11
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_11
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_11
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[4].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_11
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1445
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1379
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1444
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1380
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1473
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1347
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1346
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_12
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_12
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_12
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_12
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[5].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_12
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1443
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1377
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1442
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1378
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1472
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1349
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1348
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_13
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_13
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_13
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_13
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[6].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_13
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1441
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1375
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1440
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1376
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1471
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1351
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1350
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_14
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_14
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_14
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_14
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[7].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_14
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1439
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1373
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1438
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1374
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1470
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28_1353
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1352
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_15
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_15
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_15
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_15
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[8].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_15
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  U_1_U_S0_add_18_10
  module:add_signed_254_1437
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  U_1_U_S1_add_18_10
  module:add_signed_253_1371
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  U_2_U_S0_add_18_10
  module:add_signed_254_1436
   slow                  +       signed     12x10      12         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  U_2_U_S1_add_18_10
  module:add_signed_253_1372
   slow                  +       signed     14x10      14         80.08  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  U_S11_add_41_16
  module:add_unsigned_232_1469
   slow                  +       unsigned   13x13      14         89.44  381  65 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  addinc_U_S22_add_18_16
  module:add_signed_carry_28
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S22_add_18_16       +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S22_add_18_10       +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  addinc_U_S2_add_18_16
  module:add_signed_carry_28_1354
   slow                  +       signed     13x14x1    14        108.16                      
---------------------------------------------------------------------------------------------
   U_S2_add_18_16        +       signed     14x2       14                 18  16 INTER_4.vhd 
   U_S2_add_18_10        +       signed     13x14      14                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  csa_tree_U_S0_add_18_10_groupi
  module:csa_tree_U_S0_add_18_10_group_29_16
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S0_add_18_10        +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_0_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_0_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  csa_tree_U_S13_add_18_10_groupi
  module:csa_tree_U_S13_add_18_10_group_25_16
   very_fast       csa_and_adder            16x15x15   16        254.28                      
---------------------------------------------------------------------------------------------
   U_S13_add_18_10       +       signed     16x7       16                 18  10 INTER_4.vhd 
   U_S12_add_18_16       +       signed     16x2       16                 18  16 INTER_4.vhd 
   U_S12_add_18_10       +       signed     16x16      16                 18  10 INTER_4.vhd 
   U_S10_add_41_16       +       unsigned   15x15      16                 41  16 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  csa_tree_U_S20_add_18_10_groupi
  module:csa_tree_U_S20_add_18_10_group_27_16
   very_fast       csa_and_adder            10x13      13        136.76                      
---------------------------------------------------------------------------------------------
   U_S20_add_18_10       +       signed     7x13       13                 18  10 INTER_4.vhd 
   U_3_U_S0_add_18_16
                         +       signed     13x2       13                 18  16 INTER_4.vhd 
   U_3_U_S0_add_18_10
                         +       signed     10x13      13                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  csa_tree_U_s23_add_18_10_groupi
  module:csa_tree_U_s23_add_18_10_group_21_16
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s23_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S21_add_18_10       +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_2_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_2_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================
INTER_4
 gen_filter[9].U_S0
  csa_tree_U_s3_add_18_10_groupi
  module:csa_tree_U_s3_add_18_10_group_23_16
   very_fast       csa_and_adder            14x14x16x1 16        366.60                      
                                            6                                                
---------------------------------------------------------------------------------------------
   U_s3_add_18_10        +       signed     14x16      16                 18  10 INTER_4.vhd 
   U_S1_add_18_10        +       signed     16x14      16                 18  10 INTER_4.vhd 
   U_1_U_S2_add_18_16_pad
                         +       signed     16x3       16                 18  16 INTER_4.vhd 
   U_1_U_S2_add_18_10_pad
                         +       signed     16x16      16                 18  10 INTER_4.vhd 
=============================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 32080.36      78.43 
external muxes       0.00       0.00 
others            8823.88      21.57 
-------------------------------------
total            40904.24     100.00 

