#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_000000000302fe30 .scope module, "dsp_hdlc_ctrl_testbench" "dsp_hdlc_ctrl_testbench" 2 5;
 .timescale -9 -12;
v0000000003227170_0 .var "clk", 0 0;
v0000000003226770_0 .var "clk_100m", 0 0;
v0000000003226bd0_0 .net "datat", 0 0, v0000000003225910_0;  1 drivers
v00000000032261d0_0 .net "db", 9 0, v000000000319bd50_0;  1 drivers
v0000000003227850_0 .var "emif_data", 15 0;
v0000000003226c70_0 .var "emif_dpram_addr", 23 0;
v00000000032263b0_0 .var "emif_dpram_wen", 0 0;
v0000000003226d10_0 .var/i "i", 31 0;
v0000000003225ff0_0 .net "inr", 0 0, v0000000003225a50_0;  1 drivers
v0000000003226590_0 .net "ramd", 7 0, L_0000000002cf5a70;  1 drivers
v0000000003226f90_0 .var "rst_n", 0 0;
v0000000003226270_0 .net "trastart_flag", 0 0, v000000000319aef0_0;  1 drivers
S_0000000002fbd670 .scope module, "u_dsp_hdlc_ctrl" "dsp_hdlc_ctrl" 2 186, 3 3 0, S_000000000302fe30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_100m"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "emif_dpram_wen"
    .port_info 4 /INPUT 24 "emif_dpram_addr"
    .port_info 5 /INPUT 16 "emif_data"
    .port_info 6 /OUTPUT 1 "trastart_flag"
    .port_info 7 /OUTPUT 10 "db"
    .port_info 8 /OUTPUT 8 "ramd"
P_0000000002cd3cf0 .param/l "ADDR_TX_START" 0 3 16, C4<000000000000000011111111>;
P_0000000002cd3d28 .param/l "TR_FLAG_WIDTH" 0 3 17, C4<0001010100>;
L_0000000002cf4650 .functor NOT 1, v0000000003226f90_0, C4<0>, C4<0>, C4<0>;
L_0000000002cf5a70 .functor BUFZ 8, L_0000000002cf5ca0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000002fb70d0_0 .var "bytes", 9 0;
v0000000002fb6d10_0 .var "bytes1", 9 0;
v000000000319b0d0_0 .var "bytes2", 9 0;
v000000000319c930_0 .var "bytes3", 9 0;
v000000000319bc10_0 .net "clk", 0 0, v0000000003227170_0;  1 drivers
v000000000319b350_0 .net "clk_100m", 0 0, v0000000003226770_0;  1 drivers
v000000000319c4d0_0 .var "cnt_8", 3 0;
v000000000319adb0_0 .var "cnt_start", 9 0;
v000000000319cd90_0 .var "cnt_trans_start", 9 0;
v000000000319bd50_0 .var "db", 9 0;
v000000000319af90_0 .var "db1", 9 0;
v000000000319ab30_0 .var "db2", 9 0;
v000000000319c750_0 .net "doutb", 7 0, L_0000000002cf5ca0;  1 drivers
v000000000319abd0_0 .net "emif_data", 15 0, v0000000003227850_0;  1 drivers
v000000000319ac70_0 .net "emif_dpram_addr", 23 0, v0000000003226c70_0;  1 drivers
v000000000319b490_0 .net "emif_dpram_wen", 0 0, v00000000032263b0_0;  1 drivers
v000000000319b530_0 .net "ramd", 7 0, L_0000000002cf5a70;  alias, 1 drivers
v000000000319b850_0 .var "rden", 0 0;
v000000000319c610_0 .var "rden1", 0 0;
v000000000319c390_0 .var "rden2_2", 0 0;
v000000000319b030_0 .net "rst_n", 0 0, v0000000003226f90_0;  1 drivers
v000000000319b7b0_0 .var "start", 0 0;
v000000000319c9d0_0 .var "start1", 0 0;
v000000000319ae50_0 .var "start2", 0 0;
v000000000319c7f0_0 .var "start3", 0 0;
v000000000319ca70_0 .var "start_pos", 0 0;
v000000000319aef0_0 .var "trastart_flag", 0 0;
E_000000000304d4a0/0 .event negedge, v000000000319b030_0;
E_000000000304d4a0/1 .event posedge, v0000000003114800_0;
E_000000000304d4a0 .event/or E_000000000304d4a0/0, E_000000000304d4a0/1;
E_000000000304d2e0/0 .event negedge, v000000000319b030_0;
E_000000000304d2e0/1 .event posedge, v00000000031153e0_0;
E_000000000304d2e0 .event/or E_000000000304d2e0/0, E_000000000304d2e0/1;
L_0000000003227710 .part v0000000003226c70_0, 0, 8;
L_00000000032275d0 .part v000000000319c930_0, 0, 9;
S_00000000030404a0 .scope module, "u_hdlc_tx_ram" "hdlc_tx_ram" 3 173, 4 56 0, S_0000000002fbd670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 8 "addra"
    .port_info 4 /INPUT 16 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 9 "addrb"
    .port_info 9 /OUTPUT 8 "doutb"
v0000000002e006b0_0 .net "addra", 7 0, L_0000000003227710;  1 drivers
v0000000002e01ab0_0 .net "addrb", 8 0, L_00000000032275d0;  1 drivers
v0000000002e04ad0_0 .net "clka", 0 0, v0000000003226770_0;  alias, 1 drivers
v0000000002e036d0_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000002e054d0_0 .net "dina", 15 0, v0000000003227850_0;  alias, 1 drivers
v0000000002dfe3b0_0 .net "doutb", 7 0, L_0000000002cf5ca0;  alias, 1 drivers
v0000000002fb9a10_0 .net "ena", 0 0, v00000000032263b0_0;  alias, 1 drivers
v0000000002fba4b0_0 .net "enb", 0 0, v000000000319c390_0;  1 drivers
v0000000002fb3430_0 .net "rstb", 0 0, L_0000000002cf4650;  1 drivers
L_0000000003229b30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002fb36b0_0 .net "wea", 0 0, L_0000000003229b30;  1 drivers
S_0000000002f30c40 .scope module, "inst" "blk_mem_gen_v8_4_1" 4 166, 5 3412 0, S_00000000030404a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 8 "addra"
    .port_info 6 /INPUT 16 "dina"
    .port_info 7 /OUTPUT 16 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 9 "addrb"
    .port_info 14 /INPUT 8 "dinb"
    .port_info 15 /OUTPUT 8 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 9 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 16 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 8 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 9 "s_axi_rdaddrecc"
P_0000000003133bb0 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_0000000003133be8 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001000>;
P_0000000003133c20 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001001>;
P_0000000003133c58 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_0000000003133c90 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001001>;
P_0000000003133cc8 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_0000000003133d00 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001001>;
P_0000000003133d38 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_0000000003133d70 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_0000000003133da8 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_0000000003133de0 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_0000000003133e18 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_0000000003133e50 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_0000000003133e88 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_0000000003133ec0 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_0000000003133ef8 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_0000000003133f30 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_0000000003133f68 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_0000000003133fa0 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_0000000003133fd8 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_0000000003134010 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_0000000003134048 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_0000000003134080 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_00000000031340b8 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_00000000031340f0 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_0000000003134128 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_0000000003134160 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_0000000003134198 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_00000000031341d0 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_0000000003134208 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_0000000003134240 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.3157 mW";
P_0000000003134278 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_00000000031342b0 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_00000000031342e8 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_0000000003134320 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_0000000003134358 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_0000000003134390 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_00000000031343c8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_0000000003134400 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_0000000003134438 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_0000000003134470 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_00000000031344a8 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_00000000031344e0 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_0000000003134518 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_0000000003134550 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_0000000003134588 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_00000000031345c0 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_00000000031345f8 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_0000000003134630 .param/str "C_INIT_FILE" 0 5 3431, "hdlc_tx_ram.mem";
P_0000000003134668 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_00000000031346a0 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_00000000031346d8 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_0000000003134710 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_0000000003134748 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_0000000003134780 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_00000000031347b8 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000000000100000000>;
P_00000000031347f0 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000000001000000000>;
P_0000000003134828 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000010000>;
P_0000000003134860 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000001000>;
P_0000000003134898 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_00000000031348d0 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_0000000003134908 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_0000000003134940 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_0000000003134978 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_00000000031349b0 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_00000000031349e8 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_0000000003134a20 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_0000000003134a58 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_0000000003134a90 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_0000000003134ac8 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_0000000003134b00 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_0000000003134b38 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_0000000003134b70 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_0000000003134ba8 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000000000100000000>;
P_0000000003134be0 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000000001000000000>;
P_0000000003134c18 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_0000000003134c50 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_0000000003134c88 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000010000>;
P_0000000003134cc0 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000001000>;
P_0000000003134cf8 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_0000000003134d30 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_0000000003134d68 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000001>;
L_00000000030b1930 .functor BUFZ 1, L_0000000003229b30, C4<0>, C4<0>, C4<0>;
L_00000000030b1a10 .functor BUFZ 8, L_0000000003227710, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000030b22d0 .functor BUFZ 16, v0000000003227850_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000032292c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b1d20 .functor BUFZ 1, L_00000000032292c0, C4<0>, C4<0>, C4<0>;
L_00000000030b1ee0 .functor BUFZ 9, L_00000000032275d0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000000003229308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_00000000030b1d90 .functor BUFZ 8, L_0000000003229308, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000003229590 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2110 .functor BUFZ 4, L_0000000003229590, C4<0000>, C4<0000>, C4<0000>;
L_00000000032295d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2dc0 .functor BUFZ 32, L_00000000032295d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000003229620 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2ea0 .functor BUFZ 8, L_0000000003229620, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000003229668 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2490 .functor BUFZ 3, L_0000000003229668, C4<000>, C4<000>, C4<000>;
L_00000000032296b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_00000000030b2570 .functor BUFZ 2, L_00000000032296b0, C4<00>, C4<00>, C4<00>;
L_0000000003229740 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2f10 .functor BUFZ 16, L_0000000003229740, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000000003229788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b26c0 .functor BUFZ 1, L_0000000003229788, C4<0>, C4<0>, C4<0>;
L_00000000032298a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2650 .functor BUFZ 4, L_00000000032298a8, C4<0000>, C4<0000>, C4<0000>;
L_00000000032298f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2730 .functor BUFZ 32, L_00000000032298f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000003229938 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2f80 .functor BUFZ 8, L_0000000003229938, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000003229980 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_00000000030b2a40 .functor BUFZ 3, L_0000000003229980, C4<000>, C4<000>, C4<000>;
L_00000000032299c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_00000000030b2ff0 .functor BUFZ 2, L_00000000032299c8, C4<00>, C4<00>, C4<00>;
L_00000000030b37d0 .functor BUFZ 1, v0000000003226770_0, C4<0>, C4<0>, C4<0>;
L_00000000032291e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3a70 .functor BUFZ 1, L_00000000032291e8, C4<0>, C4<0>, C4<0>;
L_00000000030b3920 .functor BUFZ 1, v00000000032263b0_0, C4<0>, C4<0>, C4<0>;
L_0000000003229230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b34c0 .functor BUFZ 1, L_0000000003229230, C4<0>, C4<0>, C4<0>;
L_00000000030b3530 .functor BUFZ 1, v0000000003227170_0, C4<0>, C4<0>, C4<0>;
L_00000000030b3990 .functor BUFZ 1, L_0000000002cf4650, C4<0>, C4<0>, C4<0>;
L_00000000030b36f0 .functor BUFZ 1, v000000000319c390_0, C4<0>, C4<0>, C4<0>;
L_0000000003229278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3840 .functor BUFZ 1, L_0000000003229278, C4<0>, C4<0>, C4<0>;
L_0000000003229350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3ae0 .functor BUFZ 1, L_0000000003229350, C4<0>, C4<0>, C4<0>;
L_0000000003229398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b35a0 .functor BUFZ 1, L_0000000003229398, C4<0>, C4<0>, C4<0>;
L_00000000032293e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3680 .functor BUFZ 1, L_00000000032293e0, C4<0>, C4<0>, C4<0>;
L_0000000003229428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b33e0 .functor BUFZ 1, L_0000000003229428, C4<0>, C4<0>, C4<0>;
L_0000000003228858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b38b0 .functor BUFZ 1, L_0000000003228858, C4<0>, C4<0>, C4<0>;
L_00000000032288a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3a00 .functor BUFZ 1, L_00000000032288a0, C4<0>, C4<0>, C4<0>;
L_0000000003229500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3450 .functor BUFZ 1, L_0000000003229500, C4<0>, C4<0>, C4<0>;
L_0000000003229548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3760 .functor BUFZ 1, L_0000000003229548, C4<0>, C4<0>, C4<0>;
L_00000000032296f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3610 .functor BUFZ 1, L_00000000032296f8, C4<0>, C4<0>, C4<0>;
o0000000003138a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cf2c80 .functor BUFZ 1, o0000000003138a48, C4<0>, C4<0>, C4<0>;
L_00000000032297d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf3fc0 .functor BUFZ 1, L_00000000032297d0, C4<0>, C4<0>, C4<0>;
L_0000000003229818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5680 .functor BUFZ 1, L_0000000003229818, C4<0>, C4<0>, C4<0>;
o0000000003138da8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cf48f0 .functor BUFZ 1, o0000000003138da8, C4<0>, C4<0>, C4<0>;
o0000000003138b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cf5990 .functor BUFZ 1, o0000000003138b68, C4<0>, C4<0>, C4<0>;
L_0000000003229860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5a00 .functor BUFZ 1, L_0000000003229860, C4<0>, C4<0>, C4<0>;
L_0000000003229a10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4ea0 .functor BUFZ 1, L_0000000003229a10, C4<0>, C4<0>, C4<0>;
o00000000031388f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cf56f0 .functor BUFZ 1, o00000000031388f8, C4<0>, C4<0>, C4<0>;
L_0000000002cf5840 .functor BUFZ 1, L_00000000032269f0, C4<0>, C4<0>, C4<0>;
L_0000000002cf5d10 .functor BUFZ 1, L_00000000030b2880, C4<0>, C4<0>, C4<0>;
L_0000000003229a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5d80 .functor BUFZ 1, L_0000000003229a58, C4<0>, C4<0>, C4<0>;
L_0000000003229aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4dc0 .functor BUFZ 1, L_0000000003229aa0, C4<0>, C4<0>, C4<0>;
L_0000000003229ae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5920 .functor BUFZ 1, L_0000000003229ae8, C4<0>, C4<0>, C4<0>;
o0000000003138d18 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cf58b0 .functor BUFZ 1, o0000000003138d18, C4<0>, C4<0>, C4<0>;
o0000000003138b98 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002cf4960 .functor BUFZ 1, o0000000003138b98, C4<0>, C4<0>, C4<0>;
L_0000000002cf57d0 .functor BUFZ 1, v00000000031119c0_0, C4<0>, C4<0>, C4<0>;
L_0000000002cf55a0 .functor BUFZ 1, v0000000003112960_0, C4<0>, C4<0>, C4<0>;
L_0000000002cf5ca0 .functor BUFZ 8, v000000000311a700_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000002cf4ff0 .functor BUFZ 16, v0000000003119580_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000000032288e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5530 .functor BUFZ 9, L_00000000032288e8, C4<000000000>, C4<000000000>, C4<000000000>;
o0000000003138ad8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000002cf5760 .functor BUFZ 4, o0000000003138ad8, C4<0000>, C4<0000>, C4<0000>;
o0000000003138b38 .functor BUFZ 2, C4<zz>; HiZ drive
L_0000000002cf4b20 .functor BUFZ 2, o0000000003138b38, C4<00>, C4<00>, C4<00>;
L_0000000002cf4880 .functor BUFZ 4, L_0000000003227530, C4<0000>, C4<0000>, C4<0000>;
L_0000000002cf5140 .functor BUFZ 8, L_00000000030b17e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000002cf45e0 .functor BUFZ 2, L_00000000032268b0, C4<00>, C4<00>, C4<00>;
o0000000003138c28 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
L_0000000002cf4500 .functor BUFZ 9, o0000000003138c28, C4<000000000>, C4<000000000>, C4<000000000>;
v0000000003111060_0 .net "ADDRA", 7 0, L_00000000030b1a10;  1 drivers
v00000000031128c0_0 .net "ADDRB", 8 0, L_00000000030b1ee0;  1 drivers
v0000000003111100_0 .net "CLKA", 0 0, L_00000000030b37d0;  1 drivers
v0000000003111d80_0 .net "CLKB", 0 0, L_00000000030b3530;  1 drivers
v00000000031126e0_0 .net "DBITERR", 0 0, L_00000000032288a0;  1 drivers
v0000000003112d20_0 .net "DINA", 15 0, L_00000000030b22d0;  1 drivers
v00000000031125a0_0 .net "DINB", 7 0, L_00000000030b1d90;  1 drivers
v00000000031114c0_0 .net "DOUTA", 15 0, v0000000003119580_0;  1 drivers
v00000000031116a0_0 .net "DOUTB", 7 0, v000000000311a700_0;  1 drivers
v0000000003111600_0 .net "ECCPIPECE", 0 0, L_00000000030b3680;  1 drivers
v00000000031117e0_0 .net "ENA", 0 0, L_00000000030b3920;  1 drivers
v0000000003110ca0_0 .net "ENA_I_SAFE", 0 0, v0000000003114120_0;  1 drivers
v0000000003111880_0 .var "ENA_dly", 0 0;
v00000000031111a0_0 .var "ENA_dly_D", 0 0;
v0000000003111560_0 .var "ENA_dly_reg", 0 0;
v0000000003111740_0 .var "ENA_dly_reg_D", 0 0;
v0000000003111240_0 .net "ENB", 0 0, L_00000000030b36f0;  1 drivers
v00000000031121e0_0 .net "ENB_I_SAFE", 0 0, L_00000000030b0a50;  1 drivers
v0000000003111c40_0 .var "ENB_dly", 0 0;
v0000000003112c80_0 .var "ENB_dly_D", 0 0;
v0000000003112e60_0 .var "ENB_dly_reg", 0 0;
v00000000031112e0_0 .var "ENB_dly_reg_D", 0 0;
v0000000003112be0_0 .net "INJECTDBITERR", 0 0, L_00000000030b35a0;  1 drivers
v0000000003111380_0 .net "INJECTSBITERR", 0 0, L_00000000030b3ae0;  1 drivers
v0000000003111920_0 .var "POR_A", 0 0;
v0000000003110c00_0 .var "POR_B", 0 0;
v0000000003112780_0 .net "RDADDRECC", 8 0, L_00000000032288e8;  1 drivers
v0000000003112500_0 .net "REGCEA", 0 0, L_00000000030b34c0;  1 drivers
v0000000003112f00_0 .net "REGCEB", 0 0, L_00000000030b3840;  1 drivers
v0000000003110de0_0 .net "RSTA", 0 0, L_00000000030b3a70;  1 drivers
v00000000031119c0_0 .var "RSTA_BUSY", 0 0;
v0000000003112280_0 .net "RSTA_I_SAFE", 0 0, v0000000003114620_0;  1 drivers
v0000000003112640_0 .var "RSTA_SHFT_REG", 4 0;
v0000000003112820_0 .net "RSTB", 0 0, L_00000000030b3990;  1 drivers
v0000000003112960_0 .var "RSTB_BUSY", 0 0;
v0000000003111a60_0 .net "RSTB_I_SAFE", 0 0, L_00000000030b2340;  1 drivers
v0000000003111b00_0 .var "RSTB_SHFT_REG", 4 0;
v0000000003113220_0 .net "SBITERR", 0 0, L_0000000003228858;  1 drivers
v0000000003111ba0_0 .net "SLEEP", 0 0, L_00000000030b33e0;  1 drivers
v0000000003112320_0 .net "S_ACLK", 0 0, L_00000000030b3450;  1 drivers
v0000000003111ce0_0 .net "S_ARESETN", 0 0, L_00000000030b3760;  1 drivers
v0000000003112fa0_0 .net "S_AXI_ARADDR", 31 0, L_00000000030b2730;  1 drivers
v0000000003111420_0 .net "S_AXI_ARBURST", 1 0, L_00000000030b2ff0;  1 drivers
v0000000003113040_0 .net "S_AXI_ARID", 3 0, L_00000000030b2650;  1 drivers
v0000000003112b40_0 .net "S_AXI_ARLEN", 7 0, L_00000000030b2f80;  1 drivers
v0000000003110d40_0 .net "S_AXI_ARREADY", 0 0, o00000000031388f8;  0 drivers
v0000000003112a00_0 .net "S_AXI_ARSIZE", 2 0, L_00000000030b2a40;  1 drivers
v0000000003112aa0_0 .net "S_AXI_ARVALID", 0 0, L_0000000002cf4ea0;  1 drivers
v00000000031130e0_0 .net "S_AXI_AWADDR", 31 0, L_00000000030b2dc0;  1 drivers
v0000000003111e20_0 .net "S_AXI_AWBURST", 1 0, L_00000000030b2570;  1 drivers
v00000000031123c0_0 .net "S_AXI_AWID", 3 0, L_00000000030b2110;  1 drivers
v0000000003113180_0 .net "S_AXI_AWLEN", 7 0, L_00000000030b2ea0;  1 drivers
v00000000031132c0_0 .net "S_AXI_AWREADY", 0 0, o0000000003138a48;  0 drivers
v0000000003113360_0 .net "S_AXI_AWSIZE", 2 0, L_00000000030b2490;  1 drivers
v0000000003111ec0_0 .net "S_AXI_AWVALID", 0 0, L_00000000030b3610;  1 drivers
v0000000003111f60_0 .net "S_AXI_BID", 3 0, o0000000003138ad8;  0 drivers
v0000000003112000_0 .net "S_AXI_BREADY", 0 0, L_0000000002cf5a00;  1 drivers
v00000000031120a0_0 .net "S_AXI_BRESP", 1 0, o0000000003138b38;  0 drivers
v0000000003110e80_0 .net "S_AXI_BVALID", 0 0, o0000000003138b68;  0 drivers
v0000000003112140_0 .net "S_AXI_DBITERR", 0 0, o0000000003138b98;  0 drivers
v0000000003110f20_0 .net "S_AXI_INJECTDBITERR", 0 0, L_0000000002cf5920;  1 drivers
v0000000003112460_0 .net "S_AXI_INJECTSBITERR", 0 0, L_0000000002cf4dc0;  1 drivers
v0000000003110fc0_0 .net "S_AXI_RDADDRECC", 8 0, o0000000003138c28;  0 drivers
v0000000003113cc0_0 .net "S_AXI_RDATA", 7 0, L_00000000030b17e0;  1 drivers
v00000000031143a0_0 .net "S_AXI_RID", 3 0, L_0000000003227530;  1 drivers
v00000000031137c0_0 .net "S_AXI_RLAST", 0 0, L_00000000032269f0;  1 drivers
v00000000031139a0_0 .net "S_AXI_RREADY", 0 0, L_0000000002cf5d80;  1 drivers
v0000000003113d60_0 .net "S_AXI_RRESP", 1 0, L_00000000032268b0;  1 drivers
v0000000003113720_0 .net "S_AXI_RVALID", 0 0, L_00000000030b2880;  1 drivers
v0000000003113e00_0 .net "S_AXI_SBITERR", 0 0, o0000000003138d18;  0 drivers
v0000000003114440_0 .net "S_AXI_WDATA", 15 0, L_00000000030b2f10;  1 drivers
v0000000003113ae0_0 .net "S_AXI_WLAST", 0 0, L_0000000002cf3fc0;  1 drivers
v00000000031144e0_0 .net "S_AXI_WREADY", 0 0, o0000000003138da8;  0 drivers
v0000000003114ee0_0 .net "S_AXI_WSTRB", 0 0, L_00000000030b26c0;  1 drivers
v00000000031149e0_0 .net "S_AXI_WVALID", 0 0, L_0000000002cf5680;  1 drivers
v0000000003115200_0 .net "WEA", 0 0, L_00000000030b1930;  1 drivers
v0000000003113ea0_0 .net "WEB", 0 0, L_00000000030b1d20;  1 drivers
L_00000000032291a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003114760_0 .net "WEB_parameterized", 0 0, L_00000000032291a0;  1 drivers
v00000000031141c0_0 .net "addra", 7 0, L_0000000003227710;  alias, 1 drivers
v0000000003115700_0 .var "addra_in", 7 0;
v0000000003115020_0 .net "addrb", 8 0, L_00000000032275d0;  alias, 1 drivers
v00000000031153e0_0 .net "clka", 0 0, v0000000003226770_0;  alias, 1 drivers
v0000000003114800_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000003113f40_0 .net "dbiterr", 0 0, L_00000000030b3a00;  1 drivers
L_0000000003229470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031150c0_0 .net "deepsleep", 0 0, L_0000000003229470;  1 drivers
v0000000003115160_0 .net "dina", 15 0, v0000000003227850_0;  alias, 1 drivers
v0000000003114a80_0 .var "dina_in", 15 0;
v0000000003113fe0_0 .net "dinb", 7 0, L_0000000003229308;  1 drivers
v00000000031155c0_0 .net "douta", 15 0, L_0000000002cf4ff0;  1 drivers
v0000000003114d00_0 .net "doutb", 7 0, L_0000000002cf5ca0;  alias, 1 drivers
v0000000003114080_0 .net "eccpipece", 0 0, L_00000000032293e0;  1 drivers
v00000000031152a0_0 .net "ena", 0 0, v00000000032263b0_0;  alias, 1 drivers
v0000000003114120_0 .var "ena_in", 0 0;
v0000000003115340_0 .net "enb", 0 0, v000000000319c390_0;  alias, 1 drivers
v0000000003113860_0 .net "injectdbiterr", 0 0, L_0000000003229398;  1 drivers
v0000000003114b20_0 .var "injectdbiterr_in", 0 0;
v0000000003114bc0_0 .net "injectsbiterr", 0 0, L_0000000003229350;  1 drivers
v0000000003114c60_0 .var "injectsbiterr_in", 0 0;
v0000000003113c20_0 .net "m_axi_payload_c", 6 0, v0000000003116e20_0;  1 drivers
v0000000003115480_0 .var "ram_rstram_a_busy", 0 0;
v0000000003114f80_0 .var "ram_rstram_b_busy", 0 0;
v0000000003113b80_0 .var "ram_rstreg_a_busy", 0 0;
v0000000003114300_0 .var "ram_rstreg_b_busy", 0 0;
v0000000003115520_0 .net "rdaddrecc", 8 0, L_0000000002cf5530;  1 drivers
v0000000003114260_0 .net "regcea", 0 0, L_0000000003229230;  1 drivers
v0000000003114580_0 .var "regcea_in", 0 0;
v0000000003114da0_0 .net "regceb", 0 0, L_0000000003229278;  1 drivers
v0000000003113900_0 .net "regceb_c", 0 0, L_00000000030b1af0;  1 drivers
v0000000003114e40_0 .net "rsta", 0 0, L_00000000032291e8;  1 drivers
v0000000003115980_0 .net "rsta_busy", 0 0, L_0000000002cf57d0;  1 drivers
v0000000003114620_0 .var "rsta_in", 0 0;
v00000000031135e0_0 .net "rstb", 0 0, L_0000000002cf4650;  alias, 1 drivers
v0000000003115660_0 .net "rstb_busy", 0 0, L_0000000002cf55a0;  1 drivers
v00000000031157a0_0 .net "s_aclk", 0 0, L_0000000003229500;  1 drivers
v00000000031146c0_0 .net "s_aresetn", 0 0, L_0000000003229548;  1 drivers
o0000000003134ea8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031148a0_0 .net "s_aresetn_a_c", 0 0, o0000000003134ea8;  0 drivers
v0000000003113a40_0 .net "s_axi_araddr", 31 0, L_00000000032298f0;  1 drivers
v00000000031134a0_0 .net "s_axi_arburst", 1 0, L_00000000032299c8;  1 drivers
v0000000003115840_0 .net "s_axi_arid", 3 0, L_00000000032298a8;  1 drivers
v0000000003114940_0 .net "s_axi_arlen", 7 0, L_0000000003229938;  1 drivers
v00000000031158e0_0 .net "s_axi_arready", 0 0, L_0000000002cf56f0;  1 drivers
v0000000003115a20_0 .net "s_axi_arsize", 2 0, L_0000000003229980;  1 drivers
v0000000003115ac0_0 .net "s_axi_arvalid", 0 0, L_0000000003229a10;  1 drivers
v0000000003115b60_0 .net "s_axi_awaddr", 31 0, L_00000000032295d8;  1 drivers
v0000000003113400_0 .net "s_axi_awburst", 1 0, L_00000000032296b0;  1 drivers
v0000000003113540_0 .net "s_axi_awid", 3 0, L_0000000003229590;  1 drivers
v0000000003113680_0 .net "s_axi_awlen", 7 0, L_0000000003229620;  1 drivers
v0000000003026bf0_0 .net "s_axi_awready", 0 0, L_0000000002cf2c80;  1 drivers
v00000000030277d0_0 .net "s_axi_awsize", 2 0, L_0000000003229668;  1 drivers
v0000000003020250_0 .net "s_axi_awvalid", 0 0, L_00000000032296f8;  1 drivers
v0000000003020d90_0 .net "s_axi_bid", 3 0, L_0000000002cf5760;  1 drivers
v0000000003024cb0_0 .net "s_axi_bready", 0 0, L_0000000003229860;  1 drivers
v0000000003022eb0_0 .net "s_axi_bresp", 1 0, L_0000000002cf4b20;  1 drivers
v0000000003024f30_0 .net "s_axi_bvalid", 0 0, L_0000000002cf5990;  1 drivers
v00000000030229b0_0 .net "s_axi_dbiterr", 0 0, L_0000000002cf4960;  1 drivers
v0000000003023450_0 .net "s_axi_injectdbiterr", 0 0, L_0000000003229ae8;  1 drivers
v00000000030234f0_0 .net "s_axi_injectsbiterr", 0 0, L_0000000003229aa0;  1 drivers
o0000000003134ff8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000003023270_0 .net "s_axi_payload_c", 6 0, o0000000003134ff8;  0 drivers
v0000000003022af0_0 .net "s_axi_rdaddrecc", 8 0, L_0000000002cf4500;  1 drivers
v0000000003023590_0 .net "s_axi_rdata", 7 0, L_0000000002cf5140;  1 drivers
o00000000031398b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000003022b90_0 .net "s_axi_rdata_c", 7 0, o00000000031398b8;  0 drivers
v0000000003022c30_0 .net "s_axi_rid", 3 0, L_0000000002cf4880;  1 drivers
o0000000003139918 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000030245d0_0 .net "s_axi_rid_c", 3 0, o0000000003139918;  0 drivers
v00000000030231d0_0 .net "s_axi_rlast", 0 0, L_0000000002cf5840;  1 drivers
o0000000003139978 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003022d70_0 .net "s_axi_rlast_c", 0 0, o0000000003139978;  0 drivers
v0000000003024670_0 .net "s_axi_rready", 0 0, L_0000000003229a58;  1 drivers
v0000000003022ff0_0 .net "s_axi_rready_c", 0 0, L_00000000030b20a0;  1 drivers
v0000000003023c70_0 .net "s_axi_rresp", 1 0, L_0000000002cf45e0;  1 drivers
o0000000003139a08 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000003023090_0 .net "s_axi_rresp_c", 1 0, o0000000003139a08;  0 drivers
v0000000003023630_0 .net "s_axi_rvalid", 0 0, L_0000000002cf5d10;  1 drivers
o0000000003135088 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003023d10_0 .net "s_axi_rvalid_c", 0 0, o0000000003135088;  0 drivers
v0000000003023f90_0 .net "s_axi_sbiterr", 0 0, L_0000000002cf58b0;  1 drivers
v0000000003024030_0 .net "s_axi_wdata", 15 0, L_0000000003229740;  1 drivers
v0000000002e02410_0 .net "s_axi_wlast", 0 0, L_00000000032297d0;  1 drivers
v0000000002e01830_0 .net "s_axi_wready", 0 0, L_0000000002cf48f0;  1 drivers
v0000000002e007f0_0 .net "s_axi_wstrb", 0 0, L_0000000003229788;  1 drivers
v0000000002e02550_0 .net "s_axi_wvalid", 0 0, L_0000000003229818;  1 drivers
v0000000002e00430_0 .net "sbiterr", 0 0, L_00000000030b38b0;  1 drivers
L_00000000032294b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002e00390_0 .net "shutdown", 0 0, L_00000000032294b8;  1 drivers
v0000000002e00570_0 .net "sleep", 0 0, L_0000000003229428;  1 drivers
v0000000002e00bb0_0 .net "wea", 0 0, L_0000000003229b30;  alias, 1 drivers
v0000000002e00610_0 .var "wea_in", 0 0;
v0000000002e01470_0 .net "web", 0 0, L_00000000032292c0;  1 drivers
L_0000000003227530 .part v0000000003116e20_0, 3, 4;
L_00000000032268b0 .part v0000000003116e20_0, 1, 2;
L_00000000032269f0 .part v0000000003116e20_0, 0, 1;
S_0000000003040dd0 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_0000000002f30c40;
 .timescale -12 -12;
L_00000000030b0a50 .functor BUFZ 1, L_00000000030b36f0, C4<0>, C4<0>, C4<0>;
L_00000000030b2340 .functor BUFZ 1, L_00000000030b3990, C4<0>, C4<0>, C4<0>;
S_0000000002f5a740 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_0000000002f30c40;
 .timescale -12 -12;
v0000000003117b40_0 .var/i "data_value", 31 0;
v0000000003116c40_0 .var/i "div", 31 0;
v0000000003115e80_0 .var/i "divisor", 31 0;
v00000000031162e0_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.divroundup ;
    %load/vec4 v0000000003117b40_0;
    %load/vec4 v0000000003115e80_0;
    %div/s;
    %store/vec4 v0000000003116c40_0, 0, 32;
    %load/vec4 v0000000003117b40_0;
    %load/vec4 v0000000003115e80_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000003116c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003116c40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000003116c40_0;
    %store/vec4 v00000000031162e0_0, 0, 32;
    %end;
S_000000000308ea10 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_0000000002f30c40;
 .timescale -12 -12;
L_00000000030b1af0 .functor AND 1, o0000000003135088, L_00000000030b20a0, C4<1>, C4<1>;
S_000000000308eb90 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_0000000002f30c40;
 .timescale -12 -12;
S_0000000002bba750 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_000000000308eb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_000000000304d8e0 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_00000000030b20a0 .functor BUFZ 1, L_00000000030b18c0, C4<0>, C4<0>, C4<0>;
L_00000000030b2880 .functor BUFZ 1, v00000000031164c0_0, C4<0>, C4<0>, C4<0>;
L_00000000030b2500 .functor OR 1, L_0000000002cf5d80, L_0000000003226a90, C4<0>, C4<0>;
L_00000000030b18c0 .functor AND 1, L_00000000030b2500, L_0000000003226b30, C4<1>, C4<1>;
v0000000003116ba0_0 .net "ACLK", 0 0, L_00000000030b3450;  alias, 1 drivers
v0000000003116420_0 .net "ARESET", 0 0, o0000000003134ea8;  alias, 0 drivers
v00000000031173c0_0 .var "ARESET_D", 1 0;
v0000000003116e20_0 .var "M_PAYLOAD_DATA", 6 0;
v0000000003117e60_0 .net "M_READY", 0 0, L_0000000002cf5d80;  alias, 1 drivers
v0000000003117280_0 .net "M_VALID", 0 0, L_00000000030b2880;  alias, 1 drivers
v00000000031164c0_0 .var "M_VALID_I", 0 0;
v0000000003116f60_0 .var "STORAGE_DATA", 6 0;
v0000000003116560_0 .net "S_PAYLOAD_DATA", 6 0, o0000000003134ff8;  alias, 0 drivers
v0000000003115de0_0 .net "S_READY", 0 0, L_00000000030b20a0;  alias, 1 drivers
v0000000003115fc0_0 .net "S_READY_I", 0 0, L_00000000030b18c0;  1 drivers
v0000000003116ce0_0 .net "S_VALID", 0 0, o0000000003135088;  alias, 0 drivers
v0000000003116600_0 .net *"_s11", 0 0, L_0000000003226b30;  1 drivers
v0000000003117000_0 .net *"_s5", 0 0, L_0000000003226a90;  1 drivers
v0000000003117aa0_0 .net *"_s6", 0 0, L_00000000030b2500;  1 drivers
v00000000031170a0_0 .net *"_s9", 0 0, L_0000000003227030;  1 drivers
E_000000000304d560/0 .event edge, v00000000031173c0_0;
E_000000000304d560/1 .event posedge, v0000000003116ba0_0;
E_000000000304d560 .event/or E_000000000304d560/0, E_000000000304d560/1;
E_000000000304d8a0 .event posedge, v0000000003116ba0_0;
E_000000000304d4e0/0 .event edge, v0000000003116420_0;
E_000000000304d4e0/1 .event posedge, v0000000003116ba0_0;
E_000000000304d4e0 .event/or E_000000000304d4e0/0, E_000000000304d4e0/1;
L_0000000003226a90 .reduce/nor v00000000031164c0_0;
L_0000000003227030 .reduce/or v00000000031173c0_0;
L_0000000003226b30 .reduce/nor L_0000000003227030;
S_00000000030d5720 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_0000000002f30c40;
 .timescale -12 -12;
v0000000003116100_0 .var/i "cnt", 31 0;
v0000000003116d80_0 .var/i "data_value", 31 0;
v0000000003117f00_0 .var/i "log2int", 31 0;
v0000000003117fa0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003117fa0_0, 0, 32;
    %load/vec4 v0000000003116d80_0;
    %store/vec4 v0000000003116100_0, 0, 32;
    %load/vec4 v0000000003116d80_0;
    %store/vec4 v0000000003116100_0, 0, 32;
T_1.2 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000003116100_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000000003117fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003117fa0_0, 0, 32;
    %load/vec4 v0000000003116100_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v0000000003116100_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0000000003117fa0_0;
    %store/vec4 v0000000003117f00_0, 0, 32;
    %end;
S_00000000030d5a20 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_0000000002f30c40;
 .timescale -12 -12;
v0000000003116740_0 .var/i "cnt", 31 0;
v0000000003116ec0_0 .var/i "data_value", 31 0;
v00000000031171e0_0 .var/i "log2roundup", 31 0;
v0000000003117320_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003117320_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000003116ec0_0;
    %cmp/s;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003116740_0, 0, 32;
T_2.6 ;
    %load/vec4 v0000000003116740_0;
    %load/vec4 v0000000003116ec0_0;
    %cmp/s;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0000000003117320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003117320_0, 0, 32;
    %load/vec4 v0000000003116740_0;
    %muli 2, 0, 32;
    %store/vec4 v0000000003116740_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
T_2.4 ;
    %load/vec4 v0000000003117320_0;
    %store/vec4 v00000000031171e0_0, 0, 32;
    %end;
S_00000000030d5420 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_0000000002f30c40;
 .timescale -12 -12;
S_00000000030d4ca0 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_00000000030d5420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 8 "ADDRA"
    .port_info 6 /INPUT 16 "DINA"
    .port_info 7 /OUTPUT 16 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 9 "ADDRB"
    .port_info 14 /INPUT 8 "DINB"
    .port_info 15 /OUTPUT 8 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 9 "RDADDRECC"
P_00000000030d5c60 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_00000000030d5c98 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000001000>;
P_00000000030d5cd0 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000110>;
P_00000000030d5d08 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_00000000030d5d40 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_00000000030d5d78 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001000>;
P_00000000030d5db0 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001001>;
P_00000000030d5de8 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_00000000030d5e20 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_00000000030d5e58 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_00000000030d5e90 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_00000000030d5ec8 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_00000000030d5f00 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_00000000030d5f38 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_00000000030d5f70 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_00000000030d5fa8 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_00000000030d5fe0 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_00000000030d6018 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_00000000030d6050 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_00000000030d6088 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_00000000030d60c0 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_00000000030d60f8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_00000000030d6130 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_00000000030d6168 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_00000000030d61a0 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_00000000030d61d8 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_00000000030d6210 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_00000000030d6248 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_00000000030d6280 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_00000000030d62b8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_00000000030d62f0 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_00000000030d6328 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_00000000030d6360 .param/str "C_INIT_FILE" 0 5 1962, "hdlc_tx_ram.mem";
P_00000000030d6398 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_00000000030d63d0 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_00000000030d6408 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_00000000030d6440 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_00000000030d6478 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_00000000030d64b0 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000000000100000000>;
P_00000000030d64e8 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000000001000000000>;
P_00000000030d6520 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000010000>;
P_00000000030d6558 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000001000>;
P_00000000030d6590 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_00000000030d65c8 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_00000000030d6600 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_00000000030d6638 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_00000000030d6670 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_00000000030d66a8 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_00000000030d66e0 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_00000000030d6718 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_00000000030d6750 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_00000000030d6788 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_00000000030d67c0 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_00000000030d67f8 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_00000000030d6830 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_00000000030d6868 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_00000000030d68a0 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000000000100000000>;
P_00000000030d68d8 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000000001000000000>;
P_00000000030d6910 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_00000000030d6948 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_00000000030d6980 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000010000>;
P_00000000030d69b8 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000001000>;
P_00000000030d69f0 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_00000000030d6a28 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_00000000030d6a60 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_00000000030d6a98 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_00000000030d6ad0 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_00000000030d6b08 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_00000000030d6b40 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_00000000030d6b78 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_00000000030d6bb0 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_00000000030d6be8 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000000001000000000>;
P_00000000030d6c20 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000000000100000000>;
P_00000000030d6c58 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000000001000000000>;
P_00000000030d6c90 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000001000>;
P_00000000030d6cc8 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000010000>;
P_00000000030d6d00 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000001000>;
P_00000000030d6d38 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_00000000030d6d70 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_00000000030d6da8 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_00000000030d6de0 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_00000000030d6e18 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_00000000030d6e50 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_00000000030d6e88 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000010>;
P_00000000030d6ec0 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_00000000030d6ef8 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_00000000030d6f30 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_00000000030d6f68 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_00000000030d6fa0 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000010>;
P_00000000030d6fd8 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_0000000003228930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b2ab0 .functor OR 1, L_0000000003228930, v0000000003114120_0, C4<0>, C4<0>;
L_0000000003228978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b25e0 .functor OR 1, L_0000000003228978, L_00000000030b0a50, C4<0>, C4<0>;
L_00000000032289c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b19a0 .functor AND 1, L_00000000030b25e0, L_00000000032289c0, C4<1>, C4<1>;
L_0000000003228a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b3060 .functor AND 1, L_0000000003228a08, L_00000000030b2ab0, C4<1>, C4<1>;
L_0000000003228a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b1fc0 .functor AND 1, L_0000000003228a98, L_00000000030b19a0, C4<1>, C4<1>;
L_00000000030b2b20 .functor BUFZ 1, L_00000000030b19a0, C4<0>, C4<0>, C4<0>;
L_0000000003228b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b2c70 .functor AND 1, L_0000000003228b70, v0000000003114620_0, C4<1>, C4<1>;
L_0000000003228bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b2960 .functor AND 1, L_00000000030b2c70, L_0000000003228bb8, C4<1>, C4<1>;
L_0000000003228c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b2d50 .functor AND 1, L_0000000003228c00, v0000000003114620_0, C4<1>, C4<1>;
L_0000000003228c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b1e00 .functor AND 1, L_00000000030b2d50, L_0000000003228c48, C4<1>, C4<1>;
L_00000000030b2810 .functor OR 1, L_00000000030b2960, L_00000000030b1e00, C4<0>, C4<0>;
L_0000000003228c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b1c40 .functor AND 1, L_0000000003228c90, L_00000000030b2340, C4<1>, C4<1>;
L_0000000003228cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b2030 .functor AND 1, L_00000000030b1c40, L_0000000003228cd8, C4<1>, C4<1>;
L_0000000003228d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b2b90 .functor AND 1, L_0000000003228d20, L_00000000030b2340, C4<1>, C4<1>;
L_0000000003228d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b30d0 .functor AND 1, L_00000000030b2b90, L_0000000003228d68, C4<1>, C4<1>;
L_00000000030b2c00 .functor OR 1, L_00000000030b2030, L_00000000030b30d0, C4<0>, C4<0>;
L_00000000030b2180 .functor NOT 1, L_00000000030b33e0, C4<0>, C4<0>, C4<0>;
L_00000000030b1b60 .functor AND 1, v0000000003114620_0, L_00000000030b2180, C4<1>, C4<1>;
L_00000000030b29d0 .functor NOT 1, L_00000000030b33e0, C4<0>, C4<0>, C4<0>;
L_00000000030b1850 .functor AND 1, L_00000000030b2340, L_00000000030b29d0, C4<1>, C4<1>;
v000000000310c4c0_0 .net "ADDRA", 7 0, v0000000003115700_0;  1 drivers
v000000000310d820_0 .net "ADDRB", 8 0, L_00000000030b1ee0;  alias, 1 drivers
v000000000310d640_0 .net "CLKA", 0 0, L_00000000030b37d0;  alias, 1 drivers
v000000000310cd80_0 .net "CLKB", 0 0, L_00000000030b3530;  alias, 1 drivers
v000000000310c6a0_0 .net "DBITERR", 0 0, L_00000000032288a0;  alias, 1 drivers
v000000000310bfc0_0 .net "DINA", 15 0, v0000000003114a80_0;  1 drivers
v000000000310d140_0 .net "DINB", 7 0, L_00000000030b1d90;  alias, 1 drivers
v000000000310d3c0_0 .net "DOUTA", 15 0, v0000000003119580_0;  alias, 1 drivers
v000000000310da00_0 .net "DOUTB", 7 0, v000000000311a700_0;  alias, 1 drivers
v000000000310df00_0 .net "ECCPIPECE", 0 0, L_00000000030b3680;  alias, 1 drivers
v000000000310dbe0_0 .net "ENA", 0 0, v0000000003114120_0;  alias, 1 drivers
v000000000310d6e0_0 .net "ENB", 0 0, L_00000000030b0a50;  alias, 1 drivers
v000000000310c560_0 .net "INJECTDBITERR", 0 0, v0000000003114b20_0;  1 drivers
v000000000310c880_0 .net "INJECTSBITERR", 0 0, v0000000003114c60_0;  1 drivers
v000000000310ce20_0 .net "RDADDRECC", 8 0, L_00000000032288e8;  alias, 1 drivers
v000000000310cec0_0 .net "REGCEA", 0 0, v0000000003114580_0;  1 drivers
v000000000310e180_0 .net "REGCEB", 0 0, L_00000000030b3840;  alias, 1 drivers
v000000000310e220_0 .net "RSTA", 0 0, v0000000003114620_0;  alias, 1 drivers
v000000000310c920_0 .net "RSTB", 0 0, L_00000000030b2340;  alias, 1 drivers
v000000000310cf60_0 .net "SBITERR", 0 0, L_0000000003228858;  alias, 1 drivers
v000000000310e2c0_0 .net "SLEEP", 0 0, L_00000000030b33e0;  alias, 1 drivers
v000000000310bc00_0 .net "WEA", 0 0, v0000000002e00610_0;  1 drivers
v000000000310bca0_0 .net "WEB", 0 0, L_00000000030b1d20;  alias, 1 drivers
v000000000310bd40_0 .net/2u *"_s10", 0 0, L_0000000003228978;  1 drivers
v000000000310bde0_0 .net *"_s12", 0 0, L_00000000030b25e0;  1 drivers
v000000000310be80_0 .net/2u *"_s14", 0 0, L_00000000032289c0;  1 drivers
v0000000003110a20_0 .net/2u *"_s18", 0 0, L_0000000003228a08;  1 drivers
v0000000003110ac0_0 .net *"_s20", 0 0, L_00000000030b3060;  1 drivers
L_0000000003228a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000310fb20_0 .net/2u *"_s22", 0 0, L_0000000003228a50;  1 drivers
v0000000003110480_0 .net/2u *"_s26", 0 0, L_0000000003228a98;  1 drivers
v000000000310e900_0 .net *"_s28", 0 0, L_00000000030b1fc0;  1 drivers
L_0000000003228ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000310fa80_0 .net/2u *"_s30", 0 0, L_0000000003228ae0;  1 drivers
v000000000310eb80_0 .net/2u *"_s38", 0 0, L_0000000003228b70;  1 drivers
v000000000310e400_0 .net *"_s40", 0 0, L_00000000030b2c70;  1 drivers
v000000000310ff80_0 .net/2u *"_s42", 0 0, L_0000000003228bb8;  1 drivers
v000000000310fd00_0 .net *"_s44", 0 0, L_00000000030b2960;  1 drivers
v0000000003110660_0 .net/2u *"_s46", 0 0, L_0000000003228c00;  1 drivers
v000000000310f580_0 .net *"_s48", 0 0, L_00000000030b2d50;  1 drivers
v00000000031107a0_0 .net/2u *"_s50", 0 0, L_0000000003228c48;  1 drivers
v000000000310ec20_0 .net *"_s52", 0 0, L_00000000030b1e00;  1 drivers
v000000000310ea40_0 .net/2u *"_s56", 0 0, L_0000000003228c90;  1 drivers
v000000000310e9a0_0 .net *"_s58", 0 0, L_00000000030b1c40;  1 drivers
v0000000003110b60_0 .net/2u *"_s6", 0 0, L_0000000003228930;  1 drivers
v000000000310f620_0 .net/2u *"_s60", 0 0, L_0000000003228cd8;  1 drivers
v0000000003110980_0 .net *"_s62", 0 0, L_00000000030b2030;  1 drivers
v000000000310f1c0_0 .net/2u *"_s64", 0 0, L_0000000003228d20;  1 drivers
v0000000003110840_0 .net *"_s66", 0 0, L_00000000030b2b90;  1 drivers
v000000000310e7c0_0 .net/2u *"_s68", 0 0, L_0000000003228d68;  1 drivers
v000000000310e860_0 .net *"_s70", 0 0, L_00000000030b30d0;  1 drivers
v000000000310f940_0 .net *"_s74", 0 0, L_00000000030b2180;  1 drivers
v000000000310eae0_0 .net *"_s86", 0 0, L_00000000030b29d0;  1 drivers
v000000000310f3a0_0 .var/i "cnt", 31 0;
v000000000310ecc0_0 .net "dbiterr_i", 0 0, v000000000311b100_0;  1 drivers
v000000000310f440_0 .var "dbiterr_in", 0 0;
v000000000310fee0_0 .net "dbiterr_sdp", 0 0, v0000000003118cc0_0;  1 drivers
v000000000310ed60_0 .var "default_data_str", 127 0;
v0000000003110200_0 .var "doublebit_error", 21 0;
v000000000310ee00_0 .net "dout_i", 7 0, v000000000311b1a0_0;  1 drivers
v000000000310f760_0 .net "ena_i", 0 0, L_00000000030b2ab0;  1 drivers
v000000000310eea0_0 .net "enb_i", 0 0, L_00000000030b19a0;  1 drivers
v000000000310ef40_0 .var "init_file_str", 8183 0;
v000000000310f8a0_0 .var "inita_str", 127 0;
v0000000003110520_0 .var "inita_val", 15 0;
v000000000310f800_0 .var "initb_str", 63 0;
v000000000310efe0_0 .var "initb_val", 7 0;
v0000000003110700_0 .var "is_collision_a", 0 0;
v000000000310f080_0 .var "is_collision_b", 0 0;
v000000000310f9e0_0 .var "is_collision_delay_a", 0 0;
v000000000310f260_0 .var "is_collision_delay_b", 0 0;
v000000000310e4a0_0 .var "mem_init_file_str", 8183 0;
v00000000031108e0 .array "memory", 511 0, 7 0;
v000000000310fda0_0 .var "memory_out_a", 15 0;
v000000000310f120_0 .var "memory_out_b", 7 0;
v000000000310fc60_0 .net "rdaddrecc_i", 8 0, v000000000311b240_0;  1 drivers
v00000000031102a0_0 .var "rdaddrecc_in", 8 0;
v000000000310f300_0 .net "rdaddrecc_sdp", 8 0, v000000000311a480_0;  1 drivers
L_0000000003228b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000310fbc0_0 .net "rea_i", 0 0, L_0000000003228b28;  1 drivers
v000000000310fe40_0 .var/i "read_addr_a_width", 31 0;
v000000000310f4e0_0 .var/i "read_addr_b_width", 31 0;
v0000000003110020_0 .net "reb_i", 0 0, L_00000000030b2b20;  1 drivers
v000000000310f6c0_0 .net "reseta_i", 0 0, L_00000000030b2810;  1 drivers
v00000000031100c0_0 .net "resetb_i", 0 0, L_00000000030b2c00;  1 drivers
v0000000003110160_0 .net "rsta_outp_stage", 0 0, L_00000000030b1b60;  1 drivers
v000000000310e540_0 .net "rstb_outp_stage", 0 0, L_00000000030b1850;  1 drivers
v0000000003110340_0 .net "sbiterr_i", 0 0, v000000000310dc80_0;  1 drivers
v00000000031103e0_0 .var "sbiterr_in", 0 0;
v00000000031105c0_0 .net "sbiterr_sdp", 0 0, v0000000003118ea0_0;  1 drivers
v000000000310e5e0_0 .net "wea_i", 0 0, L_0000000003227490;  1 drivers
v000000000310e680_0 .net "web_i", 0 0, L_0000000003227a30;  1 drivers
v000000000310e720_0 .var/i "write_addr_a_width", 31 0;
v0000000003112dc0_0 .var/i "write_addr_b_width", 31 0;
L_0000000003227490 .functor MUXZ 1, L_0000000003228a50, v0000000002e00610_0, L_00000000030b3060, C4<>;
L_0000000003227a30 .functor MUXZ 1, L_0000000003228ae0, L_00000000030b1d20, L_00000000030b1fc0, C4<>;
S_00000000030d4fa0 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_00000000030d4ca0;
 .timescale -12 -12;
E_000000000304d360 .event posedge, v0000000003118e00_0;
S_00000000030d52a0 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_00000000030d4ca0;
 .timescale -12 -12;
E_000000000304d820 .event posedge, v000000000311a340_0;
S_00000000030d5120 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_00000000030d4ca0;
 .timescale -12 -12;
L_00000000030b2ce0/d .functor BUFZ 8, v0000000003115700_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000030b2ce0 .delay 8 (100,100,100) L_00000000030b2ce0/d;
L_00000000030b31b0/d .functor BUFZ 1, L_0000000003227490, C4<0>, C4<0>, C4<0>;
L_00000000030b31b0 .delay 1 (100,100,100) L_00000000030b31b0/d;
L_00000000030b21f0/d .functor BUFZ 1, L_00000000030b2ab0, C4<0>, C4<0>, C4<0>;
L_00000000030b21f0 .delay 1 (100,100,100) L_00000000030b21f0/d;
L_00000000030b1f50/d .functor BUFZ 9, L_00000000030b1ee0, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000000030b1f50 .delay 9 (100,100,100) L_00000000030b1f50/d;
L_00000000030b2420/d .functor BUFZ 1, L_0000000003227a30, C4<0>, C4<0>, C4<0>;
L_00000000030b2420 .delay 1 (100,100,100) L_00000000030b2420/d;
L_00000000030b27a0/d .functor BUFZ 1, L_00000000030b19a0, C4<0>, C4<0>, C4<0>;
L_00000000030b27a0 .delay 1 (100,100,100) L_00000000030b27a0/d;
v0000000003117460_0 .net "addra_delay", 7 0, L_00000000030b2ce0;  1 drivers
v0000000003117500_0 .net "addrb_delay", 8 0, L_00000000030b1f50;  1 drivers
v0000000003117780_0 .net "ena_delay", 0 0, L_00000000030b21f0;  1 drivers
v0000000003117820_0 .net "enb_delay", 0 0, L_00000000030b27a0;  1 drivers
v0000000003117be0_0 .net "wea_delay", 0 0, L_00000000030b31b0;  1 drivers
v0000000003118040_0 .net "web_delay", 0 0, L_00000000030b2420;  1 drivers
S_00000000030d55a0 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_00000000030d4ca0;
 .timescale -12 -12;
v00000000031180e0_0 .var "addr_a", 7 0;
v0000000003118fe0_0 .var "addr_b", 8 0;
v000000000311a2a0_0 .var "c_ar_bw", 0 0;
v000000000311a8e0_0 .var "c_aw_br", 0 0;
v0000000003118860_0 .var "c_aw_bw", 0 0;
v0000000003118f40_0 .var/i "collision_check", 31 0;
v000000000311aa20_0 .var/i "iswrite_a", 31 0;
v0000000003119ee0_0 .var/i "iswrite_b", 31 0;
v0000000003119b20_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v00000000031191c0_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v0000000003118720_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v0000000003118900_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v0000000003118a40_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v00000000031189a0_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v0000000003119080_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v000000000311a160_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003118860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311a8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311a2a0_0, 0, 1;
    %load/vec4 v00000000031180e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0000000003112dc0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003118900_0, 0, 32;
    %load/vec4 v0000000003118fe0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000000003112dc0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000311a160_0, 0, 32;
    %load/vec4 v00000000031180e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000000000310e720_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003118720_0, 0, 32;
    %load/vec4 v0000000003118fe0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000310e720_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003119080_0, 0, 32;
    %load/vec4 v00000000031180e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000000000310f4e0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031191c0_0, 0, 32;
    %load/vec4 v0000000003118fe0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000310f4e0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031189a0_0, 0, 32;
    %load/vec4 v00000000031180e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000000000310fe40_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003119b20_0, 0, 32;
    %load/vec4 v0000000003118fe0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000310fe40_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v0000000003118a40_0, 0, 32;
    %load/vec4 v000000000311aa20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0000000003119ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0000000003112dc0_0;
    %load/vec4 v000000000310e720_0;
    %cmp/s;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0000000003118900_0;
    %load/vec4 v000000000311a160_0;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003118860_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003118860_0, 0, 1;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000000003119080_0;
    %load/vec4 v0000000003118720_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003118860_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003118860_0, 0, 1;
T_3.15 ;
T_3.11 ;
T_3.8 ;
    %load/vec4 v000000000311aa20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v000000000310f4e0_0;
    %load/vec4 v000000000310e720_0;
    %cmp/s;
    %jmp/0xz  T_3.18, 5;
    %load/vec4 v00000000031191c0_0;
    %load/vec4 v00000000031189a0_0;
    %cmp/e;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000311a8e0_0, 0, 1;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311a8e0_0, 0, 1;
T_3.21 ;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000000003119080_0;
    %load/vec4 v0000000003118720_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000311a8e0_0, 0, 1;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311a8e0_0, 0, 1;
T_3.23 ;
T_3.19 ;
T_3.16 ;
    %load/vec4 v0000000003119ee0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0000000003112dc0_0;
    %load/vec4 v000000000310fe40_0;
    %cmp/s;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v0000000003118900_0;
    %load/vec4 v000000000311a160_0;
    %cmp/e;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000311a2a0_0, 0, 1;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311a2a0_0, 0, 1;
T_3.29 ;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0000000003118a40_0;
    %load/vec4 v0000000003119b20_0;
    %cmp/e;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000311a2a0_0, 0, 1;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311a2a0_0, 0, 1;
T_3.31 ;
T_3.27 ;
T_3.24 ;
    %load/vec4 v0000000003118860_0;
    %pad/u 32;
    %load/vec4 v000000000311a8e0_0;
    %pad/u 32;
    %or;
    %load/vec4 v000000000311a2a0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0000000003118f40_0, 0, 32;
    %end;
S_00000000030d58a0 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_00000000030d4ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 8 "DIN"
    .port_info 2 /OUTPUT 8 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 9 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 9 "RDADDRECC"
P_00000000030fb010 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001001>;
P_00000000030fb048 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000001000>;
P_00000000030fb080 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_00000000030fb0b8 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_00000000030fb0f0 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v000000000311a340_0 .net "CLK", 0 0, L_00000000030b3530;  alias, 1 drivers
v0000000003118cc0_0 .var "DBITERR", 0 0;
v0000000003119760_0 .net "DBITERR_IN", 0 0, v000000000311b100_0;  alias, 1 drivers
v0000000003119260_0 .net "DIN", 7 0, v000000000311b1a0_0;  alias, 1 drivers
v000000000311a700_0 .var "DOUT", 7 0;
v000000000311a480_0 .var "RDADDRECC", 8 0;
v0000000003119800_0 .net "RDADDRECC_IN", 8 0, v000000000311b240_0;  alias, 1 drivers
v0000000003118ea0_0 .var "SBITERR", 0 0;
v000000000311a020_0 .net "SBITERR_IN", 0 0, v000000000310dc80_0;  alias, 1 drivers
v0000000003118ae0_0 .var "dbiterr_i", 0 0;
v00000000031199e0_0 .var "dout_i", 7 0;
v0000000003118d60_0 .var "rdaddrecc_i", 8 0;
v000000000311a5c0_0 .var "sbiterr_i", 0 0;
S_00000000030d74f0 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_00000000030d58a0;
 .timescale -12 -12;
E_000000000304d520 .event edge, v0000000003119260_0, v0000000003119800_0, v000000000311a020_0, v0000000003119760_0;
S_00000000030d86f0 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_00000000030d4ca0;
 .timescale -12 -12;
v00000000031187c0_0 .var/i "addr_step", 31 0;
v0000000003119a80_0 .var "default_data", 15 0;
v0000000003118c20_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000003119a80_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031187c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003118c20_0, 0, 32;
T_4.32 ;
    %load/vec4 v0000000003118c20_0;
    %load/vec4 v00000000031187c0_0;
    %muli 256, 0, 32;
    %cmp/s;
    %jmp/0xz T_4.33, 5;
    %load/vec4 v0000000003118c20_0;
    %pad/s 8;
    %store/vec4 v000000000310d460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000310c7e0_0, 0, 1;
    %load/vec4 v0000000003119a80_0;
    %store/vec4 v000000000310ca60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310de60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310cce0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000030d7df0;
    %join;
    %load/vec4 v0000000003118c20_0;
    %load/vec4 v00000000031187c0_0;
    %add;
    %store/vec4 v0000000003118c20_0, 0, 32;
    %jmp T_4.32;
T_4.33 ;
    %end;
S_00000000030d80f0 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_00000000030d4ca0;
 .timescale -12 -12;
v0000000003119300_0 .var/i "cnt", 31 0;
v00000000031193a0_0 .var/i "data_value", 31 0;
v0000000003119120_0 .var/i "log2roundup", 31 0;
v0000000003119bc0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003119bc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031193a0_0;
    %cmp/s;
    %jmp/0xz  T_5.34, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003119300_0, 0, 32;
T_5.36 ;
    %load/vec4 v0000000003119300_0;
    %load/vec4 v00000000031193a0_0;
    %cmp/s;
    %jmp/0xz T_5.37, 5;
    %load/vec4 v0000000003119bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003119bc0_0, 0, 32;
    %load/vec4 v0000000003119300_0;
    %muli 2, 0, 32;
    %store/vec4 v0000000003119300_0, 0, 32;
    %jmp T_5.36;
T_5.37 ;
T_5.34 ;
    %load/vec4 v0000000003119bc0_0;
    %store/vec4 v0000000003119120_0, 0, 32;
    %end;
S_00000000030d8870 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_00000000030d4ca0;
 .timescale -12 -12;
v000000000311a0c0_0 .var "addr", 7 0;
v000000000311a840_0 .var "address", 7 0;
v0000000003119d00_0 .var/i "i", 31 0;
v000000000311a980_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v000000000311a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %load/vec4 v0000000003110520_0;
    %assign/vec4 v000000000310fda0_0, 100;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v000000000311a0c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v000000000311a840_0, 0, 8;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000000000311a840_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.40, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_00000000030d5c60, "%0s WARNING: Address %0h is outside range for A Read", P_00000000030d5e90, v000000000311a0c0_0 {0 0 0};
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v000000000310fda0_0, 100;
    %jmp T_6.41;
T_6.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003119d00_0, 0, 32;
T_6.42 ;
    %load/vec4 v0000000003119d00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.43, 5;
    %load/vec4 v000000000311a840_0;
    %pad/u 41;
    %muli 2, 0, 41;
    %load/vec4 v0000000003119d00_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000031108e0, 4;
    %ix/load 5, 100, 0;
    %load/vec4 v0000000003119d00_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000000000310fda0_0, 4, 5;
    %load/vec4 v0000000003119d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003119d00_0, 0, 32;
    %jmp T_6.42;
T_6.43 ;
T_6.41 ;
T_6.39 ;
    %end;
S_00000000030d89f0 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_00000000030d4ca0;
 .timescale -12 -12;
v000000000311a7a0_0 .var "addr", 8 0;
v0000000003118b80_0 .var "address", 8 0;
v0000000003119940_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v0000000003119940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %load/vec4 v000000000310efe0_0;
    %assign/vec4 v000000000310f120_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031103e0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000310f440_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000031102a0_0, 100;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v000000000311a7a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v0000000003118b80_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0000000003118b80_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.46, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_00000000030d5c60, "%0s WARNING: Address %0h is outside range for B Read", P_00000000030d5e90, v000000000311a7a0_0 {0 0 0};
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v000000000310f120_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031103e0_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000310f440_0, 100;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v00000000031102a0_0, 100;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0000000003118b80_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %load/vec4a v00000000031108e0, 4;
    %assign/vec4 v000000000310f120_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000031102a0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000310f440_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031103e0_0, 100;
T_7.47 ;
T_7.45 ;
    %end;
S_00000000030d7f70 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_00000000030d4ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 16 "DIN_I"
    .port_info 5 /OUTPUT 16 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_0000000002c38a70 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_0000000002c38aa8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000010000>;
P_0000000002c38ae0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002c38b18 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002c38b50 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002c38b88 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_0000000002c38bc0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002c38bf8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_0000000002c38c30 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002c38c68 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002c38ca0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002c38cd8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002c38d10 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002c38d48 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002c38d80 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002c38db8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002c38df0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_0000000002c38e28 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_0000000003228db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b1bd0 .functor OR 1, L_0000000003228db0, v0000000003114120_0, C4<0>, C4<0>;
L_0000000003228df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b2260 .functor AND 1, L_0000000003228df8, v0000000003114580_0, C4<1>, C4<1>;
L_0000000003228e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3140 .functor OR 1, L_0000000003228e88, v0000000003114120_0, C4<0>, C4<0>;
L_0000000003228e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b1a80 .functor AND 1, L_0000000003228e40, L_00000000030b3140, C4<1>, C4<1>;
L_00000000030b1e70 .functor OR 1, L_00000000030b2260, L_00000000030b1a80, C4<0>, C4<0>;
L_0000000003228ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b23b0 .functor AND 1, L_0000000003228ed0, L_00000000030b1b60, C4<1>, C4<1>;
v0000000003118e00_0 .net "CLK", 0 0, L_00000000030b37d0;  alias, 1 drivers
v0000000003119440_0 .var "DBITERR", 0 0;
v00000000031194e0_0 .var "DBITERR_IN", 0 0;
L_0000000003228f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000311aac0_0 .net "DBITERR_IN_I", 0 0, L_0000000003228f60;  1 drivers
v000000000311a3e0_0 .var "DIN", 15 0;
v000000000311a660_0 .net "DIN_I", 15 0, v000000000310fda0_0;  1 drivers
v0000000003119580_0 .var "DOUT", 15 0;
L_0000000003228ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000311ab60_0 .net "ECCPIPECE", 0 0, L_0000000003228ff0;  1 drivers
v0000000003119620_0 .net "EN", 0 0, v0000000003114120_0;  alias, 1 drivers
v00000000031196c0_0 .var "RDADDRECC", 8 0;
v00000000031198a0_0 .var "RDADDRECC_IN", 8 0;
L_0000000003228fa8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000000003119c60_0 .net "RDADDRECC_IN_I", 8 0, L_0000000003228fa8;  1 drivers
v0000000003119da0_0 .net "REGCE", 0 0, v0000000003114580_0;  alias, 1 drivers
v0000000003118400_0 .net "RST", 0 0, L_00000000030b1b60;  alias, 1 drivers
v0000000003119e40_0 .var "SBITERR", 0 0;
v0000000003119f80_0 .var "SBITERR_IN", 0 0;
L_0000000003228f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031184a0_0 .net "SBITERR_IN_I", 0 0, L_0000000003228f18;  1 drivers
v000000000311a520_0 .net/2u *"_s0", 0 0, L_0000000003228db0;  1 drivers
v0000000003118540_0 .net/2u *"_s10", 0 0, L_0000000003228e88;  1 drivers
v00000000031185e0_0 .net *"_s12", 0 0, L_00000000030b3140;  1 drivers
v0000000003118680_0 .net *"_s14", 0 0, L_00000000030b1a80;  1 drivers
v000000000311b7e0_0 .net/2u *"_s18", 0 0, L_0000000003228ed0;  1 drivers
v000000000311b6a0_0 .net/2u *"_s4", 0 0, L_0000000003228df8;  1 drivers
v000000000311b600_0 .net *"_s6", 0 0, L_00000000030b2260;  1 drivers
v000000000311b740_0 .net/2u *"_s8", 0 0, L_0000000003228e40;  1 drivers
v000000000311b420_0 .var "dbiterr_regs", 0 0;
v000000000311af20_0 .net "en_i", 0 0, L_00000000030b1bd0;  1 drivers
v000000000311b380_0 .var "init_str", 127 0;
v000000000311ae80_0 .var "init_val", 15 0;
v000000000311aca0_0 .var "out_regs", 15 0;
v000000000311b880_0 .var "rdaddrecc_regs", 8 0;
v000000000311ad40_0 .net "regce_i", 0 0, L_00000000030b1e70;  1 drivers
v000000000311b560_0 .net "rst_i", 0 0, L_00000000030b23b0;  1 drivers
v000000000311b4c0_0 .var "sbiterr_regs", 0 0;
S_00000000030d8e70 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000030d7f70;
 .timescale -12 -12;
E_000000000304e1e0 .event edge, v000000000311a660_0, v00000000031184a0_0, v000000000311aac0_0, v0000000003119c60_0;
S_00000000030d7c70 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_00000000030d7f70;
 .timescale -12 -12;
E_000000000304d5a0 .event edge, v000000000311a3e0_0, v00000000031198a0_0, v0000000003119f80_0, v00000000031194e0_0;
S_00000000030d8b70 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_00000000030d4ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 8 "DIN_I"
    .port_info 5 /OUTPUT 8 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_0000000002c36670 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_0000000002c366a8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000001000>;
P_0000000002c366e0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002c36718 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002c36750 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002c36788 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_0000000002c367c0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002c367f8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_0000000002c36830 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002c36868 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002c368a0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002c368d8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002c36910 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002c36948 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002c36980 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002c369b8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002c369f0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_0000000002c36a28 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_0000000003229038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3290 .functor OR 1, L_0000000003229038, L_00000000030b0a50, C4<0>, C4<0>;
L_0000000003229080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b2e30 .functor AND 1, L_0000000003229080, L_00000000030b3840, C4<1>, C4<1>;
L_0000000003229110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000030b3220 .functor OR 1, L_0000000003229110, L_00000000030b0a50, C4<0>, C4<0>;
L_00000000032290c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b3300 .functor AND 1, L_00000000032290c8, L_00000000030b3220, C4<1>, C4<1>;
L_00000000030b3370 .functor OR 1, L_00000000030b2e30, L_00000000030b3300, C4<0>, C4<0>;
L_0000000003229158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000030b28f0 .functor AND 1, L_0000000003229158, L_00000000030b1850, C4<1>, C4<1>;
v000000000311b920_0 .net "CLK", 0 0, L_00000000030b3530;  alias, 1 drivers
v000000000311b100_0 .var "DBITERR", 0 0;
v000000000311b9c0_0 .var "DBITERR_IN", 0 0;
v000000000311ba60_0 .net "DBITERR_IN_I", 0 0, v000000000310f440_0;  1 drivers
v000000000311afc0_0 .var "DIN", 7 0;
v000000000311ac00_0 .net "DIN_I", 7 0, v000000000310f120_0;  1 drivers
v000000000311b1a0_0 .var "DOUT", 7 0;
v000000000311ade0_0 .net "ECCPIPECE", 0 0, L_00000000030b3680;  alias, 1 drivers
v000000000311b060_0 .net "EN", 0 0, L_00000000030b0a50;  alias, 1 drivers
v000000000311b240_0 .var "RDADDRECC", 8 0;
v000000000311b2e0_0 .var "RDADDRECC_IN", 8 0;
v000000000310c100_0 .net "RDADDRECC_IN_I", 8 0, v00000000031102a0_0;  1 drivers
v000000000310d1e0_0 .net "REGCE", 0 0, L_00000000030b3840;  alias, 1 drivers
v000000000310cc40_0 .net "RST", 0 0, L_00000000030b1850;  alias, 1 drivers
v000000000310dc80_0 .var "SBITERR", 0 0;
v000000000310dd20_0 .var "SBITERR_IN", 0 0;
v000000000310c240_0 .net "SBITERR_IN_I", 0 0, v00000000031103e0_0;  1 drivers
v000000000310c1a0_0 .net/2u *"_s0", 0 0, L_0000000003229038;  1 drivers
v000000000310c600_0 .net/2u *"_s10", 0 0, L_0000000003229110;  1 drivers
v000000000310e040_0 .net *"_s12", 0 0, L_00000000030b3220;  1 drivers
v000000000310daa0_0 .net *"_s14", 0 0, L_00000000030b3300;  1 drivers
v000000000310d500_0 .net/2u *"_s18", 0 0, L_0000000003229158;  1 drivers
v000000000310c060_0 .net/2u *"_s4", 0 0, L_0000000003229080;  1 drivers
v000000000310c740_0 .net *"_s6", 0 0, L_00000000030b2e30;  1 drivers
v000000000310d280_0 .net/2u *"_s8", 0 0, L_00000000032290c8;  1 drivers
v000000000310dfa0_0 .var "dbiterr_regs", 0 0;
v000000000310d780_0 .net "en_i", 0 0, L_00000000030b3290;  1 drivers
v000000000310d8c0_0 .var "init_str", 63 0;
v000000000310c9c0_0 .var "init_val", 7 0;
v000000000310bf20_0 .var "out_regs", 7 0;
v000000000310c2e0_0 .var "rdaddrecc_regs", 8 0;
v000000000310c380_0 .net "regce_i", 0 0, L_00000000030b3370;  1 drivers
v000000000310d000_0 .net "rst_i", 0 0, L_00000000030b28f0;  1 drivers
v000000000310e360_0 .var "sbiterr_regs", 0 0;
S_00000000030d8cf0 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000030d8b70;
 .timescale -12 -12;
E_000000000304dee0 .event edge, v000000000311ac00_0, v000000000310c240_0, v000000000311ba60_0, v000000000310c100_0;
S_00000000030d7370 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_00000000030d8b70;
 .timescale -12 -12;
S_00000000030d7670 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_00000000030d4ca0;
 .timescale -12 -12;
v000000000310d0a0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v000000000310d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.48, 8;
    %load/vec4 v0000000003110520_0;
    %assign/vec4 v000000000310fda0_0, 100;
T_8.48 ;
    %end;
S_00000000030d77f0 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_00000000030d4ca0;
 .timescale -12 -12;
v000000000310cba0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v000000000310cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.50, 8;
    %load/vec4 v000000000310efe0_0;
    %assign/vec4 v000000000310f120_0, 100;
T_9.50 ;
    %end;
S_00000000030d7df0 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_00000000030d4ca0;
 .timescale -12 -12;
v000000000310d460_0 .var "addr", 7 0;
v000000000310d5a0_0 .var "address", 7 0;
v000000000310c7e0_0 .var "byte_en", 0 0;
v000000000310ddc0_0 .var "current_contents", 15 0;
v000000000310ca60_0 .var "data", 15 0;
v000000000310cb00_0 .var/i "i", 31 0;
v000000000310cce0_0 .var "inj_dbiterr", 0 0;
v000000000310de60_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v000000000310d460_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v000000000310d5a0_0, 0, 8;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000000000310d5a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.52, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_00000000030d5c60, "%0s WARNING: Address %0h is outside range for A Write", P_00000000030d5e90, v000000000310d460_0 {0 0 0};
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v000000000310ca60_0;
    %store/vec4 v000000000310ddc0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000310cb00_0, 0, 32;
T_10.54 ;
    %load/vec4 v000000000310cb00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.55, 5;
    %load/vec4 v000000000310ddc0_0;
    %load/vec4 v000000000310cb00_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000000000310d5a0_0;
    %pad/u 41;
    %muli 2, 0, 41;
    %load/vec4 v000000000310cb00_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000000031108e0, 4, 0;
    %load/vec4 v000000000310cb00_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000310cb00_0, 0, 32;
    %jmp T_10.54;
T_10.55 ;
T_10.53 ;
    %end;
S_00000000030d7970 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_00000000030d4ca0;
 .timescale -12 -12;
v000000000310db40_0 .var "addr", 8 0;
v000000000310c420_0 .var "address", 8 0;
v000000000310d960_0 .var "byte_en", 0 0;
v000000000310e0e0_0 .var "current_contents", 7 0;
v000000000310d320_0 .var "data", 7 0;
TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v000000000310db40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v000000000310c420_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v000000000310c420_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.56, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_00000000030d5c60, "%0s WARNING: Address %0h is outside range for B Write", P_00000000030d5e90, v000000000310db40_0 {0 0 0};
    %jmp T_11.57;
T_11.56 ;
    %load/vec4 v000000000310d320_0;
    %store/vec4 v000000000310e0e0_0, 0, 8;
    %load/vec4 v000000000310e0e0_0;
    %load/vec4 v000000000310c420_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %store/vec4a v00000000031108e0, 4, 0;
T_11.57 ;
    %end;
S_00000000030d7af0 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_0000000002f30c40;
 .timescale -12 -12;
E_000000000304dce0/0 .event edge, v0000000003111380_0, v0000000003112be0_0, v0000000003110de0_0, v00000000031117e0_0;
E_000000000304dce0/1 .event edge, v0000000003112500_0, v0000000003115200_0, v0000000003111060_0, v0000000003112d20_0;
E_000000000304dce0 .event/or E_000000000304dce0/0, E_000000000304dce0/1;
S_00000000030d8570 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_0000000002f30c40;
 .timescale -12 -12;
L_00000000030b17e0 .functor BUFZ 8, o00000000031398b8, C4<00000000>, C4<00000000>, C4<00000000>;
S_00000000030d83f0 .scope module, "u_hdlctra" "hdlctra" 2 199, 6 1 0, S_000000000302fe30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "trastart_flag"
    .port_info 3 /INPUT 10 "db"
    .port_info 4 /INPUT 8 "ramd"
    .port_info 5 /OUTPUT 1 "datat"
    .port_info 6 /OUTPUT 1 "inr"
P_00000000030fa3b0 .param/l "TRA_CLEAR" 0 6 10, C4<100>;
P_00000000030fa3e8 .param/l "TRA_CRC" 0 6 10, C4<010>;
P_00000000030fa420 .param/l "TRA_DATA" 0 6 10, C4<001>;
P_00000000030fa458 .param/l "TRA_FLAG" 0 6 10, C4<000>;
P_00000000030fa490 .param/l "TRA_FLAGEND" 0 6 10, C4<011>;
v0000000003225b90_9 .array/port v0000000003225b90, 9;
L_0000000003286be0 .functor BUFZ 8, v0000000003225b90_9, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000003224b50_0 .var "bytes", 8 0;
v00000000032257d0_0 .net "clk", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000003225870_0 .var "current_state", 2 0;
v0000000003225910_0 .var "datat", 0 0;
v0000000003224c90_0 .net "db", 9 0, v000000000319bd50_0;  alias, 1 drivers
v0000000003224d30_0 .var "flag_count", 5 0;
v00000000032250f0_0 .var/i "i", 31 0;
v0000000003225a50_0 .var "inr", 0 0;
v0000000003225af0_0 .net "ram_outd", 7 0, L_000000000320b790;  1 drivers
v0000000003225b90 .array "ram_outd_d", 9 0, 7 0;
v0000000003225c30_0 .net "ram_outd_d9", 7 0, L_0000000003286be0;  1 drivers
v00000000032237f0_0 .net "ramd", 7 0, L_0000000002cf5a70;  alias, 1 drivers
v0000000003223bb0_0 .net "rst_n", 0 0, v0000000003226f90_0;  alias, 1 drivers
v0000000003223c50_0 .var "tra_buf", 7 0;
v0000000003223cf0_0 .var "tra_buf_judge", 4 0;
v0000000003226ef0_0 .var "tra_bytes_1", 9 0;
v0000000003226310_0 .var "tra_crc_buf", 15 0;
v0000000003225f50_0 .var "tra_flag_buf", 7 0;
v0000000003226090_0 .net "trastart_flag", 0 0, v000000000319aef0_0;  alias, 1 drivers
S_00000000030d71f0 .scope module, "u_insert0" "insert0" 6 14, 7 1 0, S_00000000030d83f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "trastart_flag"
    .port_info 3 /INPUT 10 "db"
    .port_info 4 /INPUT 8 "ramd"
    .port_info 5 /INPUT 1 "inr"
    .port_info 6 /OUTPUT 8 "ram_outd"
L_0000000002cf5b50 .functor AND 1, L_0000000003227670, L_00000000032277b0, C4<1>, C4<1>;
v00000000032241f0_11 .array/port v00000000032241f0, 11;
L_0000000003281110 .functor BUFZ 9, v00000000032241f0_11, C4<000000000>, C4<000000000>, C4<000000000>;
v00000000032241f0_5 .array/port v00000000032241f0, 5;
L_0000000003281810 .functor BUFZ 9, v00000000032241f0_5, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000000003287580 .functor NOT 1, v0000000003226f90_0, C4<0>, C4<0>, C4<0>;
L_0000000003286470 .functor AND 1, L_000000000320a570, L_000000000320af70, C4<1>, C4<1>;
L_0000000003229b78 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000000003220f50_0 .net/2u *"_s0", 2 0, L_0000000003229b78;  1 drivers
v0000000003220ff0_0 .net *"_s23", 31 0, L_000000000320c5f0;  1 drivers
L_000000000322e0f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000003224470_0 .net *"_s26", 22 0, L_000000000322e0f0;  1 drivers
L_000000000322e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000003224fb0_0 .net/2u *"_s27", 31 0, L_000000000322e138;  1 drivers
v0000000003223b10_0 .net *"_s29", 0 0, L_000000000320a570;  1 drivers
v0000000003225550_0 .net *"_s31", 9 0, L_000000000320c410;  1 drivers
L_000000000322e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003223f70_0 .net *"_s34", 0 0, L_000000000322e180;  1 drivers
v00000000032255f0_0 .net *"_s35", 0 0, L_000000000320af70;  1 drivers
v0000000003223a70_0 .net *"_s39", 31 0, L_000000000320bb50;  1 drivers
L_000000000322e1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000003224290_0 .net *"_s42", 30 0, L_000000000322e1c8;  1 drivers
L_000000000322e210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000003224dd0_0 .net/2u *"_s43", 31 0, L_000000000322e210;  1 drivers
v0000000003225690_0 .net *"_s45", 0 0, L_000000000320ca50;  1 drivers
L_000000000322e258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000003224e70_0 .net/2u *"_s47", 7 0, L_000000000322e258;  1 drivers
v0000000003223d90_0 .net *"_s5", 0 0, L_0000000003227670;  1 drivers
v0000000003224510_0 .net *"_s7", 0 0, L_00000000032277b0;  1 drivers
v00000000032246f0_0 .var "buffer", 7 0;
v00000000032243d0_0 .var "bytes", 9 0;
v0000000003224330_0 .net "clk", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000003224970_0 .var "cnt_8", 3 0;
v00000000032248d0_0 .var "cnt_insert0", 2 0;
v0000000003224bf0_0 .var "cnt_read", 3 0;
v0000000003225190_0 .net "db", 9 0, v000000000319bd50_0;  alias, 1 drivers
v0000000003223e30_0 .var/i "i", 31 0;
v00000000032234d0_0 .var "in_shift", 11 0;
v0000000003223610_0 .var "in_valid", 0 0;
v00000000032239d0_0 .net "inr", 0 0, v0000000003225a50_0;  alias, 1 drivers
v00000000032252d0_0 .net "insert0_flag", 0 0, L_00000000032270d0;  1 drivers
v0000000003223890_0 .net "insert0_flag_d5", 0 0, L_000000000320a110;  1 drivers
v0000000003225230_0 .var "insert0_flag_d6", 0 0;
v0000000003224650_0 .net "insert0_flag_valid", 0 0, L_0000000002cf5b50;  1 drivers
v0000000003223ed0_0 .net "out_valid", 0 0, L_0000000003286470;  1 drivers
v0000000003225730_0 .var "ram_insert0_raddr", 8 0;
v00000000032245b0_0 .net "ram_insert0_rdata", 7 0, L_0000000003286010;  1 drivers
v0000000003224f10_0 .var "ram_insert0_rden", 0 0;
v0000000003224790_0 .var "ram_insert0_rden0", 0 0;
v00000000032240b0_0 .var "ram_insert0_rden1", 0 0;
v0000000003223570_0 .var "ram_insert0_waddr", 8 0;
v0000000003225410_0 .var "ram_insert0_wdata", 7 0;
v0000000003224010_0 .var "ram_insert0_wren", 0 0;
v0000000003224150_0 .net "ram_outd", 7 0, L_000000000320b790;  alias, 1 drivers
v00000000032241f0 .array "ram_raddr", 11 0, 8 0;
v00000000032254b0_0 .net "ram_raddr11", 8 0, L_0000000003281110;  1 drivers
v00000000032241f0_2 .array/port v00000000032241f0, 2;
v0000000003223750_0 .net "ram_raddr2", 8 0, v00000000032241f0_2;  1 drivers
v0000000003224830_0 .net "ram_raddr5", 8 0, L_0000000003281810;  1 drivers
v0000000003225050_0 .net "ramd", 7 0, L_0000000002cf5a70;  alias, 1 drivers
v00000000032236b0_0 .var "ramd1", 7 0;
v00000000032259b0_0 .var "ramd2", 7 0;
v0000000003223930_0 .net "rst_n", 0 0, v0000000003226f90_0;  alias, 1 drivers
v0000000003225370_0 .var "start", 0 0;
v0000000003224a10_0 .var "trans_start1", 0 0;
v0000000003224ab0_0 .net "trastart_flag", 0 0, v000000000319aef0_0;  alias, 1 drivers
L_00000000032270d0 .cmp/eq 3, v00000000032248d0_0, L_0000000003229b78;
L_0000000003227670 .part v00000000032234d0_0, 3, 1;
L_00000000032277b0 .part v00000000032234d0_0, 5, 1;
L_000000000320c5f0 .concat [ 9 23 0 0], v00000000032241f0_2, L_000000000322e0f0;
L_000000000320a570 .cmp/gt 32, L_000000000320c5f0, L_000000000322e138;
L_000000000320c410 .concat [ 9 1 0 0], v00000000032241f0_2, L_000000000322e180;
L_000000000320af70 .cmp/ge 10, v000000000319bd50_0, L_000000000320c410;
L_000000000320bb50 .concat [ 1 31 0 0], L_0000000003286470, L_000000000322e1c8;
L_000000000320ca50 .cmp/eq 32, L_000000000320bb50, L_000000000322e210;
L_000000000320b790 .functor MUXZ 8, L_000000000322e258, L_0000000003286010, L_000000000320ca50, C4<>;
S_00000000030d7070 .scope module, "u_flag_i0" "flag_i0" 7 161, 8 8 0, S_00000000030d71f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "insert0_flag"
    .port_info 3 /INPUT 1 "insert0_flag_valid"
    .port_info 4 /INPUT 1 "inr"
    .port_info 5 /OUTPUT 1 "insert0_flag_d5"
L_0000000002cf5bc0 .functor OR 1, v00000000031e6a80_0, v00000000031e6bc0_0, C4<0>, C4<0>;
L_0000000002cf53e0 .functor OR 1, v00000000031eb8a0_0, L_0000000003225e10, C4<0>, C4<0>;
L_0000000002cf5450 .functor OR 1, v00000000031e9c80_0, L_00000000032097b0, C4<0>, C4<0>;
L_0000000002c60090 .functor NOT 1, v0000000003226f90_0, C4<0>, C4<0>, C4<0>;
L_0000000003280b60 .functor NOT 1, v0000000003226f90_0, C4<0>, C4<0>, C4<0>;
v00000000031f5620_0 .net *"_s10", 0 0, L_0000000003225d70;  1 drivers
L_000000000322a238 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f4a40_0 .net/2u *"_s100", 12 0, L_000000000322a238;  1 drivers
v00000000031f56c0_0 .net *"_s104", 31 0, L_0000000003209a30;  1 drivers
L_000000000322a280 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f5080_0 .net *"_s107", 30 0, L_000000000322a280;  1 drivers
L_000000000322a2c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031f59e0_0 .net/2u *"_s108", 31 0, L_000000000322a2c8;  1 drivers
v00000000031f3280_0 .net *"_s110", 0 0, L_000000000320a1b0;  1 drivers
v00000000031f36e0_0 .net *"_s114", 31 0, L_0000000003208810;  1 drivers
L_000000000322a310 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f3320_0 .net *"_s117", 30 0, L_000000000322a310;  1 drivers
L_000000000322a358 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031f33c0_0 .net/2u *"_s118", 31 0, L_000000000322a358;  1 drivers
L_0000000003229c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031f6020_0 .net/2u *"_s12", 0 0, L_0000000003229c50;  1 drivers
v00000000031f67a0_0 .net *"_s120", 0 0, L_00000000032095d0;  1 drivers
v00000000031f5e40_0 .net *"_s124", 31 0, L_0000000003209710;  1 drivers
L_000000000322a3a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f6660_0 .net *"_s127", 30 0, L_000000000322a3a0;  1 drivers
L_000000000322a3e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f5bc0_0 .net/2u *"_s128", 31 0, L_000000000322a3e8;  1 drivers
v00000000031f5f80_0 .net *"_s130", 0 0, L_0000000003208db0;  1 drivers
L_000000000322a430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031f6840_0 .net/2u *"_s132", 0 0, L_000000000322a430;  1 drivers
v00000000031f6340_0 .net *"_s136", 31 0, L_0000000003208a90;  1 drivers
L_000000000322a478 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f62a0_0 .net *"_s139", 30 0, L_000000000322a478;  1 drivers
L_000000000322a4c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031f68e0_0 .net/2u *"_s140", 31 0, L_000000000322a4c0;  1 drivers
v00000000031f5c60_0 .net *"_s142", 0 0, L_0000000003208e50;  1 drivers
L_000000000322a508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031f6160_0 .net/2u *"_s144", 0 0, L_000000000322a508;  1 drivers
v00000000031f60c0_0 .net *"_s148", 31 0, L_0000000003208130;  1 drivers
L_000000000322a550 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f6200_0 .net *"_s151", 30 0, L_000000000322a550;  1 drivers
L_000000000322a598 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f5ee0_0 .net/2u *"_s152", 31 0, L_000000000322a598;  1 drivers
v00000000031f5d00_0 .net *"_s154", 0 0, L_00000000032081d0;  1 drivers
L_000000000322a5e0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f63e0_0 .net/2u *"_s156", 12 0, L_000000000322a5e0;  1 drivers
v00000000031f6700_0 .net *"_s16", 31 0, L_0000000003225eb0;  1 drivers
v00000000031f5a80_0 .net *"_s160", 31 0, L_00000000032098f0;  1 drivers
L_000000000322a628 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f6480_0 .net *"_s163", 30 0, L_000000000322a628;  1 drivers
L_000000000322a670 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031f6520_0 .net/2u *"_s164", 31 0, L_000000000322a670;  1 drivers
v00000000031f5b20_0 .net *"_s166", 0 0, L_00000000032090d0;  1 drivers
L_000000000322a6b8 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031f65c0_0 .net/2u *"_s168", 12 0, L_000000000322a6b8;  1 drivers
v00000000031f5da0_0 .net *"_s180", 31 0, L_0000000003209df0;  1 drivers
L_000000000322cd40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e8560_0 .net *"_s183", 30 0, L_000000000322cd40;  1 drivers
L_000000000322cd88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e73e0_0 .net/2u *"_s184", 31 0, L_000000000322cd88;  1 drivers
v00000000031e87e0_0 .net *"_s186", 0 0, L_0000000003209f30;  1 drivers
L_0000000003229c98 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e7980_0 .net *"_s19", 30 0, L_0000000003229c98;  1 drivers
L_0000000003229ce0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031e8ba0_0 .net/2u *"_s20", 31 0, L_0000000003229ce0;  1 drivers
v00000000031e7b60_0 .net *"_s22", 0 0, L_0000000003209530;  1 drivers
L_0000000003229d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e7660_0 .net/2u *"_s24", 0 0, L_0000000003229d28;  1 drivers
v00000000031e8880_0 .net *"_s32", 31 0, L_000000000320a2f0;  1 drivers
L_0000000003229d70 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e6f80_0 .net *"_s35", 30 0, L_0000000003229d70;  1 drivers
L_0000000003229db8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e8060_0 .net/2u *"_s36", 31 0, L_0000000003229db8;  1 drivers
v00000000031e7020_0 .net *"_s38", 0 0, L_0000000003209030;  1 drivers
v00000000031e90a0_0 .net *"_s4", 31 0, L_0000000003227b70;  1 drivers
L_0000000003229e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e7ac0_0 .net/2u *"_s40", 0 0, L_0000000003229e00;  1 drivers
v00000000031e7200_0 .net *"_s44", 31 0, L_0000000003208590;  1 drivers
L_0000000003229e48 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e70c0_0 .net *"_s47", 30 0, L_0000000003229e48;  1 drivers
L_0000000003229e90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031e7160_0 .net/2u *"_s48", 31 0, L_0000000003229e90;  1 drivers
v00000000031e7480_0 .net *"_s50", 0 0, L_0000000003207f50;  1 drivers
L_0000000003229ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e6d00_0 .net/2u *"_s52", 0 0, L_0000000003229ed8;  1 drivers
v00000000031e7ca0_0 .net *"_s56", 31 0, L_0000000003209350;  1 drivers
L_0000000003229f20 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e8600_0 .net *"_s59", 30 0, L_0000000003229f20;  1 drivers
L_0000000003229f68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031e72a0_0 .net/2u *"_s60", 31 0, L_0000000003229f68;  1 drivers
v00000000031e6da0_0 .net *"_s62", 0 0, L_0000000003208270;  1 drivers
L_0000000003229fb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e7d40_0 .net/2u *"_s64", 0 0, L_0000000003229fb0;  1 drivers
v00000000031e86a0_0 .net *"_s68", 31 0, L_00000000032089f0;  1 drivers
L_0000000003229bc0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e81a0_0 .net *"_s7", 30 0, L_0000000003229bc0;  1 drivers
L_0000000003229ff8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e7340_0 .net *"_s71", 30 0, L_0000000003229ff8;  1 drivers
L_000000000322a040 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031e7c00_0 .net/2u *"_s72", 31 0, L_000000000322a040;  1 drivers
v00000000031e75c0_0 .net *"_s74", 0 0, L_0000000003209670;  1 drivers
L_000000000322a088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e7520_0 .net/2u *"_s76", 0 0, L_000000000322a088;  1 drivers
L_0000000003229c08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e8380_0 .net/2u *"_s8", 31 0, L_0000000003229c08;  1 drivers
v00000000031e8240_0 .net *"_s80", 31 0, L_00000000032088b0;  1 drivers
L_000000000322a0d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e7700_0 .net *"_s83", 30 0, L_000000000322a0d0;  1 drivers
L_000000000322a118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e8e20_0 .net/2u *"_s84", 31 0, L_000000000322a118;  1 drivers
v00000000031e8740_0 .net *"_s86", 0 0, L_0000000003208c70;  1 drivers
L_000000000322a160 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e8f60_0 .net/2u *"_s88", 12 0, L_000000000322a160;  1 drivers
v00000000031e8920_0 .net *"_s92", 31 0, L_0000000003208d10;  1 drivers
L_000000000322a1a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031e84c0_0 .net *"_s95", 30 0, L_000000000322a1a8;  1 drivers
L_000000000322a1f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000031e7de0_0 .net/2u *"_s96", 31 0, L_000000000322a1f0;  1 drivers
v00000000031e7e80_0 .net *"_s98", 0 0, L_0000000003208090;  1 drivers
v00000000031e89c0_0 .net "addra", 12 0, L_0000000003227990;  1 drivers
v00000000031e82e0_0 .var "addra_d1", 12 0;
v00000000031e8420_0 .net "addra_ji", 12 0, L_0000000003208b30;  1 drivers
v00000000031e7f20_0 .net "addra_ou", 12 0, L_0000000003208310;  1 drivers
v00000000031e6b20_0 .var "addrb", 12 0;
v00000000031e8a60_0 .var "addrb0", 12 0;
v00000000031e77a0_0 .var "addrb1", 12 0;
v00000000031e9140_0 .net "addrb_ji", 12 0, L_0000000003208f90;  1 drivers
v00000000031e91e0_0 .net "addrb_ou", 12 0, L_0000000003208ef0;  1 drivers
v00000000031e7fc0_0 .net "clk", 0 0, v0000000003227170_0;  alias, 1 drivers
v00000000031e7840_0 .var "cnt_0_number", 12 0;
v00000000031e8b00_0 .var "cnt_0_valid", 12 0;
v00000000031e8100_0 .var "cnt_ji_ou", 0 0;
v00000000031e78e0_0 .net "dina_ji", 0 0, L_0000000003207ff0;  1 drivers
v00000000031e8c40_0 .net "dina_ou", 0 0, L_0000000003209fd0;  1 drivers
v00000000031e7a20_0 .net "doutb_ji", 0 0, L_00000000032826f0;  1 drivers
v00000000031e9000_0 .net "doutb_ou", 0 0, L_0000000002c5f680;  1 drivers
v00000000031e8ce0_0 .net "ena_ji", 0 0, L_00000000032097b0;  1 drivers
v00000000031e8d80_0 .net "ena_ou", 0 0, L_0000000003225e10;  1 drivers
v00000000031e8ec0_0 .net "enb", 0 0, L_0000000002cf5bc0;  1 drivers
v00000000031e6a80_0 .var "enb0", 0 0;
v00000000031e6bc0_0 .var "enb1", 0 0;
v00000000031e6c60_0 .net "enb_ji", 0 0, L_0000000003209850;  1 drivers
v00000000031e6e40_0 .net "enb_ou", 0 0, L_0000000003209d50;  1 drivers
v00000000031e6ee0_0 .var "flag_used", 0 0;
v00000000031eae00_0 .net "inr", 0 0, v0000000003225a50_0;  alias, 1 drivers
v00000000031eaf40_0 .net "insert0_flag", 0 0, L_00000000032270d0;  alias, 1 drivers
v00000000031e9b40_0 .var "insert0_flag_d1", 0 0;
v00000000031ea040_0 .net "insert0_flag_d5", 0 0, L_000000000320a110;  alias, 1 drivers
v00000000031e95a0_0 .net "insert0_flag_valid", 0 0, L_0000000002cf5b50;  alias, 1 drivers
v00000000031e9dc0_0 .var "insert0_flag_valid_d1", 0 0;
v00000000031e9a00_0 .var "max_addr_ji", 12 0;
v00000000031eab80_0 .var "max_addr_ou", 12 0;
v00000000031eaa40_0 .net "mux_addra_ji", 12 0, L_0000000003208950;  1 drivers
v00000000031e9aa0_0 .net "mux_addra_ou", 12 0, L_0000000003209e90;  1 drivers
v00000000031eb620_0 .net "mux_dina_ji", 0 0, L_0000000003207cd0;  1 drivers
v00000000031e9be0_0 .net "mux_dina_ou", 0 0, L_0000000003208bd0;  1 drivers
v00000000031eaea0_0 .net "mux_ena_ji", 0 0, L_0000000002cf5450;  1 drivers
v00000000031eb6c0_0 .net "mux_ena_ou", 0 0, L_0000000002cf53e0;  1 drivers
v00000000031e9640_0 .net "rst_n", 0 0, v0000000003226f90_0;  alias, 1 drivers
v00000000031e9820_0 .var "write_zero_cnt_ji", 12 0;
v00000000031ea7c0_0 .var "write_zero_cnt_ji_d1", 12 0;
v00000000031e96e0_0 .var "write_zero_cnt_ji_d2", 12 0;
v00000000031ea220_0 .var "write_zero_cnt_ou", 12 0;
v00000000031e9960_0 .var "write_zero_cnt_ou_d1", 12 0;
v00000000031e98c0_0 .var "write_zero_cnt_ou_d2", 12 0;
v00000000031e9c80_0 .var "write_zero_valid_ji", 0 0;
v00000000031eb8a0_0 .var "write_zero_valid_ou", 0 0;
L_0000000003227990 .arith/sum 13, v00000000031e7840_0, v00000000031e8b00_0;
L_0000000003227b70 .concat [ 1 31 0 0], v00000000031e8100_0, L_0000000003229bc0;
L_0000000003225d70 .cmp/eq 32, L_0000000003227b70, L_0000000003229c08;
L_0000000003225e10 .functor MUXZ 1, L_0000000003229c50, v00000000031e9dc0_0, L_0000000003225d70, C4<>;
L_0000000003225eb0 .concat [ 1 31 0 0], v00000000031e8100_0, L_0000000003229c98;
L_0000000003209530 .cmp/eq 32, L_0000000003225eb0, L_0000000003229ce0;
L_00000000032097b0 .functor MUXZ 1, L_0000000003229d28, v00000000031e9dc0_0, L_0000000003209530, C4<>;
L_000000000320a2f0 .concat [ 1 31 0 0], v00000000031e8100_0, L_0000000003229d70;
L_0000000003209030 .cmp/eq 32, L_000000000320a2f0, L_0000000003229db8;
L_0000000003209fd0 .functor MUXZ 1, L_0000000003229e00, v00000000031e9b40_0, L_0000000003209030, C4<>;
L_0000000003208590 .concat [ 1 31 0 0], v00000000031e8100_0, L_0000000003229e48;
L_0000000003207f50 .cmp/eq 32, L_0000000003208590, L_0000000003229e90;
L_0000000003207ff0 .functor MUXZ 1, L_0000000003229ed8, v00000000031e9b40_0, L_0000000003207f50, C4<>;
L_0000000003209350 .concat [ 1 31 0 0], v00000000031eb8a0_0, L_0000000003229f20;
L_0000000003208270 .cmp/eq 32, L_0000000003209350, L_0000000003229f68;
L_0000000003208bd0 .functor MUXZ 1, L_0000000003209fd0, L_0000000003229fb0, L_0000000003208270, C4<>;
L_00000000032089f0 .concat [ 1 31 0 0], v00000000031e9c80_0, L_0000000003229ff8;
L_0000000003209670 .cmp/eq 32, L_00000000032089f0, L_000000000322a040;
L_0000000003207cd0 .functor MUXZ 1, L_0000000003207ff0, L_000000000322a088, L_0000000003209670, C4<>;
L_00000000032088b0 .concat [ 1 31 0 0], v00000000031e8100_0, L_000000000322a0d0;
L_0000000003208c70 .cmp/eq 32, L_00000000032088b0, L_000000000322a118;
L_0000000003208310 .functor MUXZ 13, L_000000000322a160, v00000000031e82e0_0, L_0000000003208c70, C4<>;
L_0000000003208d10 .concat [ 1 31 0 0], v00000000031e8100_0, L_000000000322a1a8;
L_0000000003208090 .cmp/eq 32, L_0000000003208d10, L_000000000322a1f0;
L_0000000003208b30 .functor MUXZ 13, L_000000000322a238, v00000000031e82e0_0, L_0000000003208090, C4<>;
L_0000000003209a30 .concat [ 1 31 0 0], v00000000031eb8a0_0, L_000000000322a280;
L_000000000320a1b0 .cmp/eq 32, L_0000000003209a30, L_000000000322a2c8;
L_0000000003209e90 .functor MUXZ 13, L_0000000003208310, v00000000031e98c0_0, L_000000000320a1b0, C4<>;
L_0000000003208810 .concat [ 1 31 0 0], v00000000031e9c80_0, L_000000000322a310;
L_00000000032095d0 .cmp/eq 32, L_0000000003208810, L_000000000322a358;
L_0000000003208950 .functor MUXZ 13, L_0000000003208b30, v00000000031e96e0_0, L_00000000032095d0, C4<>;
L_0000000003209710 .concat [ 1 31 0 0], v00000000031e8100_0, L_000000000322a3a0;
L_0000000003208db0 .cmp/eq 32, L_0000000003209710, L_000000000322a3e8;
L_0000000003209d50 .functor MUXZ 1, L_000000000322a430, L_0000000002cf5bc0, L_0000000003208db0, C4<>;
L_0000000003208a90 .concat [ 1 31 0 0], v00000000031e8100_0, L_000000000322a478;
L_0000000003208e50 .cmp/eq 32, L_0000000003208a90, L_000000000322a4c0;
L_0000000003209850 .functor MUXZ 1, L_000000000322a508, L_0000000002cf5bc0, L_0000000003208e50, C4<>;
L_0000000003208130 .concat [ 1 31 0 0], v00000000031e8100_0, L_000000000322a550;
L_00000000032081d0 .cmp/eq 32, L_0000000003208130, L_000000000322a598;
L_0000000003208ef0 .functor MUXZ 13, L_000000000322a5e0, v00000000031e6b20_0, L_00000000032081d0, C4<>;
L_00000000032098f0 .concat [ 1 31 0 0], v00000000031e8100_0, L_000000000322a628;
L_00000000032090d0 .cmp/eq 32, L_00000000032098f0, L_000000000322a670;
L_0000000003208f90 .functor MUXZ 13, L_000000000322a6b8, v00000000031e6b20_0, L_00000000032090d0, C4<>;
L_0000000003209df0 .concat [ 1 31 0 0], v00000000031e8100_0, L_000000000322cd40;
L_0000000003209f30 .cmp/eq 32, L_0000000003209df0, L_000000000322cd88;
L_000000000320a110 .functor MUXZ 1, L_00000000032826f0, L_0000000002c5f680, L_0000000003209f30, C4<>;
S_00000000030d8270 .scope module, "ji_flag_insert0_ram" "flag_insert0_ram" 8 255, 9 56 0, S_00000000030d7070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 13 "addra"
    .port_info 4 /INPUT 1 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 13 "addrb"
    .port_info 9 /OUTPUT 1 "doutb"
v00000000031d99e0_0 .net "addra", 12 0, L_0000000003208950;  alias, 1 drivers
v00000000031da160_0 .net "addrb", 12 0, L_0000000003208f90;  alias, 1 drivers
v00000000031d8f40_0 .net "clka", 0 0, v0000000003227170_0;  alias, 1 drivers
v00000000031da480_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v00000000031d8fe0_0 .net "dina", 0 0, L_0000000003207cd0;  alias, 1 drivers
v00000000031d9940_0 .net "doutb", 0 0, L_00000000032826f0;  alias, 1 drivers
v00000000031da520_0 .net "ena", 0 0, L_0000000002cf5450;  alias, 1 drivers
v00000000031d91c0_0 .net "enb", 0 0, L_0000000003209850;  alias, 1 drivers
v00000000031da700_0 .net "rstb", 0 0, L_0000000003280b60;  1 drivers
L_000000000322ccf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000031d8e00_0 .net "wea", 0 0, L_000000000322ccf8;  1 drivers
S_00000000030d9b90 .scope module, "inst" "blk_mem_gen_v8_4_1" 9 166, 5 3412 0, S_00000000030d8270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 13 "addra"
    .port_info 6 /INPUT 1 "dina"
    .port_info 7 /OUTPUT 1 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 13 "addrb"
    .port_info 14 /INPUT 1 "dinb"
    .port_info 15 /OUTPUT 1 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 13 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 1 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 1 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 13 "s_axi_rdaddrecc"
P_00000000031a8040 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_00000000031a8078 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001101>;
P_00000000031a80b0 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001101>;
P_00000000031a80e8 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_00000000031a8120 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001101>;
P_00000000031a8158 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_00000000031a8190 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001101>;
P_00000000031a81c8 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_00000000031a8200 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_00000000031a8238 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_00000000031a8270 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_00000000031a82a8 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_00000000031a82e0 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_00000000031a8318 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_00000000031a8350 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_00000000031a8388 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_00000000031a83c0 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_00000000031a83f8 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_00000000031a8430 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_00000000031a8468 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_00000000031a84a0 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_00000000031a84d8 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_00000000031a8510 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_00000000031a8548 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_00000000031a8580 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_00000000031a85b8 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_00000000031a85f0 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_00000000031a8628 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_00000000031a8660 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_00000000031a8698 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_00000000031a86d0 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.15625 mW";
P_00000000031a8708 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_00000000031a8740 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_00000000031a8778 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_00000000031a87b0 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_00000000031a87e8 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_00000000031a8820 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_00000000031a8858 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_00000000031a8890 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_00000000031a88c8 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_00000000031a8900 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_00000000031a8938 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_00000000031a8970 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_00000000031a89a8 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_00000000031a89e0 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_00000000031a8a18 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_00000000031a8a50 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_00000000031a8a88 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_00000000031a8ac0 .param/str "C_INIT_FILE" 0 5 3431, "flag_insert0_ram.mem";
P_00000000031a8af8 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_00000000031a8b30 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_00000000031a8b68 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_00000000031a8ba0 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_00000000031a8bd8 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_00000000031a8c10 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_00000000031a8c48 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000010000000000000>;
P_00000000031a8c80 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000010000000000000>;
P_00000000031a8cb8 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000000001>;
P_00000000031a8cf0 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000000001>;
P_00000000031a8d28 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_00000000031a8d60 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_00000000031a8d98 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_00000000031a8dd0 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_00000000031a8e08 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_00000000031a8e40 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_00000000031a8e78 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_00000000031a8eb0 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_00000000031a8ee8 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_00000000031a8f20 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_00000000031a8f58 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_00000000031a8f90 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_00000000031a8fc8 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_00000000031a9000 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_00000000031a9038 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000010000000000000>;
P_00000000031a9070 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000010000000000000>;
P_00000000031a90a8 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_00000000031a90e0 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_00000000031a9118 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000000001>;
P_00000000031a9150 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000000001>;
P_00000000031a9188 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_00000000031a91c0 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_00000000031a91f8 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000000>;
L_0000000001042df0 .functor BUFZ 1, L_000000000322ccf8, C4<0>, C4<0>, C4<0>;
L_00000000010436b0 .functor BUFZ 13, L_0000000003208950, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000001042e60 .functor BUFZ 1, L_0000000003207cd0, C4<0>, C4<0>, C4<0>;
L_000000000322c488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000001042ed0 .functor BUFZ 1, L_000000000322c488, C4<0>, C4<0>, C4<0>;
L_0000000001043020 .functor BUFZ 13, L_0000000003208f90, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000000000322c4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000001043090 .functor BUFZ 1, L_000000000322c4d0, C4<0>, C4<0>, C4<0>;
L_000000000322c758 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002c07fe0 .functor BUFZ 4, L_000000000322c758, C4<0000>, C4<0000>, C4<0000>;
L_000000000322c7a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c08050 .functor BUFZ 32, L_000000000322c7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000322c7e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c08440 .functor BUFZ 8, L_000000000322c7e8, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322c830 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002c081a0 .functor BUFZ 3, L_000000000322c830, C4<000>, C4<000>, C4<000>;
L_000000000322c878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002c07d40 .functor BUFZ 2, L_000000000322c878, C4<00>, C4<00>, C4<00>;
L_000000000322c908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c08210 .functor BUFZ 1, L_000000000322c908, C4<0>, C4<0>, C4<0>;
L_000000000322c950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c07c60 .functor BUFZ 1, L_000000000322c950, C4<0>, C4<0>, C4<0>;
L_000000000322ca70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002c08280 .functor BUFZ 4, L_000000000322ca70, C4<0000>, C4<0000>, C4<0000>;
L_000000000322cab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c079c0 .functor BUFZ 32, L_000000000322cab8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000322cb00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c07a30 .functor BUFZ 8, L_000000000322cb00, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322cb48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002c082f0 .functor BUFZ 3, L_000000000322cb48, C4<000>, C4<000>, C4<000>;
L_000000000322cb90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002c08360 .functor BUFZ 2, L_000000000322cb90, C4<00>, C4<00>, C4<00>;
L_0000000002c07640 .functor BUFZ 1, v0000000003227170_0, C4<0>, C4<0>, C4<0>;
L_000000000322c3b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c07790 .functor BUFZ 1, L_000000000322c3b0, C4<0>, C4<0>, C4<0>;
L_0000000002ce2220 .functor BUFZ 1, L_0000000002cf5450, C4<0>, C4<0>, C4<0>;
L_000000000322c3f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce2290 .functor BUFZ 1, L_000000000322c3f8, C4<0>, C4<0>, C4<0>;
L_0000000002ce2300 .functor BUFZ 1, v0000000003227170_0, C4<0>, C4<0>, C4<0>;
L_0000000002ce21b0 .functor BUFZ 1, L_0000000003280b60, C4<0>, C4<0>, C4<0>;
L_0000000002ce20d0 .functor BUFZ 1, L_0000000003209850, C4<0>, C4<0>, C4<0>;
L_000000000322c440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce2060 .functor BUFZ 1, L_000000000322c440, C4<0>, C4<0>, C4<0>;
L_000000000322c518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce1ff0 .functor BUFZ 1, L_000000000322c518, C4<0>, C4<0>, C4<0>;
L_000000000322c560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce2140 .functor BUFZ 1, L_000000000322c560, C4<0>, C4<0>, C4<0>;
L_000000000322c5a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce1420 .functor BUFZ 1, L_000000000322c5a8, C4<0>, C4<0>, C4<0>;
L_000000000322c5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce1500 .functor BUFZ 1, L_000000000322c5f0, C4<0>, C4<0>, C4<0>;
L_000000000322ba20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce1650 .functor BUFZ 1, L_000000000322ba20, C4<0>, C4<0>, C4<0>;
L_000000000322ba68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce16c0 .functor BUFZ 1, L_000000000322ba68, C4<0>, C4<0>, C4<0>;
L_000000000322c6c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002ce1960 .functor BUFZ 1, L_000000000322c6c8, C4<0>, C4<0>, C4<0>;
L_000000000322c710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002bec3d0 .functor BUFZ 1, L_000000000322c710, C4<0>, C4<0>, C4<0>;
L_000000000322c8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002bec8a0 .functor BUFZ 1, L_000000000322c8c0, C4<0>, C4<0>, C4<0>;
o000000000313ebf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002bebcd0 .functor BUFZ 1, o000000000313ebf8, C4<0>, C4<0>, C4<0>;
L_000000000322c998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002bec980 .functor BUFZ 1, L_000000000322c998, C4<0>, C4<0>, C4<0>;
L_000000000322c9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002bec4b0 .functor BUFZ 1, L_000000000322c9e0, C4<0>, C4<0>, C4<0>;
o000000000313ef58 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002bec9f0 .functor BUFZ 1, o000000000313ef58, C4<0>, C4<0>, C4<0>;
o000000000313ed18 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002beca60 .functor BUFZ 1, o000000000313ed18, C4<0>, C4<0>, C4<0>;
L_000000000322ca28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c3c030 .functor BUFZ 1, L_000000000322ca28, C4<0>, C4<0>, C4<0>;
L_000000000322cbd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c3b930 .functor BUFZ 1, L_000000000322cbd8, C4<0>, C4<0>, C4<0>;
o000000000313eaa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002c3c3b0 .functor BUFZ 1, o000000000313eaa8, C4<0>, C4<0>, C4<0>;
L_0000000002c3b8c0 .functor BUFZ 1, L_000000000320a070, C4<0>, C4<0>, C4<0>;
L_0000000002c3b9a0 .functor BUFZ 1, L_0000000001043bf0, C4<0>, C4<0>, C4<0>;
L_000000000322cc20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c3ba10 .functor BUFZ 1, L_000000000322cc20, C4<0>, C4<0>, C4<0>;
L_000000000322cc68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000001017840 .functor BUFZ 1, L_000000000322cc68, C4<0>, C4<0>, C4<0>;
L_000000000322ccb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000001017990 .functor BUFZ 1, L_000000000322ccb0, C4<0>, C4<0>, C4<0>;
o000000000313eec8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001017220 .functor BUFZ 1, o000000000313eec8, C4<0>, C4<0>, C4<0>;
o000000000313ed48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001016ff0 .functor BUFZ 1, o000000000313ed48, C4<0>, C4<0>, C4<0>;
L_0000000001017370 .functor BUFZ 1, v00000000031a5b70_0, C4<0>, C4<0>, C4<0>;
L_0000000003282610 .functor BUFZ 1, v00000000031a6e30_0, C4<0>, C4<0>, C4<0>;
L_00000000032826f0 .functor BUFZ 1, v000000000319d8d0_0, C4<0>, C4<0>, C4<0>;
L_00000000032827d0 .functor BUFZ 1, v000000000319f130_0, C4<0>, C4<0>, C4<0>;
L_000000000322bab0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000003282760 .functor BUFZ 13, L_000000000322bab0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
o000000000313ec88 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000003282680 .functor BUFZ 4, o000000000313ec88, C4<0000>, C4<0000>, C4<0000>;
o000000000313ece8 .functor BUFZ 2, C4<zz>; HiZ drive
L_00000000032824c0 .functor BUFZ 2, o000000000313ece8, C4<00>, C4<00>, C4<00>;
L_0000000003282530 .functor BUFZ 4, L_0000000003209c10, C4<0000>, C4<0000>, C4<0000>;
L_00000000032825a0 .functor BUFZ 1, L_0000000001043480, C4<0>, C4<0>, C4<0>;
L_0000000003281d50 .functor BUFZ 2, L_00000000032093f0, C4<00>, C4<00>, C4<00>;
o000000000313edd8 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
L_0000000003280c40 .functor BUFZ 13, o000000000313edd8, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000000031a52b0_0 .net "ADDRA", 12 0, L_00000000010436b0;  1 drivers
v00000000031a6610_0 .net "ADDRB", 12 0, L_0000000001043020;  1 drivers
v00000000031a6930_0 .net "CLKA", 0 0, L_0000000002c07640;  1 drivers
v00000000031a4950_0 .net "CLKB", 0 0, L_0000000002ce2300;  1 drivers
v00000000031a6430_0 .net "DBITERR", 0 0, L_000000000322ba68;  1 drivers
v00000000031a4d10_0 .net "DINA", 0 0, L_0000000001042e60;  1 drivers
v00000000031a6750_0 .net "DINB", 0 0, L_0000000001043090;  1 drivers
v00000000031a6d90_0 .net "DOUTA", 0 0, v000000000319f130_0;  1 drivers
v00000000031a67f0_0 .net "DOUTB", 0 0, v000000000319d8d0_0;  1 drivers
v00000000031a5990_0 .net "ECCPIPECE", 0 0, L_0000000002ce1420;  1 drivers
v00000000031a69d0_0 .net "ENA", 0 0, L_0000000002ce2220;  1 drivers
v00000000031a4ef0_0 .net "ENA_I_SAFE", 0 0, v0000000003198510_0;  1 drivers
v00000000031a6a70_0 .var "ENA_dly", 0 0;
v00000000031a6b10_0 .var "ENA_dly_D", 0 0;
v00000000031a6110_0 .var "ENA_dly_reg", 0 0;
v00000000031a6c50_0 .var "ENA_dly_reg_D", 0 0;
v00000000031a5df0_0 .net "ENB", 0 0, L_0000000002ce20d0;  1 drivers
v00000000031a5490_0 .net "ENB_I_SAFE", 0 0, L_0000000002c2b170;  1 drivers
v00000000031a49f0_0 .var "ENB_dly", 0 0;
v00000000031a5530_0 .var "ENB_dly_D", 0 0;
v00000000031a50d0_0 .var "ENB_dly_reg", 0 0;
v00000000031a5170_0 .var "ENB_dly_reg_D", 0 0;
v00000000031a5210_0 .net "INJECTDBITERR", 0 0, L_0000000002ce2140;  1 drivers
v00000000031a53f0_0 .net "INJECTSBITERR", 0 0, L_0000000002ce1ff0;  1 drivers
v00000000031a6ed0_0 .var "POR_A", 0 0;
v00000000031a5fd0_0 .var "POR_B", 0 0;
v00000000031a55d0_0 .net "RDADDRECC", 12 0, L_000000000322bab0;  1 drivers
v00000000031a6cf0_0 .net "REGCEA", 0 0, L_0000000002ce2290;  1 drivers
v00000000031a5670_0 .net "REGCEB", 0 0, L_0000000002ce2060;  1 drivers
v00000000031a6890_0 .net "RSTA", 0 0, L_0000000002c07790;  1 drivers
v00000000031a5b70_0 .var "RSTA_BUSY", 0 0;
v00000000031a5c10_0 .net "RSTA_I_SAFE", 0 0, v000000000319a090_0;  1 drivers
v00000000031a4a90_0 .var "RSTA_SHFT_REG", 4 0;
v00000000031a5cb0_0 .net "RSTB", 0 0, L_0000000002ce21b0;  1 drivers
v00000000031a6e30_0 .var "RSTB_BUSY", 0 0;
v00000000031a6070_0 .net "RSTB_I_SAFE", 0 0, L_0000000002c2b950;  1 drivers
v00000000031a4b30_0 .var "RSTB_SHFT_REG", 4 0;
v00000000031a6f70_0 .net "SBITERR", 0 0, L_000000000322ba20;  1 drivers
v00000000031a7010_0 .net "SLEEP", 0 0, L_0000000002ce1500;  1 drivers
v00000000031a6390_0 .net "S_ACLK", 0 0, L_0000000002ce1960;  1 drivers
v00000000031a6570_0 .net "S_ARESETN", 0 0, L_0000000002bec3d0;  1 drivers
v00000000031a4bd0_0 .net "S_AXI_ARADDR", 31 0, L_0000000002c079c0;  1 drivers
v00000000031a61b0_0 .net "S_AXI_ARBURST", 1 0, L_0000000002c08360;  1 drivers
v00000000031a6250_0 .net "S_AXI_ARID", 3 0, L_0000000002c08280;  1 drivers
v00000000031a62f0_0 .net "S_AXI_ARLEN", 7 0, L_0000000002c07a30;  1 drivers
v00000000031a7290_0 .net "S_AXI_ARREADY", 0 0, o000000000313eaa8;  0 drivers
v00000000031a7830_0 .net "S_AXI_ARSIZE", 2 0, L_0000000002c082f0;  1 drivers
v00000000031a7f10_0 .net "S_AXI_ARVALID", 0 0, L_0000000002c3b930;  1 drivers
v00000000031a73d0_0 .net "S_AXI_AWADDR", 31 0, L_0000000002c08050;  1 drivers
v00000000031a7dd0_0 .net "S_AXI_AWBURST", 1 0, L_0000000002c07d40;  1 drivers
v00000000031a75b0_0 .net "S_AXI_AWID", 3 0, L_0000000002c07fe0;  1 drivers
v00000000031a7e70_0 .net "S_AXI_AWLEN", 7 0, L_0000000002c08440;  1 drivers
v00000000031a78d0_0 .net "S_AXI_AWREADY", 0 0, o000000000313ebf8;  0 drivers
v00000000031a71f0_0 .net "S_AXI_AWSIZE", 2 0, L_0000000002c081a0;  1 drivers
v00000000031a70b0_0 .net "S_AXI_AWVALID", 0 0, L_0000000002bec8a0;  1 drivers
v00000000031a7330_0 .net "S_AXI_BID", 3 0, o000000000313ec88;  0 drivers
v00000000031a76f0_0 .net "S_AXI_BREADY", 0 0, L_0000000002c3c030;  1 drivers
v00000000031a7150_0 .net "S_AXI_BRESP", 1 0, o000000000313ece8;  0 drivers
v00000000031a7a10_0 .net "S_AXI_BVALID", 0 0, o000000000313ed18;  0 drivers
v00000000031a7470_0 .net "S_AXI_DBITERR", 0 0, o000000000313ed48;  0 drivers
v00000000031a7790_0 .net "S_AXI_INJECTDBITERR", 0 0, L_0000000001017990;  1 drivers
v00000000031a7510_0 .net "S_AXI_INJECTSBITERR", 0 0, L_0000000001017840;  1 drivers
v00000000031a7bf0_0 .net "S_AXI_RDADDRECC", 12 0, o000000000313edd8;  0 drivers
v00000000031a7970_0 .net "S_AXI_RDATA", 0 0, L_0000000001043480;  1 drivers
v00000000031a7650_0 .net "S_AXI_RID", 3 0, L_0000000003209c10;  1 drivers
v00000000031a7ab0_0 .net "S_AXI_RLAST", 0 0, L_000000000320a070;  1 drivers
v00000000031a7b50_0 .net "S_AXI_RREADY", 0 0, L_0000000002c3ba10;  1 drivers
v00000000031a7c90_0 .net "S_AXI_RRESP", 1 0, L_00000000032093f0;  1 drivers
v00000000031a7d30_0 .net "S_AXI_RVALID", 0 0, L_0000000001043bf0;  1 drivers
v0000000003199410_0 .net "S_AXI_SBITERR", 0 0, o000000000313eec8;  0 drivers
v0000000003199e10_0 .net "S_AXI_WDATA", 0 0, L_0000000002c08210;  1 drivers
v0000000003199cd0_0 .net "S_AXI_WLAST", 0 0, L_0000000002bec980;  1 drivers
v0000000003199eb0_0 .net "S_AXI_WREADY", 0 0, o000000000313ef58;  0 drivers
v0000000003199d70_0 .net "S_AXI_WSTRB", 0 0, L_0000000002c07c60;  1 drivers
v0000000003198f10_0 .net "S_AXI_WVALID", 0 0, L_0000000002bec4b0;  1 drivers
v000000000319a770_0 .net "WEA", 0 0, L_0000000001042df0;  1 drivers
v000000000319a3b0_0 .net "WEB", 0 0, L_0000000001042ed0;  1 drivers
L_000000000322c368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003199050_0 .net "WEB_parameterized", 0 0, L_000000000322c368;  1 drivers
v00000000031990f0_0 .net "addra", 12 0, L_0000000003208950;  alias, 1 drivers
v0000000003198b50_0 .var "addra_in", 12 0;
v00000000031999b0_0 .net "addrb", 12 0, L_0000000003208f90;  alias, 1 drivers
v0000000003199690_0 .net "clka", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000003198c90_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v000000000319a450_0 .net "dbiterr", 0 0, L_0000000002ce16c0;  1 drivers
L_000000000322c638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003198470_0 .net "deepsleep", 0 0, L_000000000322c638;  1 drivers
v000000000319a630_0 .net "dina", 0 0, L_0000000003207cd0;  alias, 1 drivers
v00000000031980b0_0 .var "dina_in", 0 0;
v0000000003198790_0 .net "dinb", 0 0, L_000000000322c4d0;  1 drivers
v0000000003198fb0_0 .net "douta", 0 0, L_00000000032827d0;  1 drivers
v0000000003198650_0 .net "doutb", 0 0, L_00000000032826f0;  alias, 1 drivers
v0000000003198dd0_0 .net "eccpipece", 0 0, L_000000000322c5a8;  1 drivers
v00000000031997d0_0 .net "ena", 0 0, L_0000000002cf5450;  alias, 1 drivers
v0000000003198510_0 .var "ena_in", 0 0;
v0000000003199870_0 .net "enb", 0 0, L_0000000003209850;  alias, 1 drivers
v000000000319a6d0_0 .net "injectdbiterr", 0 0, L_000000000322c560;  1 drivers
v0000000003198a10_0 .var "injectdbiterr_in", 0 0;
v0000000003199190_0 .net "injectsbiterr", 0 0, L_000000000322c518;  1 drivers
v000000000319a590_0 .var "injectsbiterr_in", 0 0;
v0000000003198830_0 .net "m_axi_payload_c", 6 0, v000000000319c250_0;  1 drivers
v0000000003199b90_0 .var "ram_rstram_a_busy", 0 0;
v00000000031986f0_0 .var "ram_rstram_b_busy", 0 0;
v000000000319a810_0 .var "ram_rstreg_a_busy", 0 0;
v0000000003199230_0 .var "ram_rstreg_b_busy", 0 0;
v0000000003198970_0 .net "rdaddrecc", 12 0, L_0000000003282760;  1 drivers
v0000000003199910_0 .net "regcea", 0 0, L_000000000322c3f8;  1 drivers
v00000000031992d0_0 .var "regcea_in", 0 0;
v0000000003199f50_0 .net "regceb", 0 0, L_000000000322c440;  1 drivers
v00000000031988d0_0 .net "regceb_c", 0 0, L_0000000001043b80;  1 drivers
v0000000003199370_0 .net "rsta", 0 0, L_000000000322c3b0;  1 drivers
v000000000319a130_0 .net "rsta_busy", 0 0, L_0000000001017370;  1 drivers
v000000000319a090_0 .var "rsta_in", 0 0;
v00000000031994b0_0 .net "rstb", 0 0, L_0000000003280b60;  alias, 1 drivers
v0000000003198bf0_0 .net "rstb_busy", 0 0, L_0000000003282610;  1 drivers
v0000000003199ff0_0 .net "s_aclk", 0 0, L_000000000322c6c8;  1 drivers
v000000000319a1d0_0 .net "s_aresetn", 0 0, L_000000000322c710;  1 drivers
o000000000313b0b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000319a270_0 .net "s_aresetn_a_c", 0 0, o000000000313b0b8;  0 drivers
v0000000003198150_0 .net "s_axi_araddr", 31 0, L_000000000322cab8;  1 drivers
v00000000031981f0_0 .net "s_axi_arburst", 1 0, L_000000000322cb90;  1 drivers
v000000000319a4f0_0 .net "s_axi_arid", 3 0, L_000000000322ca70;  1 drivers
v0000000003199550_0 .net "s_axi_arlen", 7 0, L_000000000322cb00;  1 drivers
v00000000031995f0_0 .net "s_axi_arready", 0 0, L_0000000002c3c3b0;  1 drivers
v0000000003199a50_0 .net "s_axi_arsize", 2 0, L_000000000322cb48;  1 drivers
v000000000319a310_0 .net "s_axi_arvalid", 0 0, L_000000000322cbd8;  1 drivers
v00000000031985b0_0 .net "s_axi_awaddr", 31 0, L_000000000322c7a0;  1 drivers
v0000000003198d30_0 .net "s_axi_awburst", 1 0, L_000000000322c878;  1 drivers
v0000000003199730_0 .net "s_axi_awid", 3 0, L_000000000322c758;  1 drivers
v0000000003198290_0 .net "s_axi_awlen", 7 0, L_000000000322c7e8;  1 drivers
v0000000003198330_0 .net "s_axi_awready", 0 0, L_0000000002bebcd0;  1 drivers
v0000000003199af0_0 .net "s_axi_awsize", 2 0, L_000000000322c830;  1 drivers
v0000000003199c30_0 .net "s_axi_awvalid", 0 0, L_000000000322c8c0;  1 drivers
v00000000031983d0_0 .net "s_axi_bid", 3 0, L_0000000003282680;  1 drivers
v0000000003198e70_0 .net "s_axi_bready", 0 0, L_000000000322ca28;  1 drivers
v0000000003198ab0_0 .net "s_axi_bresp", 1 0, L_00000000032824c0;  1 drivers
v00000000031d9120_0 .net "s_axi_bvalid", 0 0, L_0000000002beca60;  1 drivers
v00000000031d9620_0 .net "s_axi_dbiterr", 0 0, L_0000000001016ff0;  1 drivers
v00000000031dade0_0 .net "s_axi_injectdbiterr", 0 0, L_000000000322ccb0;  1 drivers
v00000000031d9b20_0 .net "s_axi_injectsbiterr", 0 0, L_000000000322cc68;  1 drivers
L_000000000322e2a0 .functor BUFT 1, C4<zzzzzzz>, C4<0>, C4<0>, C4<0>;
v00000000031daa20_0 .net "s_axi_payload_c", 6 0, L_000000000322e2a0;  1 drivers
v00000000031d9ee0_0 .net "s_axi_rdaddrecc", 12 0, L_0000000003280c40;  1 drivers
v00000000031daca0_0 .net "s_axi_rdata", 0 0, L_00000000032825a0;  1 drivers
o000000000313fa08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031d8d60_0 .net "s_axi_rdata_c", 0 0, o000000000313fa08;  0 drivers
v00000000031d8900_0 .net "s_axi_rid", 3 0, L_0000000003282530;  1 drivers
o000000000313fa68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000031da200_0 .net "s_axi_rid_c", 3 0, o000000000313fa68;  0 drivers
v00000000031d96c0_0 .net "s_axi_rlast", 0 0, L_0000000002c3b8c0;  1 drivers
o000000000313fac8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031d9260_0 .net "s_axi_rlast_c", 0 0, o000000000313fac8;  0 drivers
v00000000031d9bc0_0 .net "s_axi_rready", 0 0, L_000000000322cc20;  1 drivers
v00000000031da5c0_0 .net "s_axi_rready_c", 0 0, L_0000000001043560;  1 drivers
v00000000031d9c60_0 .net "s_axi_rresp", 1 0, L_0000000003281d50;  1 drivers
o000000000313fb58 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000031da020_0 .net "s_axi_rresp_c", 1 0, o000000000313fb58;  0 drivers
v00000000031da3e0_0 .net "s_axi_rvalid", 0 0, L_0000000002c3b9a0;  1 drivers
o000000000313b298 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031da2a0_0 .net "s_axi_rvalid_c", 0 0, o000000000313b298;  0 drivers
v00000000031daac0_0 .net "s_axi_sbiterr", 0 0, L_0000000001017220;  1 drivers
v00000000031da660_0 .net "s_axi_wdata", 0 0, L_000000000322c908;  1 drivers
v00000000031dad40_0 .net "s_axi_wlast", 0 0, L_000000000322c998;  1 drivers
v00000000031dae80_0 .net "s_axi_wready", 0 0, L_0000000002bec9f0;  1 drivers
v00000000031d9300_0 .net "s_axi_wstrb", 0 0, L_000000000322c950;  1 drivers
v00000000031d9760_0 .net "s_axi_wvalid", 0 0, L_000000000322c9e0;  1 drivers
v00000000031da980_0 .net "sbiterr", 0 0, L_0000000002ce1650;  1 drivers
L_000000000322c680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031d8ea0_0 .net "shutdown", 0 0, L_000000000322c680;  1 drivers
v00000000031da8e0_0 .net "sleep", 0 0, L_000000000322c5f0;  1 drivers
v00000000031dab60_0 .net "wea", 0 0, L_000000000322ccf8;  alias, 1 drivers
v00000000031da340_0 .var "wea_in", 0 0;
v00000000031d9da0_0 .net "web", 0 0, L_000000000322c488;  1 drivers
L_0000000003209c10 .part v000000000319c250_0, 3, 4;
L_00000000032093f0 .part v000000000319c250_0, 1, 2;
L_000000000320a070 .part v000000000319c250_0, 0, 1;
S_00000000030db390 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_00000000030d9b90;
 .timescale -12 -12;
L_0000000002c2b170 .functor BUFZ 1, L_0000000002ce20d0, C4<0>, C4<0>, C4<0>;
L_0000000002c2b950 .functor BUFZ 1, L_0000000002ce21b0, C4<0>, C4<0>, C4<0>;
S_00000000030d9e90 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_00000000030d9b90;
 .timescale -12 -12;
v000000000319c1b0_0 .var/i "data_value", 31 0;
v000000000319d010_0 .var/i "div", 31 0;
v000000000319c6b0_0 .var/i "divisor", 31 0;
v000000000319b670_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.divroundup ;
    %load/vec4 v000000000319c1b0_0;
    %load/vec4 v000000000319c6b0_0;
    %div/s;
    %store/vec4 v000000000319d010_0, 0, 32;
    %load/vec4 v000000000319c1b0_0;
    %load/vec4 v000000000319c6b0_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.58, 4;
    %load/vec4 v000000000319d010_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000319d010_0, 0, 32;
T_12.58 ;
    %load/vec4 v000000000319d010_0;
    %store/vec4 v000000000319b670_0, 0, 32;
    %end;
S_00000000030db510 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_00000000030d9b90;
 .timescale -12 -12;
L_0000000001043b80 .functor AND 1, o000000000313b298, L_0000000001043560, C4<1>, C4<1>;
S_00000000030da790 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_00000000030d9b90;
 .timescale -12 -12;
S_00000000030d9d10 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_00000000030da790;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_000000000304e160 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_0000000001043560 .functor BUFZ 1, L_0000000001043790, C4<0>, C4<0>, C4<0>;
L_0000000001043bf0 .functor BUFZ 1, v000000000319ad10_0, C4<0>, C4<0>, C4<0>;
L_0000000001043640 .functor OR 1, L_0000000002c3ba10, L_0000000003209210, C4<0>, C4<0>;
L_0000000001043790 .functor AND 1, L_0000000001043640, L_0000000003209cb0, C4<1>, C4<1>;
v000000000319be90_0 .net "ACLK", 0 0, L_0000000002ce1960;  alias, 1 drivers
v000000000319b8f0_0 .net "ARESET", 0 0, o000000000313b0b8;  alias, 0 drivers
v000000000319b170_0 .var "ARESET_D", 1 0;
v000000000319c250_0 .var "M_PAYLOAD_DATA", 6 0;
v000000000319b710_0 .net "M_READY", 0 0, L_0000000002c3ba10;  alias, 1 drivers
v000000000319b990_0 .net "M_VALID", 0 0, L_0000000001043bf0;  alias, 1 drivers
v000000000319ad10_0 .var "M_VALID_I", 0 0;
v000000000319ba30_0 .var "STORAGE_DATA", 6 0;
v000000000319cb10_0 .net "S_PAYLOAD_DATA", 6 0, L_000000000322e2a0;  alias, 1 drivers
v000000000319c430_0 .net "S_READY", 0 0, L_0000000001043560;  alias, 1 drivers
v000000000319c2f0_0 .net "S_READY_I", 0 0, L_0000000001043790;  1 drivers
v000000000319cbb0_0 .net "S_VALID", 0 0, o000000000313b298;  alias, 0 drivers
v000000000319c890_0 .net *"_s11", 0 0, L_0000000003209cb0;  1 drivers
v000000000319a9f0_0 .net *"_s5", 0 0, L_0000000003209210;  1 drivers
v000000000319b210_0 .net *"_s6", 0 0, L_0000000001043640;  1 drivers
v000000000319cc50_0 .net *"_s9", 0 0, L_0000000003208450;  1 drivers
E_000000000304dde0/0 .event edge, v000000000319b170_0;
E_000000000304dde0/1 .event posedge, v000000000319be90_0;
E_000000000304dde0 .event/or E_000000000304dde0/0, E_000000000304dde0/1;
E_000000000304d5e0 .event posedge, v000000000319be90_0;
E_000000000304df60/0 .event edge, v000000000319b8f0_0;
E_000000000304df60/1 .event posedge, v000000000319be90_0;
E_000000000304df60 .event/or E_000000000304df60/0, E_000000000304df60/1;
L_0000000003209210 .reduce/nor v000000000319ad10_0;
L_0000000003208450 .reduce/or v000000000319b170_0;
L_0000000003209cb0 .reduce/nor L_0000000003208450;
S_00000000030db210 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_00000000030d9b90;
 .timescale -12 -12;
v000000000319c110_0 .var/i "cnt", 31 0;
v000000000319bdf0_0 .var/i "data_value", 31 0;
v000000000319ccf0_0 .var/i "log2int", 31 0;
v000000000319ce30_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000319ce30_0, 0, 32;
    %load/vec4 v000000000319bdf0_0;
    %store/vec4 v000000000319c110_0, 0, 32;
    %load/vec4 v000000000319bdf0_0;
    %store/vec4 v000000000319c110_0, 0, 32;
T_13.60 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000319c110_0;
    %cmp/s;
    %jmp/0xz T_13.61, 5;
    %load/vec4 v000000000319ce30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000319ce30_0, 0, 32;
    %load/vec4 v000000000319c110_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v000000000319c110_0, 0, 32;
    %jmp T_13.60;
T_13.61 ;
    %load/vec4 v000000000319ce30_0;
    %store/vec4 v000000000319ccf0_0, 0, 32;
    %end;
S_00000000030da010 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_00000000030d9b90;
 .timescale -12 -12;
v000000000319b2b0_0 .var/i "cnt", 31 0;
v000000000319ced0_0 .var/i "data_value", 31 0;
v000000000319b3f0_0 .var/i "log2roundup", 31 0;
v000000000319b5d0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000319b5d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000319ced0_0;
    %cmp/s;
    %jmp/0xz  T_14.62, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000319b2b0_0, 0, 32;
T_14.64 ;
    %load/vec4 v000000000319b2b0_0;
    %load/vec4 v000000000319ced0_0;
    %cmp/s;
    %jmp/0xz T_14.65, 5;
    %load/vec4 v000000000319b5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000319b5d0_0, 0, 32;
    %load/vec4 v000000000319b2b0_0;
    %muli 2, 0, 32;
    %store/vec4 v000000000319b2b0_0, 0, 32;
    %jmp T_14.64;
T_14.65 ;
T_14.62 ;
    %load/vec4 v000000000319b5d0_0;
    %store/vec4 v000000000319b3f0_0, 0, 32;
    %end;
S_00000000030db090 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_00000000030d9b90;
 .timescale -12 -12;
S_00000000030da190 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_00000000030db090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 13 "ADDRA"
    .port_info 6 /INPUT 1 "DINA"
    .port_info 7 /OUTPUT 1 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 13 "ADDRB"
    .port_info 14 /INPUT 1 "DINB"
    .port_info 15 /OUTPUT 1 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 13 "RDADDRECC"
P_00000000031d2010 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_00000000031d2048 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000000001>;
P_00000000031d2080 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000100>;
P_00000000031d20b8 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_00000000031d20f0 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_00000000031d2128 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001101>;
P_00000000031d2160 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001101>;
P_00000000031d2198 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_00000000031d21d0 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_00000000031d2208 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_00000000031d2240 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_00000000031d2278 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_00000000031d22b0 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_00000000031d22e8 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_00000000031d2320 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_00000000031d2358 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_00000000031d2390 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_00000000031d23c8 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_00000000031d2400 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_00000000031d2438 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_00000000031d2470 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_00000000031d24a8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_00000000031d24e0 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_00000000031d2518 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_00000000031d2550 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_00000000031d2588 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_00000000031d25c0 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_00000000031d25f8 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_00000000031d2630 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_00000000031d2668 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_00000000031d26a0 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_00000000031d26d8 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_00000000031d2710 .param/str "C_INIT_FILE" 0 5 1962, "flag_insert0_ram.mem";
P_00000000031d2748 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_00000000031d2780 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_00000000031d27b8 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_00000000031d27f0 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_00000000031d2828 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_00000000031d2860 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000010000000000000>;
P_00000000031d2898 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000010000000000000>;
P_00000000031d28d0 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000000001>;
P_00000000031d2908 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000000001>;
P_00000000031d2940 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_00000000031d2978 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_00000000031d29b0 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_00000000031d29e8 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_00000000031d2a20 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_00000000031d2a58 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_00000000031d2a90 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_00000000031d2ac8 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_00000000031d2b00 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_00000000031d2b38 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_00000000031d2b70 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_00000000031d2ba8 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_00000000031d2be0 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_00000000031d2c18 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_00000000031d2c50 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000010000000000000>;
P_00000000031d2c88 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000010000000000000>;
P_00000000031d2cc0 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_00000000031d2cf8 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_00000000031d2d30 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000000001>;
P_00000000031d2d68 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000000001>;
P_00000000031d2da0 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_00000000031d2dd8 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_00000000031d2e10 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_00000000031d2e48 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_00000000031d2e80 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_00000000031d2eb8 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_00000000031d2ef0 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_00000000031d2f28 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_00000000031d2f60 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_00000000031d2f98 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000010000000000000>;
P_00000000031d2fd0 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000010000000000000>;
P_00000000031d3008 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000010000000000000>;
P_00000000031d3040 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000000001>;
P_00000000031d3078 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000000001>;
P_00000000031d30b0 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000000001>;
P_00000000031d30e8 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_00000000031d3120 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_00000000031d3158 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_00000000031d3190 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_00000000031d31c8 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_00000000031d3200 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_00000000031d3238 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000001>;
P_00000000031d3270 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_00000000031d32a8 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_00000000031d32e0 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_00000000031d3318 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_00000000031d3350 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000001>;
P_00000000031d3388 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_000000000322baf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c2b090 .functor OR 1, L_000000000322baf8, v0000000003198510_0, C4<0>, C4<0>;
L_000000000322bb40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c2bb80 .functor OR 1, L_000000000322bb40, L_0000000002c2b170, C4<0>, C4<0>;
L_000000000322bb88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c2bd40 .functor AND 1, L_0000000002c2bb80, L_000000000322bb88, C4<1>, C4<1>;
L_000000000322bbd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c2b9c0 .functor AND 1, L_000000000322bbd0, L_0000000002c2b090, C4<1>, C4<1>;
L_000000000322bc60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c2b720 .functor AND 1, L_000000000322bc60, L_0000000002c2bd40, C4<1>, C4<1>;
L_0000000002c2b640 .functor BUFZ 1, L_0000000002c2bd40, C4<0>, C4<0>, C4<0>;
L_000000000322bd38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c2ba30 .functor AND 1, L_000000000322bd38, v000000000319a090_0, C4<1>, C4<1>;
L_000000000322bd80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c2bbf0 .functor AND 1, L_0000000002c2ba30, L_000000000322bd80, C4<1>, C4<1>;
L_000000000322bdc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c2bcd0 .functor AND 1, L_000000000322bdc8, v000000000319a090_0, C4<1>, C4<1>;
L_000000000322be10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6d040 .functor AND 1, L_0000000002c2bcd0, L_000000000322be10, C4<1>, C4<1>;
L_0000000002c6cf60 .functor OR 1, L_0000000002c2bbf0, L_0000000002c6d040, C4<0>, C4<0>;
L_000000000322be58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c6d0b0 .functor AND 1, L_000000000322be58, L_0000000002c2b950, C4<1>, C4<1>;
L_000000000322bea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6d270 .functor AND 1, L_0000000002c6d0b0, L_000000000322bea0, C4<1>, C4<1>;
L_000000000322bee8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c6d120 .functor AND 1, L_000000000322bee8, L_0000000002c2b950, C4<1>, C4<1>;
L_000000000322bf30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6cfd0 .functor AND 1, L_0000000002c6d120, L_000000000322bf30, C4<1>, C4<1>;
L_0000000002c6d190 .functor OR 1, L_0000000002c6d270, L_0000000002c6cfd0, C4<0>, C4<0>;
L_0000000002c6d200 .functor NOT 1, L_0000000002ce1500, C4<0>, C4<0>, C4<0>;
L_0000000002c6c9b0 .functor AND 1, v000000000319a090_0, L_0000000002c6d200, C4<1>, C4<1>;
L_0000000002c6ce80 .functor NOT 1, L_0000000002ce1500, C4<0>, C4<0>, C4<0>;
L_0000000002c6c630 .functor AND 1, L_0000000002c2b950, L_0000000002c6ce80, C4<1>, C4<1>;
v00000000031a0c10_0 .net "ADDRA", 12 0, v0000000003198b50_0;  1 drivers
v00000000031a0df0_0 .net "ADDRB", 12 0, L_0000000001043020;  alias, 1 drivers
v00000000031a1f70_0 .net "CLKA", 0 0, L_0000000002c07640;  alias, 1 drivers
v00000000031a0a30_0 .net "CLKB", 0 0, L_0000000002ce2300;  alias, 1 drivers
v00000000031a2010_0 .net "DBITERR", 0 0, L_000000000322ba68;  alias, 1 drivers
v000000000319fd10_0 .net "DINA", 0 0, v00000000031980b0_0;  1 drivers
v000000000319f950_0 .net "DINB", 0 0, L_0000000001043090;  alias, 1 drivers
v000000000319f9f0_0 .net "DOUTA", 0 0, v000000000319f130_0;  alias, 1 drivers
v00000000031a3c30_0 .net "DOUTB", 0 0, v000000000319d8d0_0;  alias, 1 drivers
v00000000031a4270_0 .net "ECCPIPECE", 0 0, L_0000000002ce1420;  alias, 1 drivers
v00000000031a3e10_0 .net "ENA", 0 0, v0000000003198510_0;  alias, 1 drivers
v00000000031a21f0_0 .net "ENB", 0 0, L_0000000002c2b170;  alias, 1 drivers
v00000000031a25b0_0 .net "INJECTDBITERR", 0 0, v0000000003198a10_0;  1 drivers
v00000000031a3eb0_0 .net "INJECTSBITERR", 0 0, v000000000319a590_0;  1 drivers
v00000000031a2470_0 .net "RDADDRECC", 12 0, L_000000000322bab0;  alias, 1 drivers
v00000000031a3190_0 .net "REGCEA", 0 0, v00000000031992d0_0;  1 drivers
v00000000031a4590_0 .net "REGCEB", 0 0, L_0000000002ce2060;  alias, 1 drivers
v00000000031a4130_0 .net "RSTA", 0 0, v000000000319a090_0;  alias, 1 drivers
v00000000031a41d0_0 .net "RSTB", 0 0, L_0000000002c2b950;  alias, 1 drivers
v00000000031a3910_0 .net "SBITERR", 0 0, L_000000000322ba20;  alias, 1 drivers
v00000000031a4310_0 .net "SLEEP", 0 0, L_0000000002ce1500;  alias, 1 drivers
v00000000031a35f0_0 .net "WEA", 0 0, v00000000031da340_0;  1 drivers
v00000000031a2c90_0 .net "WEB", 0 0, L_0000000001042ed0;  alias, 1 drivers
v00000000031a3f50_0 .net/2u *"_s10", 0 0, L_000000000322bb40;  1 drivers
v00000000031a2650_0 .net *"_s12", 0 0, L_0000000002c2bb80;  1 drivers
v00000000031a2970_0 .net/2u *"_s14", 0 0, L_000000000322bb88;  1 drivers
v00000000031a46d0_0 .net/2u *"_s18", 0 0, L_000000000322bbd0;  1 drivers
v00000000031a4770_0 .net *"_s20", 0 0, L_0000000002c2b9c0;  1 drivers
L_000000000322bc18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031a37d0_0 .net/2u *"_s22", 0 0, L_000000000322bc18;  1 drivers
v00000000031a43b0_0 .net/2u *"_s26", 0 0, L_000000000322bc60;  1 drivers
v00000000031a26f0_0 .net *"_s28", 0 0, L_0000000002c2b720;  1 drivers
L_000000000322bca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031a3730_0 .net/2u *"_s30", 0 0, L_000000000322bca8;  1 drivers
v00000000031a2830_0 .net/2u *"_s38", 0 0, L_000000000322bd38;  1 drivers
v00000000031a20b0_0 .net *"_s40", 0 0, L_0000000002c2ba30;  1 drivers
v00000000031a3cd0_0 .net/2u *"_s42", 0 0, L_000000000322bd80;  1 drivers
v00000000031a39b0_0 .net *"_s44", 0 0, L_0000000002c2bbf0;  1 drivers
v00000000031a4450_0 .net/2u *"_s46", 0 0, L_000000000322bdc8;  1 drivers
v00000000031a2330_0 .net *"_s48", 0 0, L_0000000002c2bcd0;  1 drivers
v00000000031a23d0_0 .net/2u *"_s50", 0 0, L_000000000322be10;  1 drivers
v00000000031a4810_0 .net *"_s52", 0 0, L_0000000002c6d040;  1 drivers
v00000000031a3b90_0 .net/2u *"_s56", 0 0, L_000000000322be58;  1 drivers
v00000000031a3870_0 .net *"_s58", 0 0, L_0000000002c6d0b0;  1 drivers
v00000000031a3a50_0 .net/2u *"_s6", 0 0, L_000000000322baf8;  1 drivers
v00000000031a2e70_0 .net/2u *"_s60", 0 0, L_000000000322bea0;  1 drivers
v00000000031a44f0_0 .net *"_s62", 0 0, L_0000000002c6d270;  1 drivers
v00000000031a2790_0 .net/2u *"_s64", 0 0, L_000000000322bee8;  1 drivers
v00000000031a28d0_0 .net *"_s66", 0 0, L_0000000002c6d120;  1 drivers
v00000000031a34b0_0 .net/2u *"_s68", 0 0, L_000000000322bf30;  1 drivers
v00000000031a2150_0 .net *"_s70", 0 0, L_0000000002c6cfd0;  1 drivers
v00000000031a2a10_0 .net *"_s74", 0 0, L_0000000002c6d200;  1 drivers
v00000000031a4630_0 .net *"_s86", 0 0, L_0000000002c6ce80;  1 drivers
v00000000031a2f10_0 .var/i "cnt", 31 0;
v00000000031a2290_0 .net "dbiterr_i", 0 0, v000000000319fdb0_0;  1 drivers
v00000000031a2510_0 .var "dbiterr_in", 0 0;
v00000000031a2ab0_0 .net "dbiterr_sdp", 0 0, v000000000319f630_0;  1 drivers
v00000000031a2b50_0 .var "default_data_str", 7 0;
v00000000031a2bf0_0 .var "doublebit_error", 4 0;
v00000000031a2d30_0 .net "dout_i", 0 0, v00000000031a1d90_0;  1 drivers
v00000000031a2dd0_0 .net "ena_i", 0 0, L_0000000002c2b090;  1 drivers
v00000000031a2fb0_0 .net "enb_i", 0 0, L_0000000002c2bd40;  1 drivers
v00000000031a3050_0 .var "init_file_str", 8183 0;
v00000000031a30f0_0 .var "inita_str", 7 0;
v00000000031a3ff0_0 .var "inita_val", 0 0;
v00000000031a3230_0 .var "initb_str", 7 0;
v00000000031a3af0_0 .var "initb_val", 0 0;
v00000000031a32d0_0 .var "is_collision_a", 0 0;
v00000000031a3370_0 .var "is_collision_b", 0 0;
v00000000031a3410_0 .var "is_collision_delay_a", 0 0;
v00000000031a3d70_0 .var "is_collision_delay_b", 0 0;
v00000000031a3550_0 .var "mem_init_file_str", 8183 0;
v00000000031a3690 .array "memory", 8191 0, 0 0;
v00000000031a4090_0 .var "memory_out_a", 0 0;
v00000000031a6bb0_0 .var "memory_out_b", 0 0;
v00000000031a64d0_0 .net "rdaddrecc_i", 12 0, v00000000031a0b70_0;  1 drivers
v00000000031a5710_0 .var "rdaddrecc_in", 12 0;
v00000000031a5d50_0 .net "rdaddrecc_sdp", 12 0, v000000000319d150_0;  1 drivers
L_000000000322bcf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031a4f90_0 .net "rea_i", 0 0, L_000000000322bcf0;  1 drivers
v00000000031a5850_0 .var/i "read_addr_a_width", 31 0;
v00000000031a58f0_0 .var/i "read_addr_b_width", 31 0;
v00000000031a5350_0 .net "reb_i", 0 0, L_0000000002c2b640;  1 drivers
v00000000031a66b0_0 .net "reseta_i", 0 0, L_0000000002c6cf60;  1 drivers
v00000000031a4c70_0 .net "resetb_i", 0 0, L_0000000002c6d190;  1 drivers
v00000000031a5e90_0 .net "rsta_outp_stage", 0 0, L_0000000002c6c9b0;  1 drivers
v00000000031a5f30_0 .net "rstb_outp_stage", 0 0, L_0000000002c6c630;  1 drivers
v00000000031a5a30_0 .net "sbiterr_i", 0 0, v000000000319fbd0_0;  1 drivers
v00000000031a5ad0_0 .var "sbiterr_in", 0 0;
v00000000031a4db0_0 .net "sbiterr_sdp", 0 0, v000000000319e9b0_0;  1 drivers
v00000000031a48b0_0 .net "wea_i", 0 0, L_0000000003208630;  1 drivers
v00000000031a5030_0 .net "web_i", 0 0, L_00000000032083b0;  1 drivers
v00000000031a57b0_0 .var/i "write_addr_a_width", 31 0;
v00000000031a4e50_0 .var/i "write_addr_b_width", 31 0;
L_0000000003208630 .functor MUXZ 1, L_000000000322bc18, v00000000031da340_0, L_0000000002c2b9c0, C4<>;
L_00000000032083b0 .functor MUXZ 1, L_000000000322bca8, L_0000000001042ed0, L_0000000002c2b720, C4<>;
S_00000000030db690 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_00000000030da190;
 .timescale -12 -12;
E_000000000304dfa0 .event posedge, v000000000319d0b0_0;
S_00000000030da490 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_00000000030da190;
 .timescale -12 -12;
E_000000000304d7e0 .event posedge, v000000000319d470_0;
S_00000000030da610 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_00000000030da190;
 .timescale -12 -12;
L_0000000002c2b1e0/d .functor BUFZ 13, v0000000003198b50_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002c2b1e0 .delay 13 (100,100,100) L_0000000002c2b1e0/d;
L_0000000002c2b800/d .functor BUFZ 1, L_0000000003208630, C4<0>, C4<0>, C4<0>;
L_0000000002c2b800 .delay 1 (100,100,100) L_0000000002c2b800/d;
L_0000000002c2b250/d .functor BUFZ 1, L_0000000002c2b090, C4<0>, C4<0>, C4<0>;
L_0000000002c2b250 .delay 1 (100,100,100) L_0000000002c2b250/d;
L_0000000002c2b2c0/d .functor BUFZ 13, L_0000000001043020, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002c2b2c0 .delay 13 (100,100,100) L_0000000002c2b2c0/d;
L_0000000002c2b560/d .functor BUFZ 1, L_00000000032083b0, C4<0>, C4<0>, C4<0>;
L_0000000002c2b560 .delay 1 (100,100,100) L_0000000002c2b560/d;
L_0000000002c2b6b0/d .functor BUFZ 1, L_0000000002c2bd40, C4<0>, C4<0>, C4<0>;
L_0000000002c2b6b0 .delay 1 (100,100,100) L_0000000002c2b6b0/d;
v000000000319cf70_0 .net "addra_delay", 12 0, L_0000000002c2b1e0;  1 drivers
v000000000319a8b0_0 .net "addrb_delay", 12 0, L_0000000002c2b2c0;  1 drivers
v000000000319c570_0 .net "ena_delay", 0 0, L_0000000002c2b250;  1 drivers
v000000000319bf30_0 .net "enb_delay", 0 0, L_0000000002c2b6b0;  1 drivers
v000000000319bad0_0 .net "wea_delay", 0 0, L_0000000002c2b800;  1 drivers
v000000000319a950_0 .net "web_delay", 0 0, L_0000000002c2b560;  1 drivers
S_00000000030da910 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_00000000030da190;
 .timescale -12 -12;
v000000000319bb70_0 .var "addr_a", 12 0;
v000000000319bcb0_0 .var "addr_b", 12 0;
v000000000319bfd0_0 .var "c_ar_bw", 0 0;
v000000000319aa90_0 .var "c_aw_br", 0 0;
v000000000319c070_0 .var "c_aw_bw", 0 0;
v000000000319e730_0 .var/i "collision_check", 31 0;
v000000000319d830_0 .var/i "iswrite_a", 31 0;
v000000000319dc90_0 .var/i "iswrite_b", 31 0;
v000000000319ec30_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v000000000319f590_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v000000000319d650_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v000000000319d3d0_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v000000000319f6d0_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v000000000319e5f0_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v000000000319ed70_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v000000000319de70_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319c070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319aa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319bfd0_0, 0, 1;
    %load/vec4 v000000000319bb70_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a4e50_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319d3d0_0, 0, 32;
    %load/vec4 v000000000319bcb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a4e50_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319de70_0, 0, 32;
    %load/vec4 v000000000319bb70_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a57b0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319d650_0, 0, 32;
    %load/vec4 v000000000319bcb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a57b0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319ed70_0, 0, 32;
    %load/vec4 v000000000319bb70_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a58f0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319f590_0, 0, 32;
    %load/vec4 v000000000319bcb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a58f0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319e5f0_0, 0, 32;
    %load/vec4 v000000000319bb70_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a5850_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319ec30_0, 0, 32;
    %load/vec4 v000000000319bcb0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031a5850_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v000000000319f6d0_0, 0, 32;
    %load/vec4 v000000000319d830_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v000000000319dc90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.66, 8;
    %load/vec4 v00000000031a4e50_0;
    %load/vec4 v00000000031a57b0_0;
    %cmp/s;
    %jmp/0xz  T_15.68, 5;
    %load/vec4 v000000000319d3d0_0;
    %load/vec4 v000000000319de70_0;
    %cmp/e;
    %jmp/0xz  T_15.70, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000319c070_0, 0, 1;
    %jmp T_15.71;
T_15.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319c070_0, 0, 1;
T_15.71 ;
    %jmp T_15.69;
T_15.68 ;
    %load/vec4 v000000000319ed70_0;
    %load/vec4 v000000000319d650_0;
    %cmp/e;
    %jmp/0xz  T_15.72, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000319c070_0, 0, 1;
    %jmp T_15.73;
T_15.72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319c070_0, 0, 1;
T_15.73 ;
T_15.69 ;
T_15.66 ;
    %load/vec4 v000000000319d830_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.74, 4;
    %load/vec4 v00000000031a58f0_0;
    %load/vec4 v00000000031a57b0_0;
    %cmp/s;
    %jmp/0xz  T_15.76, 5;
    %load/vec4 v000000000319f590_0;
    %load/vec4 v000000000319e5f0_0;
    %cmp/e;
    %jmp/0xz  T_15.78, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000319aa90_0, 0, 1;
    %jmp T_15.79;
T_15.78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319aa90_0, 0, 1;
T_15.79 ;
    %jmp T_15.77;
T_15.76 ;
    %load/vec4 v000000000319ed70_0;
    %load/vec4 v000000000319d650_0;
    %cmp/e;
    %jmp/0xz  T_15.80, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000319aa90_0, 0, 1;
    %jmp T_15.81;
T_15.80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319aa90_0, 0, 1;
T_15.81 ;
T_15.77 ;
T_15.74 ;
    %load/vec4 v000000000319dc90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.82, 4;
    %load/vec4 v00000000031a4e50_0;
    %load/vec4 v00000000031a5850_0;
    %cmp/s;
    %jmp/0xz  T_15.84, 5;
    %load/vec4 v000000000319d3d0_0;
    %load/vec4 v000000000319de70_0;
    %cmp/e;
    %jmp/0xz  T_15.86, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000319bfd0_0, 0, 1;
    %jmp T_15.87;
T_15.86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319bfd0_0, 0, 1;
T_15.87 ;
    %jmp T_15.85;
T_15.84 ;
    %load/vec4 v000000000319f6d0_0;
    %load/vec4 v000000000319ec30_0;
    %cmp/e;
    %jmp/0xz  T_15.88, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000319bfd0_0, 0, 1;
    %jmp T_15.89;
T_15.88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319bfd0_0, 0, 1;
T_15.89 ;
T_15.85 ;
T_15.82 ;
    %load/vec4 v000000000319c070_0;
    %pad/u 32;
    %load/vec4 v000000000319aa90_0;
    %pad/u 32;
    %or;
    %load/vec4 v000000000319bfd0_0;
    %pad/u 32;
    %or;
    %store/vec4 v000000000319e730_0, 0, 32;
    %end;
S_00000000030d9a10 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_00000000030da190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "DIN"
    .port_info 2 /OUTPUT 1 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 13 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 13 "RDADDRECC"
P_00000000030f9cf0 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001101>;
P_00000000030f9d28 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000000001>;
P_00000000030f9d60 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_00000000030f9d98 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_00000000030f9dd0 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v000000000319d470_0 .net "CLK", 0 0, L_0000000002ce2300;  alias, 1 drivers
v000000000319f630_0 .var "DBITERR", 0 0;
v000000000319da10_0 .net "DBITERR_IN", 0 0, v000000000319fdb0_0;  alias, 1 drivers
v000000000319e910_0 .net "DIN", 0 0, v00000000031a1d90_0;  alias, 1 drivers
v000000000319d8d0_0 .var "DOUT", 0 0;
v000000000319d150_0 .var "RDADDRECC", 12 0;
v000000000319f770_0 .net "RDADDRECC_IN", 12 0, v00000000031a0b70_0;  alias, 1 drivers
v000000000319e9b0_0 .var "SBITERR", 0 0;
v000000000319d970_0 .net "SBITERR_IN", 0 0, v000000000319fbd0_0;  alias, 1 drivers
v000000000319eb90_0 .var "dbiterr_i", 0 0;
v000000000319f810_0 .var "dout_i", 0 0;
v000000000319dab0_0 .var "rdaddrecc_i", 12 0;
v000000000319ea50_0 .var "sbiterr_i", 0 0;
S_00000000030daa90 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_00000000030d9a10;
 .timescale -12 -12;
E_000000000304d460 .event edge, v000000000319e910_0, v000000000319f770_0, v000000000319d970_0, v000000000319da10_0;
S_00000000030dac10 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_00000000030da190;
 .timescale -12 -12;
v000000000319db50_0 .var/i "addr_step", 31 0;
v000000000319ee10_0 .var "default_data", 0 0;
v000000000319d290_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319ee10_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000319db50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000319d290_0, 0, 32;
T_16.90 ;
    %load/vec4 v000000000319d290_0;
    %load/vec4 v000000000319db50_0;
    %muli 8192, 0, 32;
    %cmp/s;
    %jmp/0xz T_16.91, 5;
    %load/vec4 v000000000319d290_0;
    %pad/s 13;
    %store/vec4 v00000000031a08f0_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000319fb30_0, 0, 1;
    %load/vec4 v000000000319ee10_0;
    %store/vec4 v00000000031a1a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a1b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a1570_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000031ab090;
    %join;
    %load/vec4 v000000000319d290_0;
    %load/vec4 v000000000319db50_0;
    %add;
    %store/vec4 v000000000319d290_0, 0, 32;
    %jmp T_16.90;
T_16.91 ;
    %end;
S_00000000030dad90 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_00000000030da190;
 .timescale -12 -12;
v000000000319d790_0 .var/i "cnt", 31 0;
v000000000319eeb0_0 .var/i "data_value", 31 0;
v000000000319f3b0_0 .var/i "log2roundup", 31 0;
v000000000319e690_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000319e690_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000319eeb0_0;
    %cmp/s;
    %jmp/0xz  T_17.92, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000319d790_0, 0, 32;
T_17.94 ;
    %load/vec4 v000000000319d790_0;
    %load/vec4 v000000000319eeb0_0;
    %cmp/s;
    %jmp/0xz T_17.95, 5;
    %load/vec4 v000000000319e690_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000319e690_0, 0, 32;
    %load/vec4 v000000000319d790_0;
    %muli 2, 0, 32;
    %store/vec4 v000000000319d790_0, 0, 32;
    %jmp T_17.94;
T_17.95 ;
T_17.92 ;
    %load/vec4 v000000000319e690_0;
    %store/vec4 v000000000319f3b0_0, 0, 32;
    %end;
S_00000000030daf10 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_00000000030da190;
 .timescale -12 -12;
v000000000319e550_0 .var "addr", 12 0;
v000000000319eaf0_0 .var "address", 12 0;
v000000000319e0f0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v000000000319e0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.96, 8;
    %load/vec4 v00000000031a3ff0_0;
    %assign/vec4 v00000000031a4090_0, 100;
    %jmp T_18.97;
T_18.96 ;
    %load/vec4 v000000000319e550_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000319eaf0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000319eaf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.98, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_00000000031d2010, "%0s WARNING: Address %0h is outside range for A Read", P_00000000031d2240, v000000000319e550_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031a4090_0, 100;
    %jmp T_18.99;
T_18.98 ;
    %load/vec4 v000000000319eaf0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v00000000031a3690, 4;
    %assign/vec4 v00000000031a4090_0, 100;
T_18.99 ;
T_18.97 ;
    %end;
S_00000000030d9890 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_00000000030da190;
 .timescale -12 -12;
v000000000319ef50_0 .var "addr", 12 0;
v000000000319dd30_0 .var "address", 12 0;
v000000000319f1d0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v000000000319f1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.100, 8;
    %load/vec4 v00000000031a3af0_0;
    %assign/vec4 v00000000031a6bb0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031a5ad0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031a2510_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031a5710_0, 100;
    %jmp T_19.101;
T_19.100 ;
    %load/vec4 v000000000319ef50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000319dd30_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000319dd30_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.102, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_00000000031d2010, "%0s WARNING: Address %0h is outside range for B Read", P_00000000031d2240, v000000000319ef50_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031a6bb0_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031a5ad0_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031a2510_0, 100;
    %pushi/vec4 8191, 8191, 13;
    %assign/vec4 v00000000031a5710_0, 100;
    %jmp T_19.103;
T_19.102 ;
    %load/vec4 v000000000319dd30_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v00000000031a3690, 4;
    %assign/vec4 v00000000031a6bb0_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031a5710_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031a2510_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031a5ad0_0, 100;
T_19.103 ;
T_19.101 ;
    %end;
S_00000000031a9290 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_00000000030da190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002c37270 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002c372a8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002c372e0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002c37318 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002c37350 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002c37388 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_0000000002c373c0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002c373f8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_0000000002c37430 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002c37468 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002c374a0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002c374d8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002c37510 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002c37548 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002c37580 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002c375b8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002c375f0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_0000000002c37628 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_000000000322bf78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6c080 .functor OR 1, L_000000000322bf78, v0000000003198510_0, C4<0>, C4<0>;
L_000000000322bfc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6cbe0 .functor AND 1, L_000000000322bfc0, v00000000031992d0_0, C4<1>, C4<1>;
L_000000000322c050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6c0f0 .functor OR 1, L_000000000322c050, v0000000003198510_0, C4<0>, C4<0>;
L_000000000322c008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c6cc50 .functor AND 1, L_000000000322c008, L_0000000002c6c0f0, C4<1>, C4<1>;
L_0000000002c6c2b0 .functor OR 1, L_0000000002c6cbe0, L_0000000002c6cc50, C4<0>, C4<0>;
L_000000000322c098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6c4e0 .functor AND 1, L_000000000322c098, L_0000000002c6c9b0, C4<1>, C4<1>;
v000000000319d0b0_0 .net "CLK", 0 0, L_0000000002c07640;  alias, 1 drivers
v000000000319eff0_0 .var "DBITERR", 0 0;
v000000000319f090_0 .var "DBITERR_IN", 0 0;
L_000000000322c128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000319f270_0 .net "DBITERR_IN_I", 0 0, L_000000000322c128;  1 drivers
v000000000319d6f0_0 .var "DIN", 0 0;
v000000000319f310_0 .net "DIN_I", 0 0, v00000000031a4090_0;  1 drivers
v000000000319f130_0 .var "DOUT", 0 0;
L_000000000322c1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000319e7d0_0 .net "ECCPIPECE", 0 0, L_000000000322c1b8;  1 drivers
v000000000319e230_0 .net "EN", 0 0, v0000000003198510_0;  alias, 1 drivers
v000000000319d1f0_0 .var "RDADDRECC", 12 0;
v000000000319f450_0 .var "RDADDRECC_IN", 12 0;
L_000000000322c170 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000000000319dbf0_0 .net "RDADDRECC_IN_I", 12 0, L_000000000322c170;  1 drivers
v000000000319d330_0 .net "REGCE", 0 0, v00000000031992d0_0;  alias, 1 drivers
v000000000319ddd0_0 .net "RST", 0 0, L_0000000002c6c9b0;  alias, 1 drivers
v000000000319e870_0 .var "SBITERR", 0 0;
v000000000319e190_0 .var "SBITERR_IN", 0 0;
L_000000000322c0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000319f4f0_0 .net "SBITERR_IN_I", 0 0, L_000000000322c0e0;  1 drivers
v000000000319d5b0_0 .net/2u *"_s0", 0 0, L_000000000322bf78;  1 drivers
v000000000319d510_0 .net/2u *"_s10", 0 0, L_000000000322c050;  1 drivers
v000000000319df10_0 .net *"_s12", 0 0, L_0000000002c6c0f0;  1 drivers
v000000000319dfb0_0 .net *"_s14", 0 0, L_0000000002c6cc50;  1 drivers
v000000000319e050_0 .net/2u *"_s18", 0 0, L_000000000322c098;  1 drivers
v000000000319e4b0_0 .net/2u *"_s4", 0 0, L_000000000322bfc0;  1 drivers
v000000000319e2d0_0 .net *"_s6", 0 0, L_0000000002c6cbe0;  1 drivers
v000000000319e370_0 .net/2u *"_s8", 0 0, L_000000000322c008;  1 drivers
v000000000319e410_0 .var "dbiterr_regs", 0 0;
v00000000031a0350_0 .net "en_i", 0 0, L_0000000002c6c080;  1 drivers
v00000000031a05d0_0 .var "init_str", 7 0;
v000000000319fe50_0 .var "init_val", 0 0;
v00000000031a1070_0 .var "out_regs", 0 0;
v000000000319ff90_0 .var "rdaddrecc_regs", 12 0;
v000000000319fa90_0 .net "regce_i", 0 0, L_0000000002c6c2b0;  1 drivers
v00000000031a0f30_0 .net "rst_i", 0 0, L_0000000002c6c4e0;  1 drivers
v00000000031a0cb0_0 .var "sbiterr_regs", 0 0;
S_00000000031aa610 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000031a9290;
 .timescale -12 -12;
E_000000000304e060 .event edge, v000000000319f310_0, v000000000319f4f0_0, v000000000319f270_0, v000000000319dbf0_0;
S_00000000031a9710 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_00000000031a9290;
 .timescale -12 -12;
E_000000000304e0a0 .event edge, v000000000319d6f0_0, v000000000319f450_0, v000000000319e190_0, v000000000319f090_0;
S_00000000031aa010 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_00000000030da190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002c37e70 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002c37ea8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002c37ee0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002c37f18 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002c37f50 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002c37f88 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_0000000002c37fc0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002c37ff8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_0000000002c38030 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002c38068 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002c380a0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002c380d8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002c38110 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002c38148 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002c38180 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002c381b8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002c381f0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_0000000002c38228 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_000000000322c200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6b3d0 .functor OR 1, L_000000000322c200, L_0000000002c2b170, C4<0>, C4<0>;
L_000000000322c248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c6b6e0 .functor AND 1, L_000000000322c248, L_0000000002ce2060, C4<1>, C4<1>;
L_000000000322c2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000010439c0 .functor OR 1, L_000000000322c2d8, L_0000000002c2b170, C4<0>, C4<0>;
L_000000000322c290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000001043aa0 .functor AND 1, L_000000000322c290, L_00000000010439c0, C4<1>, C4<1>;
L_0000000001043330 .functor OR 1, L_0000000002c6b6e0, L_0000000001043aa0, C4<0>, C4<0>;
L_000000000322c320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000010433a0 .functor AND 1, L_000000000322c320, L_0000000002c6c630, C4<1>, C4<1>;
v00000000031a1930_0 .net "CLK", 0 0, L_0000000002ce2300;  alias, 1 drivers
v000000000319fdb0_0 .var "DBITERR", 0 0;
v00000000031a1890_0 .var "DBITERR_IN", 0 0;
v00000000031a17f0_0 .net "DBITERR_IN_I", 0 0, v00000000031a2510_0;  1 drivers
v00000000031a0490_0 .var "DIN", 0 0;
v00000000031a1750_0 .net "DIN_I", 0 0, v00000000031a6bb0_0;  1 drivers
v00000000031a1d90_0 .var "DOUT", 0 0;
v000000000319fef0_0 .net "ECCPIPECE", 0 0, L_0000000002ce1420;  alias, 1 drivers
v00000000031a16b0_0 .net "EN", 0 0, L_0000000002c2b170;  alias, 1 drivers
v00000000031a0b70_0 .var "RDADDRECC", 12 0;
v00000000031a1390_0 .var "RDADDRECC_IN", 12 0;
v00000000031a0fd0_0 .net "RDADDRECC_IN_I", 12 0, v00000000031a5710_0;  1 drivers
v00000000031a0170_0 .net "REGCE", 0 0, L_0000000002ce2060;  alias, 1 drivers
v00000000031a0670_0 .net "RST", 0 0, L_0000000002c6c630;  alias, 1 drivers
v000000000319fbd0_0 .var "SBITERR", 0 0;
v00000000031a03f0_0 .var "SBITERR_IN", 0 0;
v00000000031a0030_0 .net "SBITERR_IN_I", 0 0, v00000000031a5ad0_0;  1 drivers
v00000000031a11b0_0 .net/2u *"_s0", 0 0, L_000000000322c200;  1 drivers
v00000000031a1110_0 .net/2u *"_s10", 0 0, L_000000000322c2d8;  1 drivers
v00000000031a00d0_0 .net *"_s12", 0 0, L_00000000010439c0;  1 drivers
v00000000031a1610_0 .net *"_s14", 0 0, L_0000000001043aa0;  1 drivers
v00000000031a1e30_0 .net/2u *"_s18", 0 0, L_000000000322c320;  1 drivers
v00000000031a14d0_0 .net/2u *"_s4", 0 0, L_000000000322c248;  1 drivers
v00000000031a1ed0_0 .net *"_s6", 0 0, L_0000000002c6b6e0;  1 drivers
v00000000031a0d50_0 .net/2u *"_s8", 0 0, L_000000000322c290;  1 drivers
v00000000031a0210_0 .var "dbiterr_regs", 0 0;
v000000000319fc70_0 .net "en_i", 0 0, L_0000000002c6b3d0;  1 drivers
v00000000031a02b0_0 .var "init_str", 7 0;
v00000000031a1250_0 .var "init_val", 0 0;
v00000000031a0530_0 .var "out_regs", 0 0;
v00000000031a1430_0 .var "rdaddrecc_regs", 12 0;
v00000000031a0e90_0 .net "regce_i", 0 0, L_0000000001043330;  1 drivers
v00000000031a19d0_0 .net "rst_i", 0 0, L_00000000010433a0;  1 drivers
v00000000031a0710_0 .var "sbiterr_regs", 0 0;
S_00000000031a9a10 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000031aa010;
 .timescale -12 -12;
E_000000000304d860 .event edge, v00000000031a1750_0, v00000000031a0030_0, v00000000031a17f0_0, v00000000031a0fd0_0;
S_00000000031aa790 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_00000000031aa010;
 .timescale -12 -12;
S_00000000031aa310 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_00000000030da190;
 .timescale -12 -12;
v00000000031a07b0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v00000000031a07b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.104, 8;
    %load/vec4 v00000000031a3ff0_0;
    %assign/vec4 v00000000031a4090_0, 100;
T_20.104 ;
    %end;
S_00000000031aaf10 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_00000000030da190;
 .timescale -12 -12;
v00000000031a0850_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v00000000031a0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.106, 8;
    %load/vec4 v00000000031a3af0_0;
    %assign/vec4 v00000000031a6bb0_0, 100;
T_21.106 ;
    %end;
S_00000000031ab090 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_00000000030da190;
 .timescale -12 -12;
v00000000031a08f0_0 .var "addr", 12 0;
v00000000031a1bb0_0 .var "address", 12 0;
v000000000319fb30_0 .var "byte_en", 0 0;
v00000000031a12f0_0 .var "current_contents", 0 0;
v00000000031a1a70_0 .var "data", 0 0;
v00000000031a1570_0 .var "inj_dbiterr", 0 0;
v00000000031a1b10_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v00000000031a08f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v00000000031a1bb0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v00000000031a1bb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.108, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_00000000031d2010, "%0s WARNING: Address %0h is outside range for A Write", P_00000000031d2240, v00000000031a08f0_0 {0 0 0};
    %jmp T_22.109;
T_22.108 ;
    %load/vec4 v00000000031a1a70_0;
    %store/vec4 v00000000031a12f0_0, 0, 1;
    %load/vec4 v00000000031a12f0_0;
    %load/vec4 v00000000031a1bb0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v00000000031a3690, 4, 0;
T_22.109 ;
    %end;
S_00000000031aa190 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_00000000030da190;
 .timescale -12 -12;
v00000000031a0ad0_0 .var "addr", 12 0;
v000000000319f8b0_0 .var "address", 12 0;
v00000000031a0990_0 .var "byte_en", 0 0;
v00000000031a1c50_0 .var "current_contents", 0 0;
v00000000031a1cf0_0 .var "data", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v00000000031a0ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v000000000319f8b0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v000000000319f8b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.110, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_00000000031d2010, "%0s WARNING: Address %0h is outside range for B Write", P_00000000031d2240, v00000000031a0ad0_0 {0 0 0};
    %jmp T_23.111;
T_23.110 ;
    %load/vec4 v00000000031a1cf0_0;
    %store/vec4 v00000000031a1c50_0, 0, 1;
    %load/vec4 v00000000031a1c50_0;
    %load/vec4 v000000000319f8b0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v00000000031a3690, 4, 0;
T_23.111 ;
    %end;
S_00000000031a9410 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_00000000030d9b90;
 .timescale -12 -12;
E_000000000304d9a0/0 .event edge, v00000000031a53f0_0, v00000000031a5210_0, v00000000031a6890_0, v00000000031a69d0_0;
E_000000000304d9a0/1 .event edge, v00000000031a6cf0_0, v000000000319a770_0, v00000000031a52b0_0, v00000000031a4d10_0;
E_000000000304d9a0 .event/or E_000000000304d9a0/0, E_000000000304d9a0/1;
S_00000000031aa490 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_00000000030d9b90;
 .timescale -12 -12;
L_0000000001043480 .functor BUFZ 1, o000000000313fa08, C4<0>, C4<0>, C4<0>;
S_00000000031aa910 .scope module, "ou_flag_insert0_ram" "flag_insert0_ram" 8 241, 9 56 0, S_00000000030d7070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 13 "addra"
    .port_info 4 /INPUT 1 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 13 "addrb"
    .port_info 9 /OUTPUT 1 "doutb"
v00000000031f47c0_0 .net "addra", 12 0, L_0000000003209e90;  alias, 1 drivers
v00000000031f4180_0 .net "addrb", 12 0, L_0000000003208ef0;  alias, 1 drivers
v00000000031f4220_0 .net "clka", 0 0, v0000000003227170_0;  alias, 1 drivers
v00000000031f4ea0_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v00000000031f5940_0 .net "dina", 0 0, L_0000000003208bd0;  alias, 1 drivers
v00000000031f4fe0_0 .net "doutb", 0 0, L_0000000002c5f680;  alias, 1 drivers
v00000000031f4cc0_0 .net "ena", 0 0, L_0000000002cf53e0;  alias, 1 drivers
v00000000031f3640_0 .net "enb", 0 0, L_0000000003209d50;  alias, 1 drivers
v00000000031f4f40_0 .net "rstb", 0 0, L_0000000002c60090;  1 drivers
L_000000000322b9d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000031f49a0_0 .net "wea", 0 0, L_000000000322b9d8;  1 drivers
S_00000000031a9890 .scope module, "inst" "blk_mem_gen_v8_4_1" 9 166, 5 3412 0, S_00000000031aa910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 13 "addra"
    .port_info 6 /INPUT 1 "dina"
    .port_info 7 /OUTPUT 1 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 13 "addrb"
    .port_info 14 /INPUT 1 "dinb"
    .port_info 15 /OUTPUT 1 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 13 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 1 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 1 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 13 "s_axi_rdaddrecc"
P_00000000031e37f0 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_00000000031e3828 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001101>;
P_00000000031e3860 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001101>;
P_00000000031e3898 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_00000000031e38d0 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001101>;
P_00000000031e3908 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_00000000031e3940 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001101>;
P_00000000031e3978 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_00000000031e39b0 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_00000000031e39e8 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_00000000031e3a20 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_00000000031e3a58 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_00000000031e3a90 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_00000000031e3ac8 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_00000000031e3b00 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_00000000031e3b38 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_00000000031e3b70 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_00000000031e3ba8 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_00000000031e3be0 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_00000000031e3c18 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_00000000031e3c50 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_00000000031e3c88 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_00000000031e3cc0 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_00000000031e3cf8 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_00000000031e3d30 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_00000000031e3d68 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_00000000031e3da0 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_00000000031e3dd8 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_00000000031e3e10 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_00000000031e3e48 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_00000000031e3e80 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.15625 mW";
P_00000000031e3eb8 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_00000000031e3ef0 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_00000000031e3f28 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_00000000031e3f60 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_00000000031e3f98 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_00000000031e3fd0 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_00000000031e4008 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_00000000031e4040 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_00000000031e4078 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_00000000031e40b0 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_00000000031e40e8 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_00000000031e4120 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_00000000031e4158 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_00000000031e4190 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_00000000031e41c8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_00000000031e4200 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_00000000031e4238 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_00000000031e4270 .param/str "C_INIT_FILE" 0 5 3431, "flag_insert0_ram.mem";
P_00000000031e42a8 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_00000000031e42e0 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_00000000031e4318 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_00000000031e4350 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_00000000031e4388 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_00000000031e43c0 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_00000000031e43f8 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000010000000000000>;
P_00000000031e4430 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000010000000000000>;
P_00000000031e4468 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000000001>;
P_00000000031e44a0 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000000001>;
P_00000000031e44d8 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_00000000031e4510 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_00000000031e4548 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_00000000031e4580 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_00000000031e45b8 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_00000000031e45f0 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_00000000031e4628 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_00000000031e4660 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_00000000031e4698 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_00000000031e46d0 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_00000000031e4708 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_00000000031e4740 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_00000000031e4778 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_00000000031e47b0 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_00000000031e47e8 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000010000000000000>;
P_00000000031e4820 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000010000000000000>;
P_00000000031e4858 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_00000000031e4890 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_00000000031e48c8 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000000001>;
P_00000000031e4900 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000000001>;
P_00000000031e4938 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_00000000031e4970 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_00000000031e49a8 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000000>;
L_0000000002c5eea0 .functor BUFZ 1, L_000000000322b9d8, C4<0>, C4<0>, C4<0>;
L_0000000002c5f6f0 .functor BUFZ 13, L_0000000003209e90, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002c5f990 .functor BUFZ 1, L_0000000003208bd0, C4<0>, C4<0>, C4<0>;
L_000000000322b168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5eab0 .functor BUFZ 1, L_000000000322b168, C4<0>, C4<0>, C4<0>;
L_0000000002c5eb20 .functor BUFZ 13, L_0000000003208ef0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000000000322b1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e880 .functor BUFZ 1, L_000000000322b1b0, C4<0>, C4<0>, C4<0>;
L_000000000322b438 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e9d0 .functor BUFZ 4, L_000000000322b438, C4<0000>, C4<0000>, C4<0000>;
L_000000000322b480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e960 .functor BUFZ 32, L_000000000322b480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000322b4c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e6c0 .functor BUFZ 8, L_000000000322b4c8, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322b510 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f840 .functor BUFZ 3, L_000000000322b510, C4<000>, C4<000>, C4<000>;
L_000000000322b558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002c5fa00 .functor BUFZ 2, L_000000000322b558, C4<00>, C4<00>, C4<00>;
L_000000000322b5e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5ef80 .functor BUFZ 1, L_000000000322b5e8, C4<0>, C4<0>, C4<0>;
L_000000000322b630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e500 .functor BUFZ 1, L_000000000322b630, C4<0>, C4<0>, C4<0>;
L_000000000322b750 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f530 .functor BUFZ 4, L_000000000322b750, C4<0000>, C4<0000>, C4<0000>;
L_000000000322b798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f290 .functor BUFZ 32, L_000000000322b798, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000322b7e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e570 .functor BUFZ 8, L_000000000322b7e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322b828 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e8f0 .functor BUFZ 3, L_000000000322b828, C4<000>, C4<000>, C4<000>;
L_000000000322b870 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f300 .functor BUFZ 2, L_000000000322b870, C4<00>, C4<00>, C4<00>;
L_0000000002c5e420 .functor BUFZ 1, v0000000003227170_0, C4<0>, C4<0>, C4<0>;
L_000000000322b090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5ed50 .functor BUFZ 1, L_000000000322b090, C4<0>, C4<0>, C4<0>;
L_0000000002c5e5e0 .functor BUFZ 1, L_0000000002cf53e0, C4<0>, C4<0>, C4<0>;
L_000000000322b0d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f140 .functor BUFZ 1, L_000000000322b0d8, C4<0>, C4<0>, C4<0>;
L_0000000002c5ea40 .functor BUFZ 1, v0000000003227170_0, C4<0>, C4<0>, C4<0>;
L_0000000002c5e730 .functor BUFZ 1, L_0000000002c60090, C4<0>, C4<0>, C4<0>;
L_0000000002c5e2d0 .functor BUFZ 1, L_0000000003209d50, C4<0>, C4<0>, C4<0>;
L_000000000322b120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5edc0 .functor BUFZ 1, L_000000000322b120, C4<0>, C4<0>, C4<0>;
L_000000000322b1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e7a0 .functor BUFZ 1, L_000000000322b1f8, C4<0>, C4<0>, C4<0>;
L_000000000322b240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5ec70 .functor BUFZ 1, L_000000000322b240, C4<0>, C4<0>, C4<0>;
L_000000000322b288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5fa70 .functor BUFZ 1, L_000000000322b288, C4<0>, C4<0>, C4<0>;
L_000000000322b2d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5e650 .functor BUFZ 1, L_000000000322b2d0, C4<0>, C4<0>, C4<0>;
L_000000000322a700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5eb90 .functor BUFZ 1, L_000000000322a700, C4<0>, C4<0>, C4<0>;
L_000000000322a748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f1b0 .functor BUFZ 1, L_000000000322a748, C4<0>, C4<0>, C4<0>;
L_000000000322b3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5ec00 .functor BUFZ 1, L_000000000322b3a8, C4<0>, C4<0>, C4<0>;
L_000000000322b3f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5fbc0 .functor BUFZ 1, L_000000000322b3f0, C4<0>, C4<0>, C4<0>;
L_000000000322b5a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5ece0 .functor BUFZ 1, L_000000000322b5a0, C4<0>, C4<0>, C4<0>;
o00000000031447a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002c5f370 .functor BUFZ 1, o00000000031447a8, C4<0>, C4<0>, C4<0>;
L_000000000322b678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f3e0 .functor BUFZ 1, L_000000000322b678, C4<0>, C4<0>, C4<0>;
L_000000000322b6c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5ee30 .functor BUFZ 1, L_000000000322b6c0, C4<0>, C4<0>, C4<0>;
o0000000003144b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002c5f610 .functor BUFZ 1, o0000000003144b08, C4<0>, C4<0>, C4<0>;
o00000000031448c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002c5fc30 .functor BUFZ 1, o00000000031448c8, C4<0>, C4<0>, C4<0>;
L_000000000322b708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5ef10 .functor BUFZ 1, L_000000000322b708, C4<0>, C4<0>, C4<0>;
L_000000000322b8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5fd10 .functor BUFZ 1, L_000000000322b8b8, C4<0>, C4<0>, C4<0>;
o0000000003144658 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002c5fd80 .functor BUFZ 1, o0000000003144658, C4<0>, C4<0>, C4<0>;
L_0000000002c5eff0 .functor BUFZ 1, L_0000000003209170, C4<0>, C4<0>, C4<0>;
L_0000000002c5f060 .functor BUFZ 1, L_0000000002c5e810, C4<0>, C4<0>, C4<0>;
L_000000000322b900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f450 .functor BUFZ 1, L_000000000322b900, C4<0>, C4<0>, C4<0>;
L_000000000322b948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f0d0 .functor BUFZ 1, L_000000000322b948, C4<0>, C4<0>, C4<0>;
L_000000000322b990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002c5fdf0 .functor BUFZ 1, L_000000000322b990, C4<0>, C4<0>, C4<0>;
o0000000003144a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002c5f220 .functor BUFZ 1, o0000000003144a78, C4<0>, C4<0>, C4<0>;
o00000000031448f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002c5e340 .functor BUFZ 1, o00000000031448f8, C4<0>, C4<0>, C4<0>;
L_0000000002c5e260 .functor BUFZ 1, v00000000031d5fc0_0, C4<0>, C4<0>, C4<0>;
L_0000000002c5f4c0 .functor BUFZ 1, v00000000031d5520_0, C4<0>, C4<0>, C4<0>;
L_0000000002c5f680 .functor BUFZ 1, v00000000031dc000_0, C4<0>, C4<0>, C4<0>;
L_0000000002c5e3b0 .functor BUFZ 1, v00000000031dd680_0, C4<0>, C4<0>, C4<0>;
L_000000000322a790 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000002c5fe60 .functor BUFZ 13, L_000000000322a790, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
o0000000003144838 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000002c5fed0 .functor BUFZ 4, o0000000003144838, C4<0000>, C4<0000>, C4<0000>;
o0000000003144898 .functor BUFZ 2, C4<zz>; HiZ drive
L_0000000002c60170 .functor BUFZ 2, o0000000003144898, C4<00>, C4<00>, C4<00>;
L_0000000002c5ff40 .functor BUFZ 4, L_0000000003209990, C4<0000>, C4<0000>, C4<0000>;
L_0000000002c5ffb0 .functor BUFZ 1, L_0000000002c5e490, C4<0>, C4<0>, C4<0>;
L_0000000002c60020 .functor BUFZ 2, L_0000000003209ad0, C4<00>, C4<00>, C4<00>;
o0000000003144988 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
L_0000000002c60100 .functor BUFZ 13, o0000000003144988, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000000031d46c0_0 .net "ADDRA", 12 0, L_0000000002c5f6f0;  1 drivers
v00000000031d4760_0 .net "ADDRB", 12 0, L_0000000002c5eb20;  1 drivers
v00000000031d44e0_0 .net "CLKA", 0 0, L_0000000002c5e420;  1 drivers
v00000000031d58e0_0 .net "CLKB", 0 0, L_0000000002c5ea40;  1 drivers
v00000000031d4f80_0 .net "DBITERR", 0 0, L_000000000322a748;  1 drivers
v00000000031d4120_0 .net "DINA", 0 0, L_0000000002c5f990;  1 drivers
v00000000031d5200_0 .net "DINB", 0 0, L_0000000002c5e880;  1 drivers
v00000000031d4b20_0 .net "DOUTA", 0 0, v00000000031dd680_0;  1 drivers
v00000000031d4ee0_0 .net "DOUTB", 0 0, v00000000031dc000_0;  1 drivers
v00000000031d41c0_0 .net "ECCPIPECE", 0 0, L_0000000002c5fa70;  1 drivers
v00000000031d4bc0_0 .net "ENA", 0 0, L_0000000002c5e5e0;  1 drivers
v00000000031d3d60_0 .net "ENA_I_SAFE", 0 0, v00000000031d75a0_0;  1 drivers
v00000000031d4a80_0 .var "ENA_dly", 0 0;
v00000000031d57a0_0 .var "ENA_dly_D", 0 0;
v00000000031d52a0_0 .var "ENA_dly_reg", 0 0;
v00000000031d4c60_0 .var "ENA_dly_reg_D", 0 0;
v00000000031d4da0_0 .net "ENB", 0 0, L_0000000002c5e2d0;  1 drivers
v00000000031d4d00_0 .net "ENB_I_SAFE", 0 0, L_0000000002cf5ae0;  1 drivers
v00000000031d55c0_0 .var "ENB_dly", 0 0;
v00000000031d4e40_0 .var "ENB_dly_D", 0 0;
v00000000031d5980_0 .var "ENB_dly_reg", 0 0;
v00000000031d3b80_0 .var "ENB_dly_reg_D", 0 0;
v00000000031d53e0_0 .net "INJECTDBITERR", 0 0, L_0000000002c5ec70;  1 drivers
v00000000031d5340_0 .net "INJECTSBITERR", 0 0, L_0000000002c5e7a0;  1 drivers
v00000000031d5a20_0 .var "POR_A", 0 0;
v00000000031d5840_0 .var "POR_B", 0 0;
v00000000031d39a0_0 .net "RDADDRECC", 12 0, L_000000000322a790;  1 drivers
v00000000031d5d40_0 .net "REGCEA", 0 0, L_0000000002c5f140;  1 drivers
v00000000031d4580_0 .net "REGCEB", 0 0, L_0000000002c5edc0;  1 drivers
v00000000031d5480_0 .net "RSTA", 0 0, L_0000000002c5ed50;  1 drivers
v00000000031d5fc0_0 .var "RSTA_BUSY", 0 0;
v00000000031d5ac0_0 .net "RSTA_I_SAFE", 0 0, v00000000031d67e0_0;  1 drivers
v00000000031d5020_0 .var "RSTA_SHFT_REG", 4 0;
v00000000031d48a0_0 .net "RSTB", 0 0, L_0000000002c5e730;  1 drivers
v00000000031d5520_0 .var "RSTB_BUSY", 0 0;
v00000000031d5160_0 .net "RSTB_I_SAFE", 0 0, L_0000000002cf5df0;  1 drivers
v00000000031d4940_0 .var "RSTB_SHFT_REG", 4 0;
v00000000031d5b60_0 .net "SBITERR", 0 0, L_000000000322a700;  1 drivers
v00000000031d5c00_0 .net "SLEEP", 0 0, L_0000000002c5e650;  1 drivers
v00000000031d5ca0_0 .net "S_ACLK", 0 0, L_0000000002c5ec00;  1 drivers
v00000000031d5e80_0 .net "S_ARESETN", 0 0, L_0000000002c5fbc0;  1 drivers
v00000000031d50c0_0 .net "S_AXI_ARADDR", 31 0, L_0000000002c5f290;  1 drivers
v00000000031d3e00_0 .net "S_AXI_ARBURST", 1 0, L_0000000002c5f300;  1 drivers
v00000000031d5f20_0 .net "S_AXI_ARID", 3 0, L_0000000002c5f530;  1 drivers
v00000000031d4260_0 .net "S_AXI_ARLEN", 7 0, L_0000000002c5e570;  1 drivers
v00000000031d3860_0 .net "S_AXI_ARREADY", 0 0, o0000000003144658;  0 drivers
v00000000031d3ea0_0 .net "S_AXI_ARSIZE", 2 0, L_0000000002c5e8f0;  1 drivers
v00000000031d3fe0_0 .net "S_AXI_ARVALID", 0 0, L_0000000002c5fd10;  1 drivers
v00000000031d3900_0 .net "S_AXI_AWADDR", 31 0, L_0000000002c5e960;  1 drivers
v00000000031d3ae0_0 .net "S_AXI_AWBURST", 1 0, L_0000000002c5fa00;  1 drivers
v00000000031d3a40_0 .net "S_AXI_AWID", 3 0, L_0000000002c5e9d0;  1 drivers
v00000000031d3cc0_0 .net "S_AXI_AWLEN", 7 0, L_0000000002c5e6c0;  1 drivers
v00000000031d4080_0 .net "S_AXI_AWREADY", 0 0, o00000000031447a8;  0 drivers
v00000000031d4620_0 .net "S_AXI_AWSIZE", 2 0, L_0000000002c5f840;  1 drivers
v00000000031d7320_0 .net "S_AXI_AWVALID", 0 0, L_0000000002c5ece0;  1 drivers
v00000000031d8400_0 .net "S_AXI_BID", 3 0, o0000000003144838;  0 drivers
v00000000031d7be0_0 .net "S_AXI_BREADY", 0 0, L_0000000002c5ef10;  1 drivers
v00000000031d7d20_0 .net "S_AXI_BRESP", 1 0, o0000000003144898;  0 drivers
v00000000031d6e20_0 .net "S_AXI_BVALID", 0 0, o00000000031448c8;  0 drivers
v00000000031d71e0_0 .net "S_AXI_DBITERR", 0 0, o00000000031448f8;  0 drivers
v00000000031d84a0_0 .net "S_AXI_INJECTDBITERR", 0 0, L_0000000002c5fdf0;  1 drivers
v00000000031d6560_0 .net "S_AXI_INJECTSBITERR", 0 0, L_0000000002c5f0d0;  1 drivers
v00000000031d6880_0 .net "S_AXI_RDADDRECC", 12 0, o0000000003144988;  0 drivers
v00000000031d7460_0 .net "S_AXI_RDATA", 0 0, L_0000000002c5e490;  1 drivers
v00000000031d87c0_0 .net "S_AXI_RID", 3 0, L_0000000003209990;  1 drivers
v00000000031d7280_0 .net "S_AXI_RLAST", 0 0, L_0000000003209170;  1 drivers
v00000000031d8540_0 .net "S_AXI_RREADY", 0 0, L_0000000002c5f450;  1 drivers
v00000000031d6920_0 .net "S_AXI_RRESP", 1 0, L_0000000003209ad0;  1 drivers
v00000000031d7000_0 .net "S_AXI_RVALID", 0 0, L_0000000002c5e810;  1 drivers
v00000000031d85e0_0 .net "S_AXI_SBITERR", 0 0, o0000000003144a78;  0 drivers
v00000000031d7500_0 .net "S_AXI_WDATA", 0 0, L_0000000002c5ef80;  1 drivers
v00000000031d69c0_0 .net "S_AXI_WLAST", 0 0, L_0000000002c5f3e0;  1 drivers
v00000000031d8680_0 .net "S_AXI_WREADY", 0 0, o0000000003144b08;  0 drivers
v00000000031d6420_0 .net "S_AXI_WSTRB", 0 0, L_0000000002c5e500;  1 drivers
v00000000031d70a0_0 .net "S_AXI_WVALID", 0 0, L_0000000002c5ee30;  1 drivers
v00000000031d8720_0 .net "WEA", 0 0, L_0000000002c5eea0;  1 drivers
v00000000031d7140_0 .net "WEB", 0 0, L_0000000002c5eab0;  1 drivers
L_000000000322b048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031d6100_0 .net "WEB_parameterized", 0 0, L_000000000322b048;  1 drivers
v00000000031d6060_0 .net "addra", 12 0, L_0000000003209e90;  alias, 1 drivers
v00000000031d7960_0 .var "addra_in", 12 0;
v00000000031d61a0_0 .net "addrb", 12 0, L_0000000003208ef0;  alias, 1 drivers
v00000000031d73c0_0 .net "clka", 0 0, v0000000003227170_0;  alias, 1 drivers
v00000000031d6240_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v00000000031d62e0_0 .net "dbiterr", 0 0, L_0000000002c5f1b0;  1 drivers
L_000000000322b318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031d6ec0_0 .net "deepsleep", 0 0, L_000000000322b318;  1 drivers
v00000000031d7c80_0 .net "dina", 0 0, L_0000000003208bd0;  alias, 1 drivers
v00000000031d8040_0 .var "dina_in", 0 0;
v00000000031d7dc0_0 .net "dinb", 0 0, L_000000000322b1b0;  1 drivers
v00000000031d7e60_0 .net "douta", 0 0, L_0000000002c5e3b0;  1 drivers
v00000000031d6600_0 .net "doutb", 0 0, L_0000000002c5f680;  alias, 1 drivers
v00000000031d6380_0 .net "eccpipece", 0 0, L_000000000322b288;  1 drivers
v00000000031d6a60_0 .net "ena", 0 0, L_0000000002cf53e0;  alias, 1 drivers
v00000000031d75a0_0 .var "ena_in", 0 0;
v00000000031d8360_0 .net "enb", 0 0, L_0000000003209d50;  alias, 1 drivers
v00000000031d7a00_0 .net "injectdbiterr", 0 0, L_000000000322b240;  1 drivers
v00000000031d64c0_0 .var "injectdbiterr_in", 0 0;
v00000000031d7640_0 .net "injectsbiterr", 0 0, L_000000000322b1f8;  1 drivers
v00000000031d78c0_0 .var "injectsbiterr_in", 0 0;
v00000000031d66a0_0 .net "m_axi_payload_c", 6 0, v00000000031d9440_0;  1 drivers
v00000000031d6740_0 .var "ram_rstram_a_busy", 0 0;
v00000000031d76e0_0 .var "ram_rstram_b_busy", 0 0;
v00000000031d7780_0 .var "ram_rstreg_a_busy", 0 0;
v00000000031d7820_0 .var "ram_rstreg_b_busy", 0 0;
v00000000031d7aa0_0 .net "rdaddrecc", 12 0, L_0000000002c5fe60;  1 drivers
v00000000031d6f60_0 .net "regcea", 0 0, L_000000000322b0d8;  1 drivers
v00000000031d6b00_0 .var "regcea_in", 0 0;
v00000000031d7b40_0 .net "regceb", 0 0, L_000000000322b120;  1 drivers
v00000000031d7f00_0 .net "regceb_c", 0 0, L_0000000002c5f5a0;  1 drivers
v00000000031d7fa0_0 .net "rsta", 0 0, L_000000000322b090;  1 drivers
v00000000031d80e0_0 .net "rsta_busy", 0 0, L_0000000002c5e260;  1 drivers
v00000000031d67e0_0 .var "rsta_in", 0 0;
v00000000031d8180_0 .net "rstb", 0 0, L_0000000002c60090;  alias, 1 drivers
v00000000031d8220_0 .net "rstb_busy", 0 0, L_0000000002c5f4c0;  1 drivers
v00000000031d82c0_0 .net "s_aclk", 0 0, L_000000000322b3a8;  1 drivers
v00000000031d6ba0_0 .net "s_aresetn", 0 0, L_000000000322b3f0;  1 drivers
o0000000003140c68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031d6c40_0 .net "s_aresetn_a_c", 0 0, o0000000003140c68;  0 drivers
v00000000031d6ce0_0 .net "s_axi_araddr", 31 0, L_000000000322b798;  1 drivers
v00000000031d6d80_0 .net "s_axi_arburst", 1 0, L_000000000322b870;  1 drivers
v00000000031f4400_0 .net "s_axi_arid", 3 0, L_000000000322b750;  1 drivers
v00000000031f4540_0 .net "s_axi_arlen", 7 0, L_000000000322b7e0;  1 drivers
v00000000031f53a0_0 .net "s_axi_arready", 0 0, L_0000000002c5fd80;  1 drivers
v00000000031f4ae0_0 .net "s_axi_arsize", 2 0, L_000000000322b828;  1 drivers
v00000000031f4b80_0 .net "s_axi_arvalid", 0 0, L_000000000322b8b8;  1 drivers
v00000000031f4360_0 .net "s_axi_awaddr", 31 0, L_000000000322b480;  1 drivers
v00000000031f51c0_0 .net "s_axi_awburst", 1 0, L_000000000322b558;  1 drivers
v00000000031f3e60_0 .net "s_axi_awid", 3 0, L_000000000322b438;  1 drivers
v00000000031f5260_0 .net "s_axi_awlen", 7 0, L_000000000322b4c8;  1 drivers
v00000000031f3b40_0 .net "s_axi_awready", 0 0, L_0000000002c5f370;  1 drivers
v00000000031f3780_0 .net "s_axi_awsize", 2 0, L_000000000322b510;  1 drivers
v00000000031f4860_0 .net "s_axi_awvalid", 0 0, L_000000000322b5a0;  1 drivers
v00000000031f42c0_0 .net "s_axi_bid", 3 0, L_0000000002c5fed0;  1 drivers
v00000000031f3a00_0 .net "s_axi_bready", 0 0, L_000000000322b708;  1 drivers
v00000000031f3820_0 .net "s_axi_bresp", 1 0, L_0000000002c60170;  1 drivers
v00000000031f5300_0 .net "s_axi_bvalid", 0 0, L_0000000002c5fc30;  1 drivers
v00000000031f3aa0_0 .net "s_axi_dbiterr", 0 0, L_0000000002c5e340;  1 drivers
v00000000031f3c80_0 .net "s_axi_injectdbiterr", 0 0, L_000000000322b990;  1 drivers
v00000000031f3500_0 .net "s_axi_injectsbiterr", 0 0, L_000000000322b948;  1 drivers
o0000000003140db8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000000031f5120_0 .net "s_axi_payload_c", 6 0, o0000000003140db8;  0 drivers
v00000000031f3960_0 .net "s_axi_rdaddrecc", 12 0, L_0000000002c60100;  1 drivers
v00000000031f3be0_0 .net "s_axi_rdata", 0 0, L_0000000002c5ffb0;  1 drivers
o00000000031455b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031f35a0_0 .net "s_axi_rdata_c", 0 0, o00000000031455b8;  0 drivers
v00000000031f3dc0_0 .net "s_axi_rid", 3 0, L_0000000002c5ff40;  1 drivers
o0000000003145618 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000031f5760_0 .net "s_axi_rid_c", 3 0, o0000000003145618;  0 drivers
v00000000031f44a0_0 .net "s_axi_rlast", 0 0, L_0000000002c5eff0;  1 drivers
o0000000003145678 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031f4d60_0 .net "s_axi_rlast_c", 0 0, o0000000003145678;  0 drivers
v00000000031f38c0_0 .net "s_axi_rready", 0 0, L_000000000322b900;  1 drivers
v00000000031f58a0_0 .net "s_axi_rready_c", 0 0, L_0000000002c5fb50;  1 drivers
v00000000031f45e0_0 .net "s_axi_rresp", 1 0, L_0000000002c60020;  1 drivers
o0000000003145708 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000031f3d20_0 .net "s_axi_rresp_c", 1 0, o0000000003145708;  0 drivers
v00000000031f4e00_0 .net "s_axi_rvalid", 0 0, L_0000000002c5f060;  1 drivers
o0000000003140e48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000031f5800_0 .net "s_axi_rvalid_c", 0 0, o0000000003140e48;  0 drivers
v00000000031f3460_0 .net "s_axi_sbiterr", 0 0, L_0000000002c5f220;  1 drivers
v00000000031f4040_0 .net "s_axi_wdata", 0 0, L_000000000322b5e8;  1 drivers
v00000000031f5440_0 .net "s_axi_wlast", 0 0, L_000000000322b678;  1 drivers
v00000000031f54e0_0 .net "s_axi_wready", 0 0, L_0000000002c5f610;  1 drivers
v00000000031f4680_0 .net "s_axi_wstrb", 0 0, L_000000000322b630;  1 drivers
v00000000031f4c20_0 .net "s_axi_wvalid", 0 0, L_000000000322b6c0;  1 drivers
v00000000031f5580_0 .net "sbiterr", 0 0, L_0000000002c5eb90;  1 drivers
L_000000000322b360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031f3f00_0 .net "shutdown", 0 0, L_000000000322b360;  1 drivers
v00000000031f4900_0 .net "sleep", 0 0, L_000000000322b2d0;  1 drivers
v00000000031f40e0_0 .net "wea", 0 0, L_000000000322b9d8;  alias, 1 drivers
v00000000031f4720_0 .var "wea_in", 0 0;
v00000000031f3fa0_0 .net "web", 0 0, L_000000000322b168;  1 drivers
L_0000000003209990 .part v00000000031d9440_0, 3, 4;
L_0000000003209ad0 .part v00000000031d9440_0, 1, 2;
L_0000000003209170 .part v00000000031d9440_0, 0, 1;
S_00000000031a9e90 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_00000000031a9890;
 .timescale -12 -12;
L_0000000002cf5ae0 .functor BUFZ 1, L_0000000002c5e2d0, C4<0>, C4<0>, C4<0>;
L_0000000002cf5df0 .functor BUFZ 1, L_0000000002c5e730, C4<0>, C4<0>, C4<0>;
S_00000000031aaa90 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_00000000031a9890;
 .timescale -12 -12;
v00000000031daf20_0 .var/i "data_value", 31 0;
v00000000031da7a0_0 .var/i "div", 31 0;
v00000000031d9800_0 .var/i "divisor", 31 0;
v00000000031d9080_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.divroundup ;
    %load/vec4 v00000000031daf20_0;
    %load/vec4 v00000000031d9800_0;
    %div/s;
    %store/vec4 v00000000031da7a0_0, 0, 32;
    %load/vec4 v00000000031daf20_0;
    %load/vec4 v00000000031d9800_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_24.112, 4;
    %load/vec4 v00000000031da7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031da7a0_0, 0, 32;
T_24.112 ;
    %load/vec4 v00000000031da7a0_0;
    %store/vec4 v00000000031d9080_0, 0, 32;
    %end;
S_00000000031aac10 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_00000000031a9890;
 .timescale -12 -12;
L_0000000002c5f5a0 .functor AND 1, o0000000003140e48, L_0000000002c5fb50, C4<1>, C4<1>;
S_00000000031a9b90 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_00000000031a9890;
 .timescale -12 -12;
S_00000000031a9d10 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_00000000031a9b90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_000000000304e120 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_0000000002c5fb50 .functor BUFZ 1, L_0000000002c5f7d0, C4<0>, C4<0>, C4<0>;
L_0000000002c5e810 .functor BUFZ 1, v00000000031dac00_0, C4<0>, C4<0>, C4<0>;
L_0000000002c5fae0 .functor OR 1, L_0000000002c5f450, L_0000000003209490, C4<0>, C4<0>;
L_0000000002c5f7d0 .functor AND 1, L_0000000002c5fae0, L_0000000003207e10, C4<1>, C4<1>;
v00000000031d93a0_0 .net "ACLK", 0 0, L_0000000002c5ec00;  alias, 1 drivers
v00000000031da840_0 .net "ARESET", 0 0, o0000000003140c68;  alias, 0 drivers
v00000000031d8b80_0 .var "ARESET_D", 1 0;
v00000000031d9440_0 .var "M_PAYLOAD_DATA", 6 0;
v00000000031d8c20_0 .net "M_READY", 0 0, L_0000000002c5f450;  alias, 1 drivers
v00000000031d9d00_0 .net "M_VALID", 0 0, L_0000000002c5e810;  alias, 1 drivers
v00000000031dac00_0 .var "M_VALID_I", 0 0;
v00000000031d8cc0_0 .var "STORAGE_DATA", 6 0;
v00000000031dafc0_0 .net "S_PAYLOAD_DATA", 6 0, o0000000003140db8;  alias, 0 drivers
v00000000031d9e40_0 .net "S_READY", 0 0, L_0000000002c5fb50;  alias, 1 drivers
v00000000031d8860_0 .net "S_READY_I", 0 0, L_0000000002c5f7d0;  1 drivers
v00000000031d89a0_0 .net "S_VALID", 0 0, o0000000003140e48;  alias, 0 drivers
v00000000031d8a40_0 .net *"_s11", 0 0, L_0000000003207e10;  1 drivers
v00000000031d94e0_0 .net *"_s5", 0 0, L_0000000003209490;  1 drivers
v00000000031d8ae0_0 .net *"_s6", 0 0, L_0000000002c5fae0;  1 drivers
v00000000031d9a80_0 .net *"_s9", 0 0, L_0000000003209b70;  1 drivers
E_000000000304dbe0/0 .event edge, v00000000031d8b80_0;
E_000000000304dbe0/1 .event posedge, v00000000031d93a0_0;
E_000000000304dbe0 .event/or E_000000000304dbe0/0, E_000000000304dbe0/1;
E_000000000304dae0 .event posedge, v00000000031d93a0_0;
E_000000000304da60/0 .event edge, v00000000031da840_0;
E_000000000304da60/1 .event posedge, v00000000031d93a0_0;
E_000000000304da60 .event/or E_000000000304da60/0, E_000000000304da60/1;
L_0000000003209490 .reduce/nor v00000000031dac00_0;
L_0000000003209b70 .reduce/or v00000000031d8b80_0;
L_0000000003207e10 .reduce/nor L_0000000003209b70;
S_00000000031a9590 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_00000000031a9890;
 .timescale -12 -12;
v00000000031d9f80_0 .var/i "cnt", 31 0;
v00000000031d9580_0 .var/i "data_value", 31 0;
v00000000031d98a0_0 .var/i "log2int", 31 0;
v00000000031da0c0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031da0c0_0, 0, 32;
    %load/vec4 v00000000031d9580_0;
    %store/vec4 v00000000031d9f80_0, 0, 32;
    %load/vec4 v00000000031d9580_0;
    %store/vec4 v00000000031d9f80_0, 0, 32;
T_25.114 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031d9f80_0;
    %cmp/s;
    %jmp/0xz T_25.115, 5;
    %load/vec4 v00000000031da0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031da0c0_0, 0, 32;
    %load/vec4 v00000000031d9f80_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v00000000031d9f80_0, 0, 32;
    %jmp T_25.114;
T_25.115 ;
    %load/vec4 v00000000031da0c0_0;
    %store/vec4 v00000000031d98a0_0, 0, 32;
    %end;
S_00000000031aad90 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_00000000031a9890;
 .timescale -12 -12;
v00000000031dc640_0 .var/i "cnt", 31 0;
v00000000031dd0e0_0 .var/i "data_value", 31 0;
v00000000031db6a0_0 .var/i "log2roundup", 31 0;
v00000000031db7e0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031db7e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031dd0e0_0;
    %cmp/s;
    %jmp/0xz  T_26.116, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031dc640_0, 0, 32;
T_26.118 ;
    %load/vec4 v00000000031dc640_0;
    %load/vec4 v00000000031dd0e0_0;
    %cmp/s;
    %jmp/0xz T_26.119, 5;
    %load/vec4 v00000000031db7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031db7e0_0, 0, 32;
    %load/vec4 v00000000031dc640_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000031dc640_0, 0, 32;
    %jmp T_26.118;
T_26.119 ;
T_26.116 ;
    %load/vec4 v00000000031db7e0_0;
    %store/vec4 v00000000031db6a0_0, 0, 32;
    %end;
S_00000000031acf20 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_00000000031a9890;
 .timescale -12 -12;
S_00000000031ac020 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_00000000031acf20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 13 "ADDRA"
    .port_info 6 /INPUT 1 "DINA"
    .port_info 7 /OUTPUT 1 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 13 "ADDRB"
    .port_info 14 /INPUT 1 "DINB"
    .port_info 15 /OUTPUT 1 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 13 "RDADDRECC"
P_00000000031ad260 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_00000000031ad298 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000000001>;
P_00000000031ad2d0 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000100>;
P_00000000031ad308 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_00000000031ad340 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_00000000031ad378 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001101>;
P_00000000031ad3b0 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001101>;
P_00000000031ad3e8 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_00000000031ad420 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_00000000031ad458 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_00000000031ad490 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_00000000031ad4c8 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_00000000031ad500 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_00000000031ad538 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_00000000031ad570 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_00000000031ad5a8 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_00000000031ad5e0 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_00000000031ad618 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_00000000031ad650 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_00000000031ad688 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_00000000031ad6c0 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_00000000031ad6f8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_00000000031ad730 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_00000000031ad768 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_00000000031ad7a0 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_00000000031ad7d8 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_00000000031ad810 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_00000000031ad848 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_00000000031ad880 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_00000000031ad8b8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_00000000031ad8f0 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_00000000031ad928 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_00000000031ad960 .param/str "C_INIT_FILE" 0 5 1962, "flag_insert0_ram.mem";
P_00000000031ad998 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_00000000031ad9d0 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_00000000031ada08 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_00000000031ada40 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_00000000031ada78 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_00000000031adab0 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000010000000000000>;
P_00000000031adae8 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000010000000000000>;
P_00000000031adb20 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000000001>;
P_00000000031adb58 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000000001>;
P_00000000031adb90 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_00000000031adbc8 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_00000000031adc00 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_00000000031adc38 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_00000000031adc70 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_00000000031adca8 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_00000000031adce0 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_00000000031add18 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_00000000031add50 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_00000000031add88 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_00000000031addc0 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_00000000031addf8 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_00000000031ade30 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_00000000031ade68 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_00000000031adea0 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000010000000000000>;
P_00000000031aded8 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000010000000000000>;
P_00000000031adf10 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_00000000031adf48 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_00000000031adf80 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000000001>;
P_00000000031adfb8 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000000001>;
P_00000000031adff0 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_00000000031ae028 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_00000000031ae060 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_00000000031ae098 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_00000000031ae0d0 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_00000000031ae108 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_00000000031ae140 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_00000000031ae178 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_00000000031ae1b0 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_00000000031ae1e8 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000010000000000000>;
P_00000000031ae220 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000010000000000000>;
P_00000000031ae258 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000010000000000000>;
P_00000000031ae290 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000000001>;
P_00000000031ae2c8 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000000001>;
P_00000000031ae300 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000000001>;
P_00000000031ae338 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_00000000031ae370 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_00000000031ae3a8 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_00000000031ae3e0 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_00000000031ae418 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_00000000031ae450 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_00000000031ae488 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000001>;
P_00000000031ae4c0 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_00000000031ae4f8 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_00000000031ae530 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_00000000031ae568 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_00000000031ae5a0 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000001>;
P_00000000031ae5d8 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_000000000322a7d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4340 .functor OR 1, L_000000000322a7d8, v00000000031d75a0_0, C4<0>, C4<0>;
L_000000000322a820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5060 .functor OR 1, L_000000000322a820, L_0000000002cf5ae0, C4<0>, C4<0>;
L_000000000322a868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4570 .functor AND 1, L_0000000002cf5060, L_000000000322a868, C4<1>, C4<1>;
L_000000000322a8b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4810 .functor AND 1, L_000000000322a8b0, L_0000000002cf4340, C4<1>, C4<1>;
L_000000000322a940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf42d0 .functor AND 1, L_000000000322a940, L_0000000002cf4570, C4<1>, C4<1>;
L_0000000002cf50d0 .functor BUFZ 1, L_0000000002cf4570, C4<0>, C4<0>, C4<0>;
L_000000000322aa18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4730 .functor AND 1, L_000000000322aa18, v00000000031d67e0_0, C4<1>, C4<1>;
L_000000000322aa60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4a40 .functor AND 1, L_0000000002cf4730, L_000000000322aa60, C4<1>, C4<1>;
L_000000000322aaa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4d50 .functor AND 1, L_000000000322aaa8, v00000000031d67e0_0, C4<1>, C4<1>;
L_000000000322aaf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4420 .functor AND 1, L_0000000002cf4d50, L_000000000322aaf0, C4<1>, C4<1>;
L_0000000002cf4b90 .functor OR 1, L_0000000002cf4a40, L_0000000002cf4420, C4<0>, C4<0>;
L_000000000322ab38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4c00 .functor AND 1, L_000000000322ab38, L_0000000002cf5df0, C4<1>, C4<1>;
L_000000000322ab80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4ce0 .functor AND 1, L_0000000002cf4c00, L_000000000322ab80, C4<1>, C4<1>;
L_000000000322abc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cf43b0 .functor AND 1, L_000000000322abc8, L_0000000002cf5df0, C4<1>, C4<1>;
L_000000000322ac10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf4f10 .functor AND 1, L_0000000002cf43b0, L_000000000322ac10, C4<1>, C4<1>;
L_0000000002cf5370 .functor OR 1, L_0000000002cf4ce0, L_0000000002cf4f10, C4<0>, C4<0>;
L_0000000002cf4c70 .functor NOT 1, L_0000000002c5e650, C4<0>, C4<0>, C4<0>;
L_0000000002cf4e30 .functor AND 1, v00000000031d67e0_0, L_0000000002cf4c70, C4<1>, C4<1>;
L_0000000002cf6020 .functor NOT 1, L_0000000002c5e650, C4<0>, C4<0>, C4<0>;
L_0000000002cf6100 .functor AND 1, L_0000000002cf5df0, L_0000000002cf6020, C4<1>, C4<1>;
v00000000031e25e0_0 .net "ADDRA", 12 0, v00000000031d7960_0;  1 drivers
v00000000031e0740_0 .net "ADDRB", 12 0, L_0000000002c5eb20;  alias, 1 drivers
v00000000031e16e0_0 .net "CLKA", 0 0, L_0000000002c5e420;  alias, 1 drivers
v00000000031e24a0_0 .net "CLKB", 0 0, L_0000000002c5ea40;  alias, 1 drivers
v00000000031e1000_0 .net "DBITERR", 0 0, L_000000000322a748;  alias, 1 drivers
v00000000031e1280_0 .net "DINA", 0 0, v00000000031d8040_0;  1 drivers
v00000000031e0f60_0 .net "DINB", 0 0, L_0000000002c5e880;  alias, 1 drivers
v00000000031e1460_0 .net "DOUTA", 0 0, v00000000031dd680_0;  alias, 1 drivers
v00000000031e0a60_0 .net "DOUTB", 0 0, v00000000031dc000_0;  alias, 1 drivers
v00000000031e1dc0_0 .net "ECCPIPECE", 0 0, L_0000000002c5fa70;  alias, 1 drivers
v00000000031e1500_0 .net "ENA", 0 0, v00000000031d75a0_0;  alias, 1 drivers
v00000000031e2220_0 .net "ENB", 0 0, L_0000000002cf5ae0;  alias, 1 drivers
v00000000031e0380_0 .net "INJECTDBITERR", 0 0, v00000000031d64c0_0;  1 drivers
v00000000031e1be0_0 .net "INJECTSBITERR", 0 0, v00000000031d78c0_0;  1 drivers
v00000000031e1a00_0 .net "RDADDRECC", 12 0, L_000000000322a790;  alias, 1 drivers
v00000000031e13c0_0 .net "REGCEA", 0 0, v00000000031d6b00_0;  1 drivers
v00000000031e1d20_0 .net "REGCEB", 0 0, L_0000000002c5edc0;  alias, 1 drivers
v00000000031e0560_0 .net "RSTA", 0 0, v00000000031d67e0_0;  alias, 1 drivers
v00000000031e1e60_0 .net "RSTB", 0 0, L_0000000002cf5df0;  alias, 1 drivers
v00000000031e0420_0 .net "SBITERR", 0 0, L_000000000322a700;  alias, 1 drivers
v00000000031e1c80_0 .net "SLEEP", 0 0, L_0000000002c5e650;  alias, 1 drivers
v00000000031e2720_0 .net "WEA", 0 0, v00000000031f4720_0;  1 drivers
v00000000031e15a0_0 .net "WEB", 0 0, L_0000000002c5eab0;  alias, 1 drivers
v00000000031e22c0_0 .net/2u *"_s10", 0 0, L_000000000322a820;  1 drivers
v00000000031e1aa0_0 .net *"_s12", 0 0, L_0000000002cf5060;  1 drivers
v00000000031e1960_0 .net/2u *"_s14", 0 0, L_000000000322a868;  1 drivers
v00000000031e11e0_0 .net/2u *"_s18", 0 0, L_000000000322a8b0;  1 drivers
v00000000031e0100_0 .net *"_s20", 0 0, L_0000000002cf4810;  1 drivers
L_000000000322a8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e0c40_0 .net/2u *"_s22", 0 0, L_000000000322a8f8;  1 drivers
v00000000031e2360_0 .net/2u *"_s26", 0 0, L_000000000322a940;  1 drivers
v00000000031e0920_0 .net *"_s28", 0 0, L_0000000002cf42d0;  1 drivers
L_000000000322a988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e0600_0 .net/2u *"_s30", 0 0, L_000000000322a988;  1 drivers
v00000000031e1780_0 .net/2u *"_s38", 0 0, L_000000000322aa18;  1 drivers
v00000000031e2400_0 .net *"_s40", 0 0, L_0000000002cf4730;  1 drivers
v00000000031e2540_0 .net/2u *"_s42", 0 0, L_000000000322aa60;  1 drivers
v00000000031e1820_0 .net *"_s44", 0 0, L_0000000002cf4a40;  1 drivers
v00000000031e06a0_0 .net/2u *"_s46", 0 0, L_000000000322aaa8;  1 drivers
v00000000031e0ba0_0 .net *"_s48", 0 0, L_0000000002cf4d50;  1 drivers
v00000000031e02e0_0 .net/2u *"_s50", 0 0, L_000000000322aaf0;  1 drivers
v00000000031e1320_0 .net *"_s52", 0 0, L_0000000002cf4420;  1 drivers
v00000000031e07e0_0 .net/2u *"_s56", 0 0, L_000000000322ab38;  1 drivers
v00000000031e0880_0 .net *"_s58", 0 0, L_0000000002cf4c00;  1 drivers
v00000000031e04c0_0 .net/2u *"_s6", 0 0, L_000000000322a7d8;  1 drivers
v00000000031e2680_0 .net/2u *"_s60", 0 0, L_000000000322ab80;  1 drivers
v00000000031e27c0_0 .net *"_s62", 0 0, L_0000000002cf4ce0;  1 drivers
v00000000031e18c0_0 .net/2u *"_s64", 0 0, L_000000000322abc8;  1 drivers
v00000000031e1f00_0 .net *"_s66", 0 0, L_0000000002cf43b0;  1 drivers
v00000000031e09c0_0 .net/2u *"_s68", 0 0, L_000000000322ac10;  1 drivers
v00000000031e1b40_0 .net *"_s70", 0 0, L_0000000002cf4f10;  1 drivers
v00000000031e0060_0 .net *"_s74", 0 0, L_0000000002cf4c70;  1 drivers
v00000000031e0ce0_0 .net *"_s86", 0 0, L_0000000002cf6020;  1 drivers
v00000000031e01a0_0 .var/i "cnt", 31 0;
v00000000031e0240_0 .net "dbiterr_i", 0 0, v00000000031df200_0;  1 drivers
v00000000031e0d80_0 .var "dbiterr_in", 0 0;
v00000000031e0e20_0 .net "dbiterr_sdp", 0 0, v00000000031dbc40_0;  1 drivers
v00000000031e0ec0_0 .var "default_data_str", 7 0;
v00000000031e1140_0 .var "doublebit_error", 4 0;
v00000000031e3580_0 .net "dout_i", 0 0, v00000000031de6c0_0;  1 drivers
v00000000031e2fe0_0 .net "ena_i", 0 0, L_0000000002cf4340;  1 drivers
v00000000031e29a0_0 .net "enb_i", 0 0, L_0000000002cf4570;  1 drivers
v00000000031e3080_0 .var "init_file_str", 8183 0;
v00000000031e2a40_0 .var "inita_str", 7 0;
v00000000031e2e00_0 .var "inita_val", 0 0;
v00000000031e2ae0_0 .var "initb_str", 7 0;
v00000000031e2b80_0 .var "initb_val", 0 0;
v00000000031e2c20_0 .var "is_collision_a", 0 0;
v00000000031e3620_0 .var "is_collision_b", 0 0;
v00000000031e2ea0_0 .var "is_collision_delay_a", 0 0;
v00000000031e2cc0_0 .var "is_collision_delay_b", 0 0;
v00000000031e2860_0 .var "mem_init_file_str", 8183 0;
v00000000031e2f40 .array "memory", 8191 0, 0 0;
v00000000031e33a0_0 .var "memory_out_a", 0 0;
v00000000031e3120_0 .var "memory_out_b", 0 0;
v00000000031e34e0_0 .net "rdaddrecc_i", 12 0, v00000000031de580_0;  1 drivers
v00000000031e31c0_0 .var "rdaddrecc_in", 12 0;
v00000000031e2d60_0 .net "rdaddrecc_sdp", 12 0, v00000000031dc460_0;  1 drivers
L_000000000322a9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031e36c0_0 .net "rea_i", 0 0, L_000000000322a9d0;  1 drivers
v00000000031e3260_0 .var/i "read_addr_a_width", 31 0;
v00000000031e2900_0 .var/i "read_addr_b_width", 31 0;
v00000000031e3300_0 .net "reb_i", 0 0, L_0000000002cf50d0;  1 drivers
v00000000031e3440_0 .net "reseta_i", 0 0, L_0000000002cf4b90;  1 drivers
v00000000031d3f40_0 .net "resetb_i", 0 0, L_0000000002cf5370;  1 drivers
v00000000031d4800_0 .net "rsta_outp_stage", 0 0, L_0000000002cf4e30;  1 drivers
v00000000031d43a0_0 .net "rstb_outp_stage", 0 0, L_0000000002cf6100;  1 drivers
v00000000031d5700_0 .net "sbiterr_i", 0 0, v00000000031dfde0_0;  1 drivers
v00000000031d4300_0 .var "sbiterr_in", 0 0;
v00000000031d5660_0 .net "sbiterr_sdp", 0 0, v00000000031db380_0;  1 drivers
v00000000031d3c20_0 .net "wea_i", 0 0, L_00000000032092b0;  1 drivers
v00000000031d4440_0 .net "web_i", 0 0, L_000000000320a390;  1 drivers
v00000000031d49e0_0 .var/i "write_addr_a_width", 31 0;
v00000000031d5de0_0 .var/i "write_addr_b_width", 31 0;
L_00000000032092b0 .functor MUXZ 1, L_000000000322a8f8, v00000000031f4720_0, L_0000000002cf4810, C4<>;
L_000000000320a390 .functor MUXZ 1, L_000000000322a988, L_0000000002c5eab0, L_0000000002cf42d0, C4<>;
S_00000000031abd20 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_00000000031ac020;
 .timescale -12 -12;
E_000000000304d9e0 .event posedge, v00000000031dc320_0;
S_00000000031ac920 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_00000000031ac020;
 .timescale -12 -12;
E_000000000304d6a0 .event posedge, v00000000031db880_0;
S_00000000031ab420 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_00000000031ac020;
 .timescale -12 -12;
L_0000000002cf4f80/d .functor BUFZ 13, v00000000031d7960_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002cf4f80 .delay 13 (100,100,100) L_0000000002cf4f80/d;
L_0000000002cf54c0/d .functor BUFZ 1, L_00000000032092b0, C4<0>, C4<0>, C4<0>;
L_0000000002cf54c0 .delay 1 (100,100,100) L_0000000002cf54c0/d;
L_0000000002cf4ab0/d .functor BUFZ 1, L_0000000002cf4340, C4<0>, C4<0>, C4<0>;
L_0000000002cf4ab0 .delay 1 (100,100,100) L_0000000002cf4ab0/d;
L_0000000002cf46c0/d .functor BUFZ 13, L_0000000002c5eb20, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_0000000002cf46c0 .delay 13 (100,100,100) L_0000000002cf46c0/d;
L_0000000002cf47a0/d .functor BUFZ 1, L_000000000320a390, C4<0>, C4<0>, C4<0>;
L_0000000002cf47a0 .delay 1 (100,100,100) L_0000000002cf47a0/d;
L_0000000002cf4260/d .functor BUFZ 1, L_0000000002cf4570, C4<0>, C4<0>, C4<0>;
L_0000000002cf4260 .delay 1 (100,100,100) L_0000000002cf4260/d;
v00000000031dcd20_0 .net "addra_delay", 12 0, L_0000000002cf4f80;  1 drivers
v00000000031dc3c0_0 .net "addrb_delay", 12 0, L_0000000002cf46c0;  1 drivers
v00000000031dd540_0 .net "ena_delay", 0 0, L_0000000002cf4ab0;  1 drivers
v00000000031dce60_0 .net "enb_delay", 0 0, L_0000000002cf4260;  1 drivers
v00000000031db420_0 .net "wea_delay", 0 0, L_0000000002cf54c0;  1 drivers
v00000000031dd180_0 .net "web_delay", 0 0, L_0000000002cf47a0;  1 drivers
S_00000000031ac620 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031dd220_0 .var "addr_a", 12 0;
v00000000031dca00_0 .var "addr_b", 12 0;
v00000000031dc140_0 .var "c_ar_bw", 0 0;
v00000000031dcfa0_0 .var "c_aw_br", 0 0;
v00000000031dcdc0_0 .var "c_aw_bw", 0 0;
v00000000031db560_0 .var/i "collision_check", 31 0;
v00000000031dc6e0_0 .var/i "iswrite_a", 31 0;
v00000000031db600_0 .var/i "iswrite_b", 31 0;
v00000000031dc780_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v00000000031dd2c0_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v00000000031db740_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v00000000031dd040_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v00000000031dd360_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v00000000031db2e0_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v00000000031dc280_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v00000000031dcbe0_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dc140_0, 0, 1;
    %load/vec4 v00000000031dd220_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031d5de0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031dd040_0, 0, 32;
    %load/vec4 v00000000031dca00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031d5de0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031dcbe0_0, 0, 32;
    %load/vec4 v00000000031dd220_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031d49e0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031db740_0, 0, 32;
    %load/vec4 v00000000031dca00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031d49e0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031dc280_0, 0, 32;
    %load/vec4 v00000000031dd220_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031e2900_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031dd2c0_0, 0, 32;
    %load/vec4 v00000000031dca00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031e2900_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031db2e0_0, 0, 32;
    %load/vec4 v00000000031dd220_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031e3260_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031dc780_0, 0, 32;
    %load/vec4 v00000000031dca00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v00000000031e3260_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031dd360_0, 0, 32;
    %load/vec4 v00000000031dc6e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v00000000031db600_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.120, 8;
    %load/vec4 v00000000031d5de0_0;
    %load/vec4 v00000000031d49e0_0;
    %cmp/s;
    %jmp/0xz  T_27.122, 5;
    %load/vec4 v00000000031dd040_0;
    %load/vec4 v00000000031dcbe0_0;
    %cmp/e;
    %jmp/0xz  T_27.124, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031dcdc0_0, 0, 1;
    %jmp T_27.125;
T_27.124 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcdc0_0, 0, 1;
T_27.125 ;
    %jmp T_27.123;
T_27.122 ;
    %load/vec4 v00000000031dc280_0;
    %load/vec4 v00000000031db740_0;
    %cmp/e;
    %jmp/0xz  T_27.126, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031dcdc0_0, 0, 1;
    %jmp T_27.127;
T_27.126 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcdc0_0, 0, 1;
T_27.127 ;
T_27.123 ;
T_27.120 ;
    %load/vec4 v00000000031dc6e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.128, 4;
    %load/vec4 v00000000031e2900_0;
    %load/vec4 v00000000031d49e0_0;
    %cmp/s;
    %jmp/0xz  T_27.130, 5;
    %load/vec4 v00000000031dd2c0_0;
    %load/vec4 v00000000031db2e0_0;
    %cmp/e;
    %jmp/0xz  T_27.132, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031dcfa0_0, 0, 1;
    %jmp T_27.133;
T_27.132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcfa0_0, 0, 1;
T_27.133 ;
    %jmp T_27.131;
T_27.130 ;
    %load/vec4 v00000000031dc280_0;
    %load/vec4 v00000000031db740_0;
    %cmp/e;
    %jmp/0xz  T_27.134, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031dcfa0_0, 0, 1;
    %jmp T_27.135;
T_27.134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcfa0_0, 0, 1;
T_27.135 ;
T_27.131 ;
T_27.128 ;
    %load/vec4 v00000000031db600_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.136, 4;
    %load/vec4 v00000000031d5de0_0;
    %load/vec4 v00000000031e3260_0;
    %cmp/s;
    %jmp/0xz  T_27.138, 5;
    %load/vec4 v00000000031dd040_0;
    %load/vec4 v00000000031dcbe0_0;
    %cmp/e;
    %jmp/0xz  T_27.140, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031dc140_0, 0, 1;
    %jmp T_27.141;
T_27.140 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dc140_0, 0, 1;
T_27.141 ;
    %jmp T_27.139;
T_27.138 ;
    %load/vec4 v00000000031dd360_0;
    %load/vec4 v00000000031dc780_0;
    %cmp/e;
    %jmp/0xz  T_27.142, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031dc140_0, 0, 1;
    %jmp T_27.143;
T_27.142 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dc140_0, 0, 1;
T_27.143 ;
T_27.139 ;
T_27.136 ;
    %load/vec4 v00000000031dcdc0_0;
    %pad/u 32;
    %load/vec4 v00000000031dcfa0_0;
    %pad/u 32;
    %or;
    %load/vec4 v00000000031dc140_0;
    %pad/u 32;
    %or;
    %store/vec4 v00000000031db560_0, 0, 32;
    %end;
S_00000000031ab5a0 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_00000000031ac020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "DIN"
    .port_info 2 /OUTPUT 1 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 13 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 13 "RDADDRECC"
P_00000000030f9990 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001101>;
P_00000000030f99c8 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000000001>;
P_00000000030f9a00 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_00000000030f9a38 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_00000000030f9a70 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v00000000031db880_0 .net "CLK", 0 0, L_0000000002c5ea40;  alias, 1 drivers
v00000000031dbc40_0 .var "DBITERR", 0 0;
v00000000031dcf00_0 .net "DBITERR_IN", 0 0, v00000000031df200_0;  alias, 1 drivers
v00000000031db920_0 .net "DIN", 0 0, v00000000031de6c0_0;  alias, 1 drivers
v00000000031dc000_0 .var "DOUT", 0 0;
v00000000031dc460_0 .var "RDADDRECC", 12 0;
v00000000031db9c0_0 .net "RDADDRECC_IN", 12 0, v00000000031de580_0;  alias, 1 drivers
v00000000031db380_0 .var "SBITERR", 0 0;
v00000000031dba60_0 .net "SBITERR_IN", 0 0, v00000000031dfde0_0;  alias, 1 drivers
v00000000031dc8c0_0 .var "dbiterr_i", 0 0;
v00000000031dbb00_0 .var "dout_i", 0 0;
v00000000031dbce0_0 .var "rdaddrecc_i", 12 0;
v00000000031dbd80_0 .var "sbiterr_i", 0 0;
S_00000000031ab720 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_00000000031ab5a0;
 .timescale -12 -12;
E_000000000304da20 .event edge, v00000000031db920_0, v00000000031db9c0_0, v00000000031dba60_0, v00000000031dcf00_0;
S_00000000031ad0a0 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031db240_0 .var/i "addr_step", 31 0;
v00000000031dcc80_0 .var "default_data", 0 0;
v00000000031dc500_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcc80_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031db240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031dc500_0, 0, 32;
T_28.144 ;
    %load/vec4 v00000000031dc500_0;
    %load/vec4 v00000000031db240_0;
    %muli 8192, 0, 32;
    %cmp/s;
    %jmp/0xz T_28.145, 5;
    %load/vec4 v00000000031dc500_0;
    %pad/s 13;
    %store/vec4 v00000000031dd860_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031dd9a0_0, 0, 1;
    %load/vec4 v00000000031dcc80_0;
    %store/vec4 v00000000031ddae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e1640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e1fa0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000031e60c0;
    %join;
    %load/vec4 v00000000031dc500_0;
    %load/vec4 v00000000031db240_0;
    %add;
    %store/vec4 v00000000031dc500_0, 0, 32;
    %jmp T_28.144;
T_28.145 ;
    %end;
S_00000000031ac7a0 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031dd400_0 .var/i "cnt", 31 0;
v00000000031dc820_0 .var/i "data_value", 31 0;
v00000000031dd720_0 .var/i "log2roundup", 31 0;
v00000000031dbe20_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031dbe20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031dc820_0;
    %cmp/s;
    %jmp/0xz  T_29.146, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031dd400_0, 0, 32;
T_29.148 ;
    %load/vec4 v00000000031dd400_0;
    %load/vec4 v00000000031dc820_0;
    %cmp/s;
    %jmp/0xz T_29.149, 5;
    %load/vec4 v00000000031dbe20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031dbe20_0, 0, 32;
    %load/vec4 v00000000031dd400_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000031dd400_0, 0, 32;
    %jmp T_29.148;
T_29.149 ;
T_29.146 ;
    %load/vec4 v00000000031dbe20_0;
    %store/vec4 v00000000031dd720_0, 0, 32;
    %end;
S_00000000031ab8a0 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031dc0a0_0 .var "addr", 12 0;
v00000000031db4c0_0 .var "address", 12 0;
v00000000031dbec0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v00000000031dbec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.150, 8;
    %load/vec4 v00000000031e2e00_0;
    %assign/vec4 v00000000031e33a0_0, 100;
    %jmp T_30.151;
T_30.150 ;
    %load/vec4 v00000000031dc0a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v00000000031db4c0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v00000000031db4c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.152, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_00000000031ad260, "%0s WARNING: Address %0h is outside range for A Read", P_00000000031ad490, v00000000031dc0a0_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031e33a0_0, 100;
    %jmp T_30.153;
T_30.152 ;
    %load/vec4 v00000000031db4c0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v00000000031e2f40, 4;
    %assign/vec4 v00000000031e33a0_0, 100;
T_30.153 ;
T_30.151 ;
    %end;
S_00000000031ac320 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031dbf60_0 .var "addr", 12 0;
v00000000031dd4a0_0 .var "address", 12 0;
v00000000031dc1e0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v00000000031dc1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.154, 8;
    %load/vec4 v00000000031e2b80_0;
    %assign/vec4 v00000000031e3120_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031d4300_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e0d80_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e31c0_0, 100;
    %jmp T_31.155;
T_31.154 ;
    %load/vec4 v00000000031dbf60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v00000000031dd4a0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v00000000031dd4a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.156, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_00000000031ad260, "%0s WARNING: Address %0h is outside range for B Read", P_00000000031ad490, v00000000031dbf60_0 {0 0 0};
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031e3120_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031d4300_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031e0d80_0, 100;
    %pushi/vec4 8191, 8191, 13;
    %assign/vec4 v00000000031e31c0_0, 100;
    %jmp T_31.157;
T_31.156 ;
    %load/vec4 v00000000031dd4a0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %load/vec4a v00000000031e2f40, 4;
    %assign/vec4 v00000000031e3120_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e31c0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e0d80_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031d4300_0, 100;
T_31.157 ;
T_31.155 ;
    %end;
S_00000000031abea0 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_00000000031ac020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002c38e70 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002c38ea8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002c38ee0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002c38f18 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002c38f50 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002c38f88 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_0000000002c38fc0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002c38ff8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_0000000002c39030 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002c39068 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002c390a0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002c390d8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002c39110 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002c39148 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002c39180 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002c391b8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002c391f0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_0000000002c39228 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_000000000322ac58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf51b0 .functor OR 1, L_000000000322ac58, v00000000031d75a0_0, C4<0>, C4<0>;
L_000000000322aca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5220 .functor AND 1, L_000000000322aca0, v00000000031d6b00_0, C4<1>, C4<1>;
L_000000000322ad30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5290 .functor OR 1, L_000000000322ad30, v00000000031d75a0_0, C4<0>, C4<0>;
L_000000000322ace8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002cf5300 .functor AND 1, L_000000000322ace8, L_0000000002cf5290, C4<1>, C4<1>;
L_0000000002cf5610 .functor OR 1, L_0000000002cf5220, L_0000000002cf5300, C4<0>, C4<0>;
L_000000000322ad78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf6560 .functor AND 1, L_000000000322ad78, L_0000000002cf4e30, C4<1>, C4<1>;
v00000000031dc320_0 .net "CLK", 0 0, L_0000000002c5e420;  alias, 1 drivers
v00000000031dc5a0_0 .var "DBITERR", 0 0;
v00000000031dc960_0 .var "DBITERR_IN", 0 0;
L_000000000322ae08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031dd5e0_0 .net "DBITERR_IN_I", 0 0, L_000000000322ae08;  1 drivers
v00000000031dcaa0_0 .var "DIN", 0 0;
v00000000031dcb40_0 .net "DIN_I", 0 0, v00000000031e33a0_0;  1 drivers
v00000000031dd680_0 .var "DOUT", 0 0;
L_000000000322ae98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031db100_0 .net "ECCPIPECE", 0 0, L_000000000322ae98;  1 drivers
v00000000031dd7c0_0 .net "EN", 0 0, v00000000031d75a0_0;  alias, 1 drivers
v00000000031db060_0 .var "RDADDRECC", 12 0;
v00000000031db1a0_0 .var "RDADDRECC_IN", 12 0;
L_000000000322ae50 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000000031de300_0 .net "RDADDRECC_IN_I", 12 0, L_000000000322ae50;  1 drivers
v00000000031def80_0 .net "REGCE", 0 0, v00000000031d6b00_0;  alias, 1 drivers
v00000000031de260_0 .net "RST", 0 0, L_0000000002cf4e30;  alias, 1 drivers
v00000000031ddfe0_0 .var "SBITERR", 0 0;
v00000000031ddd60_0 .var "SBITERR_IN", 0 0;
L_000000000322adc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031deee0_0 .net "SBITERR_IN_I", 0 0, L_000000000322adc0;  1 drivers
v00000000031de080_0 .net/2u *"_s0", 0 0, L_000000000322ac58;  1 drivers
v00000000031de440_0 .net/2u *"_s10", 0 0, L_000000000322ad30;  1 drivers
v00000000031df700_0 .net *"_s12", 0 0, L_0000000002cf5290;  1 drivers
v00000000031df7a0_0 .net *"_s14", 0 0, L_0000000002cf5300;  1 drivers
v00000000031df3e0_0 .net/2u *"_s18", 0 0, L_000000000322ad78;  1 drivers
v00000000031dde00_0 .net/2u *"_s4", 0 0, L_000000000322aca0;  1 drivers
v00000000031ddb80_0 .net *"_s6", 0 0, L_0000000002cf5220;  1 drivers
v00000000031deb20_0 .net/2u *"_s8", 0 0, L_000000000322ace8;  1 drivers
v00000000031df340_0 .var "dbiterr_regs", 0 0;
v00000000031df020_0 .net "en_i", 0 0, L_0000000002cf51b0;  1 drivers
v00000000031df0c0_0 .var "init_str", 7 0;
v00000000031de620_0 .var "init_val", 0 0;
v00000000031dfc00_0 .var "out_regs", 0 0;
v00000000031de120_0 .var "rdaddrecc_regs", 12 0;
v00000000031df160_0 .net "regce_i", 0 0, L_0000000002cf5610;  1 drivers
v00000000031ddea0_0 .net "rst_i", 0 0, L_0000000002cf6560;  1 drivers
v00000000031de4e0_0 .var "sbiterr_regs", 0 0;
S_00000000031acaa0 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000031abea0;
 .timescale -12 -12;
E_000000000304db20 .event edge, v00000000031dcb40_0, v00000000031deee0_0, v00000000031dd5e0_0, v00000000031de300_0;
S_00000000031ab2a0 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_00000000031abea0;
 .timescale -12 -12;
E_000000000304e220 .event edge, v00000000031dcaa0_0, v00000000031db1a0_0, v00000000031ddd60_0, v00000000031dc960_0;
S_00000000031acc20 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_00000000031ac020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 1 "DIN_I"
    .port_info 5 /OUTPUT 1 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 13 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 13 "RDADDRECC"
P_0000000002c35a70 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001101>;
P_0000000002c35aa8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000000001>;
P_0000000002c35ae0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_0000000002c35b18 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_0000000002c35b50 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_0000000002c35b88 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_0000000002c35bc0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_0000000002c35bf8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_0000000002c35c30 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_0000000002c35c68 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_0000000002c35ca0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_0000000002c35cd8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_0000000002c35d10 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_0000000002c35d48 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_0000000002c35d80 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_0000000002c35db8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_0000000002c35df0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_0000000002c35e28 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_000000000322aee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf61e0 .functor OR 1, L_000000000322aee0, L_0000000002cf5ae0, C4<0>, C4<0>;
L_000000000322af28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf6250 .functor AND 1, L_000000000322af28, L_0000000002c5edc0, C4<1>, C4<1>;
L_000000000322afb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000002cf6410 .functor OR 1, L_000000000322afb8, L_0000000002cf5ae0, C4<0>, C4<0>;
L_000000000322af70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c5f920 .functor AND 1, L_000000000322af70, L_0000000002cf6410, C4<1>, C4<1>;
L_0000000002c5f8b0 .functor OR 1, L_0000000002cf6250, L_0000000002c5f920, C4<0>, C4<0>;
L_000000000322b000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002c5fca0 .functor AND 1, L_000000000322b000, L_0000000002cf6100, C4<1>, C4<1>;
v00000000031de3a0_0 .net "CLK", 0 0, L_0000000002c5ea40;  alias, 1 drivers
v00000000031df200_0 .var "DBITERR", 0 0;
v00000000031dee40_0 .var "DBITERR_IN", 0 0;
v00000000031dfb60_0 .net "DBITERR_IN_I", 0 0, v00000000031e0d80_0;  1 drivers
v00000000031ddc20_0 .var "DIN", 0 0;
v00000000031df660_0 .net "DIN_I", 0 0, v00000000031e3120_0;  1 drivers
v00000000031de6c0_0 .var "DOUT", 0 0;
v00000000031de760_0 .net "ECCPIPECE", 0 0, L_0000000002c5fa70;  alias, 1 drivers
v00000000031df8e0_0 .net "EN", 0 0, L_0000000002cf5ae0;  alias, 1 drivers
v00000000031de580_0 .var "RDADDRECC", 12 0;
v00000000031df980_0 .var "RDADDRECC_IN", 12 0;
v00000000031ddcc0_0 .net "RDADDRECC_IN_I", 12 0, v00000000031e31c0_0;  1 drivers
v00000000031dfca0_0 .net "REGCE", 0 0, L_0000000002c5edc0;  alias, 1 drivers
v00000000031ddf40_0 .net "RST", 0 0, L_0000000002cf6100;  alias, 1 drivers
v00000000031dfde0_0 .var "SBITERR", 0 0;
v00000000031df840_0 .var "SBITERR_IN", 0 0;
v00000000031df480_0 .net "SBITERR_IN_I", 0 0, v00000000031d4300_0;  1 drivers
v00000000031de1c0_0 .net/2u *"_s0", 0 0, L_000000000322aee0;  1 drivers
v00000000031dfa20_0 .net/2u *"_s10", 0 0, L_000000000322afb8;  1 drivers
v00000000031de800_0 .net *"_s12", 0 0, L_0000000002cf6410;  1 drivers
v00000000031de8a0_0 .net *"_s14", 0 0, L_0000000002c5f920;  1 drivers
v00000000031df2a0_0 .net/2u *"_s18", 0 0, L_000000000322b000;  1 drivers
v00000000031de940_0 .net/2u *"_s4", 0 0, L_000000000322af28;  1 drivers
v00000000031df520_0 .net *"_s6", 0 0, L_0000000002cf6250;  1 drivers
v00000000031df5c0_0 .net/2u *"_s8", 0 0, L_000000000322af70;  1 drivers
v00000000031dfac0_0 .var "dbiterr_regs", 0 0;
v00000000031dfd40_0 .net "en_i", 0 0, L_0000000002cf61e0;  1 drivers
v00000000031de9e0_0 .var "init_str", 7 0;
v00000000031dea80_0 .var "init_val", 0 0;
v00000000031debc0_0 .var "out_regs", 0 0;
v00000000031dec60_0 .var "rdaddrecc_regs", 12 0;
v00000000031ded00_0 .net "regce_i", 0 0, L_0000000002c5f8b0;  1 drivers
v00000000031deda0_0 .net "rst_i", 0 0, L_0000000002c5fca0;  1 drivers
v00000000031dfe80_0 .var "sbiterr_regs", 0 0;
S_00000000031aba20 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000031acc20;
 .timescale -12 -12;
E_000000000304d3e0 .event edge, v00000000031df660_0, v00000000031df480_0, v00000000031dfb60_0, v00000000031ddcc0_0;
S_00000000031acda0 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_00000000031acc20;
 .timescale -12 -12;
S_00000000031abba0 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031dff20_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v00000000031dff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.158, 8;
    %load/vec4 v00000000031e2e00_0;
    %assign/vec4 v00000000031e33a0_0, 100;
T_32.158 ;
    %end;
S_00000000031ac4a0 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031dffc0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v00000000031dffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.160, 8;
    %load/vec4 v00000000031e2b80_0;
    %assign/vec4 v00000000031e3120_0, 100;
T_33.160 ;
    %end;
S_00000000031e60c0 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031dd860_0 .var "addr", 12 0;
v00000000031dd900_0 .var "address", 12 0;
v00000000031dd9a0_0 .var "byte_en", 0 0;
v00000000031dda40_0 .var "current_contents", 0 0;
v00000000031ddae0_0 .var "data", 0 0;
v00000000031e1fa0_0 .var "inj_dbiterr", 0 0;
v00000000031e1640_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v00000000031dd860_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v00000000031dd900_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v00000000031dd900_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.162, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_00000000031ad260, "%0s WARNING: Address %0h is outside range for A Write", P_00000000031ad490, v00000000031dd860_0 {0 0 0};
    %jmp T_34.163;
T_34.162 ;
    %load/vec4 v00000000031ddae0_0;
    %store/vec4 v00000000031dda40_0, 0, 1;
    %load/vec4 v00000000031dda40_0;
    %load/vec4 v00000000031dd900_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v00000000031e2f40, 4, 0;
T_34.163 ;
    %end;
S_00000000031e6840 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_00000000031ac020;
 .timescale -12 -12;
v00000000031e0b00_0 .var "addr", 12 0;
v00000000031e10a0_0 .var "address", 12 0;
v00000000031e20e0_0 .var "byte_en", 0 0;
v00000000031e2040_0 .var "current_contents", 0 0;
v00000000031e2180_0 .var "data", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v00000000031e0b00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 13;
    %store/vec4 v00000000031e10a0_0, 0, 13;
    %pushi/vec4 8192, 0, 32;
    %load/vec4 v00000000031e10a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_35.164, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_00000000031ad260, "%0s WARNING: Address %0h is outside range for B Write", P_00000000031ad490, v00000000031e0b00_0 {0 0 0};
    %jmp T_35.165;
T_35.164 ;
    %load/vec4 v00000000031e2180_0;
    %store/vec4 v00000000031e2040_0, 0, 1;
    %load/vec4 v00000000031e2040_0;
    %load/vec4 v00000000031e10a0_0;
    %pad/u 45;
    %muli 1, 0, 45;
    %ix/vec4 4;
    %store/vec4a v00000000031e2f40, 4, 0;
T_35.165 ;
    %end;
S_00000000031e5c40 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_00000000031a9890;
 .timescale -12 -12;
E_000000000304eba0/0 .event edge, v00000000031d5340_0, v00000000031d53e0_0, v00000000031d5480_0, v00000000031d4bc0_0;
E_000000000304eba0/1 .event edge, v00000000031d5d40_0, v00000000031d8720_0, v00000000031d46c0_0, v00000000031d4120_0;
E_000000000304eba0 .event/or E_000000000304eba0/0, E_000000000304eba0/1;
S_00000000031e6240 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_00000000031a9890;
 .timescale -12 -12;
L_0000000002c5e490 .functor BUFZ 1, o00000000031455b8, C4<0>, C4<0>, C4<0>;
S_00000000031e57c0 .scope module, "u_insert0_ram" "insert0_ram" 7 267, 10 56 0, S_00000000030d71f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "ena"
    .port_info 2 /INPUT 1 "wea"
    .port_info 3 /INPUT 9 "addra"
    .port_info 4 /INPUT 8 "dina"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "rstb"
    .port_info 7 /INPUT 1 "enb"
    .port_info 8 /INPUT 9 "addrb"
    .port_info 9 /OUTPUT 8 "doutb"
v0000000003221450_0 .net "addra", 8 0, v0000000003223570_0;  1 drivers
v0000000003222f30_0 .net "addrb", 8 0, v00000000032241f0_2;  alias, 1 drivers
v0000000003223070_0 .net "clka", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000003223110_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000003220e10_0 .net "dina", 7 0, v0000000003225410_0;  1 drivers
v00000000032232f0_0 .net "doutb", 7 0, L_0000000003286010;  alias, 1 drivers
v0000000003220eb0_0 .net "ena", 0 0, v0000000003224010_0;  1 drivers
v0000000003223390_0 .net "enb", 0 0, v0000000003224f10_0;  1 drivers
v0000000003223430_0 .net "rstb", 0 0, L_0000000003287580;  1 drivers
L_000000000322e0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000003220cd0_0 .net "wea", 0 0, L_000000000322e0a8;  1 drivers
S_00000000031e5f40 .scope module, "inst" "blk_mem_gen_v8_4_1" 10 166, 5 3412 0, S_00000000031e57c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 1 "rsta"
    .port_info 2 /INPUT 1 "ena"
    .port_info 3 /INPUT 1 "regcea"
    .port_info 4 /INPUT 1 "wea"
    .port_info 5 /INPUT 9 "addra"
    .port_info 6 /INPUT 8 "dina"
    .port_info 7 /OUTPUT 8 "douta"
    .port_info 8 /INPUT 1 "clkb"
    .port_info 9 /INPUT 1 "rstb"
    .port_info 10 /INPUT 1 "enb"
    .port_info 11 /INPUT 1 "regceb"
    .port_info 12 /INPUT 1 "web"
    .port_info 13 /INPUT 9 "addrb"
    .port_info 14 /INPUT 8 "dinb"
    .port_info 15 /OUTPUT 8 "doutb"
    .port_info 16 /INPUT 1 "injectsbiterr"
    .port_info 17 /INPUT 1 "injectdbiterr"
    .port_info 18 /OUTPUT 1 "sbiterr"
    .port_info 19 /OUTPUT 1 "dbiterr"
    .port_info 20 /OUTPUT 9 "rdaddrecc"
    .port_info 21 /INPUT 1 "eccpipece"
    .port_info 22 /INPUT 1 "sleep"
    .port_info 23 /INPUT 1 "deepsleep"
    .port_info 24 /INPUT 1 "shutdown"
    .port_info 25 /OUTPUT 1 "rsta_busy"
    .port_info 26 /OUTPUT 1 "rstb_busy"
    .port_info 27 /INPUT 1 "s_aclk"
    .port_info 28 /INPUT 1 "s_aresetn"
    .port_info 29 /INPUT 4 "s_axi_awid"
    .port_info 30 /INPUT 32 "s_axi_awaddr"
    .port_info 31 /INPUT 8 "s_axi_awlen"
    .port_info 32 /INPUT 3 "s_axi_awsize"
    .port_info 33 /INPUT 2 "s_axi_awburst"
    .port_info 34 /INPUT 1 "s_axi_awvalid"
    .port_info 35 /OUTPUT 1 "s_axi_awready"
    .port_info 36 /INPUT 8 "s_axi_wdata"
    .port_info 37 /INPUT 1 "s_axi_wstrb"
    .port_info 38 /INPUT 1 "s_axi_wlast"
    .port_info 39 /INPUT 1 "s_axi_wvalid"
    .port_info 40 /OUTPUT 1 "s_axi_wready"
    .port_info 41 /OUTPUT 4 "s_axi_bid"
    .port_info 42 /OUTPUT 2 "s_axi_bresp"
    .port_info 43 /OUTPUT 1 "s_axi_bvalid"
    .port_info 44 /INPUT 1 "s_axi_bready"
    .port_info 45 /INPUT 4 "s_axi_arid"
    .port_info 46 /INPUT 32 "s_axi_araddr"
    .port_info 47 /INPUT 8 "s_axi_arlen"
    .port_info 48 /INPUT 3 "s_axi_arsize"
    .port_info 49 /INPUT 2 "s_axi_arburst"
    .port_info 50 /INPUT 1 "s_axi_arvalid"
    .port_info 51 /OUTPUT 1 "s_axi_arready"
    .port_info 52 /OUTPUT 4 "s_axi_rid"
    .port_info 53 /OUTPUT 8 "s_axi_rdata"
    .port_info 54 /OUTPUT 2 "s_axi_rresp"
    .port_info 55 /OUTPUT 1 "s_axi_rlast"
    .port_info 56 /OUTPUT 1 "s_axi_rvalid"
    .port_info 57 /INPUT 1 "s_axi_rready"
    .port_info 58 /INPUT 1 "s_axi_injectsbiterr"
    .port_info 59 /INPUT 1 "s_axi_injectdbiterr"
    .port_info 60 /OUTPUT 1 "s_axi_sbiterr"
    .port_info 61 /OUTPUT 1 "s_axi_dbiterr"
    .port_info 62 /OUTPUT 9 "s_axi_rdaddrecc"
P_00000000031f7220 .param/l "AXI_FULL_MEMORY_SLAVE" 1 5 3926, +C4<00000000000000000000000000000001>;
P_00000000031f7258 .param/l "C_ADDRA_WIDTH" 0 5 3448, +C4<00000000000000000000000000001001>;
P_00000000031f7290 .param/l "C_ADDRB_WIDTH" 0 5 3462, +C4<00000000000000000000000000001001>;
P_00000000031f72c8 .param/l "C_ALGORITHM" 0 5 3427, +C4<00000000000000000000000000000001>;
P_00000000031f7300 .param/l "C_AXI_ADDR_WIDTH" 1 5 3928, +C4<000000000000000000000000000001001>;
P_00000000031f7338 .param/l "C_AXI_ADDR_WIDTH_LSB" 1 5 3941, +C4<00000000000000000000000000000000>;
P_00000000031f7370 .param/l "C_AXI_ADDR_WIDTH_MSB" 1 5 3927, +C4<000000000000000000000000000001001>;
P_00000000031f73a8 .param/l "C_AXI_ID_WIDTH" 0 5 3424, +C4<00000000000000000000000000000100>;
P_00000000031f73e0 .param/l "C_AXI_OS_WR" 1 5 3942, +C4<00000000000000000000000000000010>;
P_00000000031f7418 .param/l "C_AXI_PAYLOAD" 1 5 3836, +C4<0000000000000000000000000000000111>;
P_00000000031f7450 .param/l "C_AXI_SLAVE_TYPE" 0 5 3422, +C4<00000000000000000000000000000000>;
P_00000000031f7488 .param/l "C_AXI_TYPE" 0 5 3421, +C4<00000000000000000000000000000001>;
P_00000000031f74c0 .param/l "C_BYTE_SIZE" 0 5 3426, +C4<00000000000000000000000000001001>;
P_00000000031f74f8 .param/l "C_COMMON_CLK" 0 5 3475, +C4<00000000000000000000000000000000>;
P_00000000031f7530 .param/str "C_CORENAME" 0 5 3413, "blk_mem_gen_v8_4_1";
P_00000000031f7568 .param/str "C_COUNT_18K_BRAM" 0 5 3485, "1";
P_00000000031f75a0 .param/str "C_COUNT_36K_BRAM" 0 5 3484, "0";
P_00000000031f75d8 .param/str "C_CTRL_ECC_ALGO" 0 5 3419, "NONE";
P_00000000031f7610 .param/str "C_DEFAULT_DATA" 0 5 3433, "0";
P_00000000031f7648 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 3476, +C4<00000000000000000000000000000000>;
P_00000000031f7680 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 3487, +C4<00000000000000000000000000000000>;
P_00000000031f76b8 .param/str "C_ELABORATION_DIR" 0 5 3416, "./";
P_00000000031f76f0 .param/l "C_ENABLE_32BIT_ADDRESS" 0 5 3420, +C4<00000000000000000000000000000000>;
P_00000000031f7728 .param/l "C_EN_DEEPSLEEP_PIN" 0 5 3481, +C4<00000000000000000000000000000000>;
P_00000000031f7760 .param/l "C_EN_ECC_PIPE" 0 5 3472, +C4<00000000000000000000000000000000>;
P_00000000031f7798 .param/l "C_EN_RDADDRA_CHG" 0 5 3479, +C4<00000000000000000000000000000000>;
P_00000000031f77d0 .param/l "C_EN_RDADDRB_CHG" 0 5 3480, +C4<00000000000000000000000000000000>;
P_00000000031f7808 .param/l "C_EN_SAFETY_CKT" 0 5 3483, +C4<00000000000000000000000000000000>;
P_00000000031f7840 .param/l "C_EN_SHUTDOWN_PIN" 0 5 3482, +C4<00000000000000000000000000000000>;
P_00000000031f7878 .param/l "C_EN_SLEEP_PIN" 0 5 3477, +C4<00000000000000000000000000000000>;
P_00000000031f78b0 .param/str "C_EST_POWER_SUMMARY" 0 5 3486, "Estimated Power for IP     :     2.68455 mW";
P_00000000031f78e8 .param/str "C_FAMILY" 0 5 3414, "virtex7";
P_00000000031f7920 .param/l "C_HAS_AXI_ID" 0 5 3423, +C4<00000000000000000000000000000000>;
P_00000000031f7958 .param/l "C_HAS_ENA" 0 5 3439, +C4<00000000000000000000000000000001>;
P_00000000031f7990 .param/l "C_HAS_ENB" 0 5 3453, +C4<00000000000000000000000000000001>;
P_00000000031f79c8 .param/l "C_HAS_INJECTERR" 0 5 3473, +C4<00000000000000000000000000000000>;
P_00000000031f7a00 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 3463, +C4<00000000000000000000000000000000>;
P_00000000031f7a38 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 3464, +C4<00000000000000000000000000000001>;
P_00000000031f7a70 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 3465, +C4<00000000000000000000000000000000>;
P_00000000031f7aa8 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 3466, +C4<00000000000000000000000000000000>;
P_00000000031f7ae0 .param/l "C_HAS_REGCEA" 0 5 3440, +C4<00000000000000000000000000000000>;
P_00000000031f7b18 .param/l "C_HAS_REGCEB" 0 5 3454, +C4<00000000000000000000000000000000>;
P_00000000031f7b50 .param/l "C_HAS_RSTA" 0 5 3435, +C4<00000000000000000000000000000000>;
P_00000000031f7b88 .param/l "C_HAS_RSTB" 0 5 3449, +C4<00000000000000000000000000000001>;
P_00000000031f7bc0 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 3467, +C4<00000000000000000000000000000000>;
P_00000000031f7bf8 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 3468, +C4<00000000000000000000000000000000>;
P_00000000031f7c30 .param/str "C_INITA_VAL" 0 5 3438, "0";
P_00000000031f7c68 .param/str "C_INITB_VAL" 0 5 3452, "0";
P_00000000031f7ca0 .param/str "C_INIT_FILE" 0 5 3431, "insert0_ram.mem";
P_00000000031f7cd8 .param/str "C_INIT_FILE_NAME" 0 5 3430, "no_coe_file_loaded";
P_00000000031f7d10 .param/l "C_INTERFACE_TYPE" 0 5 3417, +C4<00000000000000000000000000000000>;
P_00000000031f7d48 .param/l "C_LOAD_INIT_FILE" 0 5 3429, +C4<00000000000000000000000000000000>;
P_00000000031f7d80 .param/l "C_MEM_TYPE" 0 5 3425, +C4<00000000000000000000000000000001>;
P_00000000031f7db8 .param/l "C_MUX_PIPELINE_STAGES" 0 5 3469, +C4<00000000000000000000000000000000>;
P_00000000031f7df0 .param/l "C_PRIM_TYPE" 0 5 3428, +C4<00000000000000000000000000000001>;
P_00000000031f7e28 .param/l "C_READ_DEPTH_A" 0 5 3447, +C4<00000000000000000000001000000000>;
P_00000000031f7e60 .param/l "C_READ_DEPTH_B" 0 5 3461, +C4<00000000000000000000001000000000>;
P_00000000031f7e98 .param/l "C_READ_WIDTH_A" 0 5 3445, +C4<00000000000000000000000000001000>;
P_00000000031f7ed0 .param/l "C_READ_WIDTH_B" 0 5 3459, +C4<00000000000000000000000000001000>;
P_00000000031f7f08 .param/l "C_RSTRAM_A" 0 5 3437, +C4<00000000000000000000000000000000>;
P_00000000031f7f40 .param/l "C_RSTRAM_B" 0 5 3451, +C4<00000000000000000000000000000000>;
P_00000000031f7f78 .param/str "C_RST_PRIORITY_A" 0 5 3436, "CE";
P_00000000031f7fb0 .param/str "C_RST_PRIORITY_B" 0 5 3450, "CE";
P_00000000031f7fe8 .param/str "C_SIM_COLLISION_CHECK" 0 5 3474, "ALL";
P_00000000031f8020 .param/l "C_USE_BRAM_BLOCK" 0 5 3418, +C4<00000000000000000000000000000000>;
P_00000000031f8058 .param/l "C_USE_BYTE_WEA" 0 5 3441, +C4<00000000000000000000000000000000>;
P_00000000031f8090 .param/l "C_USE_BYTE_WEB" 0 5 3455, +C4<00000000000000000000000000000000>;
P_00000000031f80c8 .param/l "C_USE_DEFAULT_DATA" 0 5 3432, +C4<00000000000000000000000000000000>;
P_00000000031f8100 .param/l "C_USE_ECC" 0 5 3471, +C4<00000000000000000000000000000000>;
P_00000000031f8138 .param/l "C_USE_SOFTECC" 0 5 3470, +C4<00000000000000000000000000000000>;
P_00000000031f8170 .param/l "C_USE_URAM" 0 5 3478, +C4<00000000000000000000000000000000>;
P_00000000031f81a8 .param/l "C_WEA_WIDTH" 0 5 3442, +C4<00000000000000000000000000000001>;
P_00000000031f81e0 .param/l "C_WEB_WIDTH" 0 5 3456, +C4<00000000000000000000000000000001>;
P_00000000031f8218 .param/l "C_WRITE_DEPTH_A" 0 5 3446, +C4<00000000000000000000001000000000>;
P_00000000031f8250 .param/l "C_WRITE_DEPTH_B" 0 5 3460, +C4<00000000000000000000001000000000>;
P_00000000031f8288 .param/str "C_WRITE_MODE_A" 0 5 3443, "NO_CHANGE";
P_00000000031f82c0 .param/str "C_WRITE_MODE_B" 0 5 3457, "WRITE_FIRST";
P_00000000031f82f8 .param/l "C_WRITE_WIDTH_A" 0 5 3444, +C4<00000000000000000000000000001000>;
P_00000000031f8330 .param/l "C_WRITE_WIDTH_B" 0 5 3458, +C4<00000000000000000000000000001000>;
P_00000000031f8368 .param/str "C_XDEVICEFAMILY" 0 5 3415, "virtex7";
P_00000000031f83a0 .param/l "FLOP_DELAY" 1 5 3809, +C4<00000000000000000000000001100100>;
P_00000000031f83d8 .param/l "LOWER_BOUND_VAL" 1 5 3940, +C4<00000000000000000000000000000000>;
L_0000000003281b20 .functor BUFZ 1, L_000000000322e0a8, C4<0>, C4<0>, C4<0>;
L_0000000003282060 .functor BUFZ 9, v0000000003223570_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_00000000032809a0 .functor BUFZ 8, v0000000003225410_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322d838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281500 .functor BUFZ 1, L_000000000322d838, C4<0>, C4<0>, C4<0>;
L_0000000003281960 .functor BUFZ 9, v00000000032241f0_2, C4<000000000>, C4<000000000>, C4<000000000>;
L_000000000322d880 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000003280a80 .functor BUFZ 8, L_000000000322d880, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322db08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000003281c00 .functor BUFZ 4, L_000000000322db08, C4<0000>, C4<0000>, C4<0000>;
L_000000000322db50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_00000000032819d0 .functor BUFZ 32, L_000000000322db50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000322db98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000003281c70 .functor BUFZ 8, L_000000000322db98, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322dbe0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_00000000032820d0 .functor BUFZ 3, L_000000000322dbe0, C4<000>, C4<000>, C4<000>;
L_000000000322dc28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_00000000032864e0 .functor BUFZ 2, L_000000000322dc28, C4<00>, C4<00>, C4<00>;
L_000000000322dcb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0000000003286940 .functor BUFZ 8, L_000000000322dcb8, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322dd00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003287190 .functor BUFZ 1, L_000000000322dd00, C4<0>, C4<0>, C4<0>;
L_000000000322de20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0000000003287430 .functor BUFZ 4, L_000000000322de20, C4<0000>, C4<0000>, C4<0000>;
L_000000000322de68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0000000003286550 .functor BUFZ 32, L_000000000322de68, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000322deb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_00000000032872e0 .functor BUFZ 8, L_000000000322deb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322def8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0000000003286320 .functor BUFZ 3, L_000000000322def8, C4<000>, C4<000>, C4<000>;
L_000000000322df40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000000003286c50 .functor BUFZ 2, L_000000000322df40, C4<00>, C4<00>, C4<00>;
L_00000000032873c0 .functor BUFZ 1, v0000000003227170_0, C4<0>, C4<0>, C4<0>;
L_000000000322d760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286cc0 .functor BUFZ 1, L_000000000322d760, C4<0>, C4<0>, C4<0>;
L_0000000003286400 .functor BUFZ 1, v0000000003224010_0, C4<0>, C4<0>, C4<0>;
L_000000000322d7a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003287270 .functor BUFZ 1, L_000000000322d7a8, C4<0>, C4<0>, C4<0>;
L_0000000003286a20 .functor BUFZ 1, v0000000003227170_0, C4<0>, C4<0>, C4<0>;
L_00000000032867f0 .functor BUFZ 1, L_0000000003287580, C4<0>, C4<0>, C4<0>;
L_0000000003287200 .functor BUFZ 1, v0000000003224f10_0, C4<0>, C4<0>, C4<0>;
L_000000000322d7f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000032866a0 .functor BUFZ 1, L_000000000322d7f0, C4<0>, C4<0>, C4<0>;
L_000000000322d8c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000032865c0 .functor BUFZ 1, L_000000000322d8c8, C4<0>, C4<0>, C4<0>;
L_000000000322d910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286710 .functor BUFZ 1, L_000000000322d910, C4<0>, C4<0>, C4<0>;
L_000000000322d958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003285fa0 .functor BUFZ 1, L_000000000322d958, C4<0>, C4<0>, C4<0>;
L_000000000322d9a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286e10 .functor BUFZ 1, L_000000000322d9a0, C4<0>, C4<0>, C4<0>;
L_000000000322cdd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286860 .functor BUFZ 1, L_000000000322cdd0, C4<0>, C4<0>, C4<0>;
L_000000000322ce18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003285d70 .functor BUFZ 1, L_000000000322ce18, C4<0>, C4<0>, C4<0>;
L_000000000322da78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000032877b0 .functor BUFZ 1, L_000000000322da78, C4<0>, C4<0>, C4<0>;
L_000000000322dac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286390 .functor BUFZ 1, L_000000000322dac0, C4<0>, C4<0>, C4<0>;
L_000000000322dc70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003287890 .functor BUFZ 1, L_000000000322dc70, C4<0>, C4<0>, C4<0>;
o000000000314b858 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000032860f0 .functor BUFZ 1, o000000000314b858, C4<0>, C4<0>, C4<0>;
L_000000000322dd48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000032870b0 .functor BUFZ 1, L_000000000322dd48, C4<0>, C4<0>, C4<0>;
L_000000000322dd90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286a90 .functor BUFZ 1, L_000000000322dd90, C4<0>, C4<0>, C4<0>;
o000000000314bbb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003285e50 .functor BUFZ 1, o000000000314bbb8, C4<0>, C4<0>, C4<0>;
o000000000314b978 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003286ef0 .functor BUFZ 1, o000000000314b978, C4<0>, C4<0>, C4<0>;
L_000000000322ddd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286780 .functor BUFZ 1, L_000000000322ddd8, C4<0>, C4<0>, C4<0>;
L_000000000322df88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000032874a0 .functor BUFZ 1, L_000000000322df88, C4<0>, C4<0>, C4<0>;
o000000000314b708 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000032868d0 .functor BUFZ 1, o000000000314b708, C4<0>, C4<0>, C4<0>;
L_0000000003287350 .functor BUFZ 1, L_0000000003208770, C4<0>, C4<0>, C4<0>;
L_0000000003287510 .functor BUFZ 1, L_0000000003282290, C4<0>, C4<0>, C4<0>;
L_000000000322dfd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000032861d0 .functor BUFZ 1, L_000000000322dfd0, C4<0>, C4<0>, C4<0>;
L_000000000322e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286d30 .functor BUFZ 1, L_000000000322e018, C4<0>, C4<0>, C4<0>;
L_000000000322e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003286e80 .functor BUFZ 1, L_000000000322e060, C4<0>, C4<0>, C4<0>;
o000000000314bb28 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003286160 .functor BUFZ 1, o000000000314bb28, C4<0>, C4<0>, C4<0>;
o000000000314b9a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000003287040 .functor BUFZ 1, o000000000314b9a8, C4<0>, C4<0>, C4<0>;
L_0000000003287660 .functor BUFZ 1, v000000000321cf90_0, C4<0>, C4<0>, C4<0>;
L_0000000003286630 .functor BUFZ 1, v000000000321d0d0_0, C4<0>, C4<0>, C4<0>;
L_0000000003286010 .functor BUFZ 8, v00000000031ebee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000032869b0 .functor BUFZ 8, v00000000031ed7e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000322ce60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
L_0000000003287740 .functor BUFZ 9, L_000000000322ce60, C4<000000000>, C4<000000000>, C4<000000000>;
o000000000314b8e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0000000003286f60 .functor BUFZ 4, o000000000314b8e8, C4<0000>, C4<0000>, C4<0000>;
o000000000314b948 .functor BUFZ 2, C4<zz>; HiZ drive
L_0000000003285f30 .functor BUFZ 2, o000000000314b948, C4<00>, C4<00>, C4<00>;
L_0000000003286b00 .functor BUFZ 4, L_000000000320a250, C4<0000>, C4<0000>, C4<0000>;
L_0000000003286b70 .functor BUFZ 8, L_00000000032818f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000003286fd0 .functor BUFZ 2, L_000000000320a430, C4<00>, C4<00>, C4<00>;
o000000000314ba38 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
L_0000000003287120 .functor BUFZ 9, o000000000314ba38, C4<000000000>, C4<000000000>, C4<000000000>;
v000000000321c090_0 .net "ADDRA", 8 0, L_0000000003282060;  1 drivers
v000000000321bff0_0 .net "ADDRB", 8 0, L_0000000003281960;  1 drivers
v000000000321cc70_0 .net "CLKA", 0 0, L_00000000032873c0;  1 drivers
v000000000321c3b0_0 .net "CLKB", 0 0, L_0000000003286a20;  1 drivers
v000000000321c450_0 .net "DBITERR", 0 0, L_000000000322ce18;  1 drivers
v000000000321d7b0_0 .net "DINA", 7 0, L_00000000032809a0;  1 drivers
v000000000321d2b0_0 .net "DINB", 7 0, L_0000000003280a80;  1 drivers
v000000000321cd10_0 .net "DOUTA", 7 0, v00000000031ed7e0_0;  1 drivers
v000000000321c810_0 .net "DOUTB", 7 0, v00000000031ebee0_0;  1 drivers
v000000000321c130_0 .net "ECCPIPECE", 0 0, L_0000000003285fa0;  1 drivers
v000000000321c9f0_0 .net "ENA", 0 0, L_0000000003286400;  1 drivers
v000000000321e2f0_0 .net "ENA_I_SAFE", 0 0, v000000000321ee30_0;  1 drivers
v000000000321cb30_0 .var "ENA_dly", 0 0;
v000000000321df30_0 .var "ENA_dly_D", 0 0;
v000000000321dcb0_0 .var "ENA_dly_reg", 0 0;
v000000000321d030_0 .var "ENA_dly_reg_D", 0 0;
v000000000321c8b0_0 .net "ENB", 0 0, L_0000000003287200;  1 drivers
v000000000321dfd0_0 .net "ENB_I_SAFE", 0 0, L_0000000003280fc0;  1 drivers
v000000000321c270_0 .var "ENB_dly", 0 0;
v000000000321d350_0 .var "ENB_dly_D", 0 0;
v000000000321cbd0_0 .var "ENB_dly_reg", 0 0;
v000000000321e390_0 .var "ENB_dly_reg_D", 0 0;
v000000000321e070_0 .net "INJECTDBITERR", 0 0, L_0000000003286710;  1 drivers
v000000000321c4f0_0 .net "INJECTSBITERR", 0 0, L_00000000032865c0;  1 drivers
v000000000321cdb0_0 .var "POR_A", 0 0;
v000000000321c950_0 .var "POR_B", 0 0;
v000000000321db70_0 .net "RDADDRECC", 8 0, L_000000000322ce60;  1 drivers
v000000000321bf50_0 .net "REGCEA", 0 0, L_0000000003287270;  1 drivers
v000000000321d5d0_0 .net "REGCEB", 0 0, L_00000000032866a0;  1 drivers
v000000000321ca90_0 .net "RSTA", 0 0, L_0000000003286cc0;  1 drivers
v000000000321cf90_0 .var "RSTA_BUSY", 0 0;
v000000000321e110_0 .net "RSTA_I_SAFE", 0 0, v000000000321f3d0_0;  1 drivers
v000000000321c310_0 .var "RSTA_SHFT_REG", 4 0;
v000000000321d850_0 .net "RSTB", 0 0, L_00000000032867f0;  1 drivers
v000000000321d0d0_0 .var "RSTB_BUSY", 0 0;
v000000000321d170_0 .net "RSTB_I_SAFE", 0 0, L_0000000003280e00;  1 drivers
v000000000321e1b0_0 .var "RSTB_SHFT_REG", 4 0;
v000000000321d3f0_0 .net "SBITERR", 0 0, L_000000000322cdd0;  1 drivers
v000000000321d490_0 .net "SLEEP", 0 0, L_0000000003286e10;  1 drivers
v000000000321d670_0 .net "S_ACLK", 0 0, L_00000000032877b0;  1 drivers
v000000000321d710_0 .net "S_ARESETN", 0 0, L_0000000003286390;  1 drivers
v000000000321d8f0_0 .net "S_AXI_ARADDR", 31 0, L_0000000003286550;  1 drivers
v000000000321e250_0 .net "S_AXI_ARBURST", 1 0, L_0000000003286c50;  1 drivers
v000000000321da30_0 .net "S_AXI_ARID", 3 0, L_0000000003287430;  1 drivers
v000000000321dad0_0 .net "S_AXI_ARLEN", 7 0, L_00000000032872e0;  1 drivers
v000000000321e430_0 .net "S_AXI_ARREADY", 0 0, o000000000314b708;  0 drivers
v000000000321beb0_0 .net "S_AXI_ARSIZE", 2 0, L_0000000003286320;  1 drivers
v000000000321ecf0_0 .net "S_AXI_ARVALID", 0 0, L_00000000032874a0;  1 drivers
v000000000321e570_0 .net "S_AXI_AWADDR", 31 0, L_00000000032819d0;  1 drivers
v000000000321fe70_0 .net "S_AXI_AWBURST", 1 0, L_00000000032864e0;  1 drivers
v000000000321f290_0 .net "S_AXI_AWID", 3 0, L_0000000003281c00;  1 drivers
v000000000321f510_0 .net "S_AXI_AWLEN", 7 0, L_0000000003281c70;  1 drivers
v000000000321e930_0 .net "S_AXI_AWREADY", 0 0, o000000000314b858;  0 drivers
v0000000003220230_0 .net "S_AXI_AWSIZE", 2 0, L_00000000032820d0;  1 drivers
v000000000321e7f0_0 .net "S_AXI_AWVALID", 0 0, L_0000000003287890;  1 drivers
v0000000003220190_0 .net "S_AXI_BID", 3 0, o000000000314b8e8;  0 drivers
v000000000321ed90_0 .net "S_AXI_BREADY", 0 0, L_0000000003286780;  1 drivers
v000000000321fdd0_0 .net "S_AXI_BRESP", 1 0, o000000000314b948;  0 drivers
v00000000032207d0_0 .net "S_AXI_BVALID", 0 0, o000000000314b978;  0 drivers
v00000000032209b0_0 .net "S_AXI_DBITERR", 0 0, o000000000314b9a8;  0 drivers
v0000000003220a50_0 .net "S_AXI_INJECTDBITERR", 0 0, L_0000000003286e80;  1 drivers
v000000000321ef70_0 .net "S_AXI_INJECTSBITERR", 0 0, L_0000000003286d30;  1 drivers
v000000000321ff10_0 .net "S_AXI_RDADDRECC", 8 0, o000000000314ba38;  0 drivers
v000000000321f650_0 .net "S_AXI_RDATA", 7 0, L_00000000032818f0;  1 drivers
v000000000321f790_0 .net "S_AXI_RID", 3 0, L_000000000320a250;  1 drivers
v00000000032205f0_0 .net "S_AXI_RLAST", 0 0, L_0000000003208770;  1 drivers
v000000000321fd30_0 .net "S_AXI_RREADY", 0 0, L_00000000032861d0;  1 drivers
v0000000003220690_0 .net "S_AXI_RRESP", 1 0, L_000000000320a430;  1 drivers
v000000000321f5b0_0 .net "S_AXI_RVALID", 0 0, L_0000000003282290;  1 drivers
v000000000321f0b0_0 .net "S_AXI_SBITERR", 0 0, o000000000314bb28;  0 drivers
v000000000321e610_0 .net "S_AXI_WDATA", 7 0, L_0000000003286940;  1 drivers
v0000000003220410_0 .net "S_AXI_WLAST", 0 0, L_00000000032870b0;  1 drivers
v00000000032204b0_0 .net "S_AXI_WREADY", 0 0, o000000000314bbb8;  0 drivers
v000000000321fab0_0 .net "S_AXI_WSTRB", 0 0, L_0000000003287190;  1 drivers
v000000000321e9d0_0 .net "S_AXI_WVALID", 0 0, L_0000000003286a90;  1 drivers
v0000000003220af0_0 .net "WEA", 0 0, L_0000000003281b20;  1 drivers
v000000000321f6f0_0 .net "WEB", 0 0, L_0000000003281500;  1 drivers
L_000000000322d718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000321ec50_0 .net "WEB_parameterized", 0 0, L_000000000322d718;  1 drivers
v000000000321eb10_0 .net "addra", 8 0, v0000000003223570_0;  alias, 1 drivers
v000000000321ea70_0 .var "addra_in", 8 0;
v000000000321eed0_0 .net "addrb", 8 0, v00000000032241f0_2;  alias, 1 drivers
v0000000003220b90_0 .net "clka", 0 0, v0000000003227170_0;  alias, 1 drivers
v0000000003220370_0 .net "clkb", 0 0, v0000000003227170_0;  alias, 1 drivers
v000000000321f830_0 .net "dbiterr", 0 0, L_0000000003285d70;  1 drivers
L_000000000322d9e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000321ebb0_0 .net "deepsleep", 0 0, L_000000000322d9e8;  1 drivers
v000000000321f8d0_0 .net "dina", 7 0, v0000000003225410_0;  alias, 1 drivers
v000000000321f010_0 .var "dina_in", 7 0;
v0000000003220c30_0 .net "dinb", 7 0, L_000000000322d880;  1 drivers
v000000000321f970_0 .net "douta", 7 0, L_00000000032869b0;  1 drivers
v000000000321e6b0_0 .net "doutb", 7 0, L_0000000003286010;  alias, 1 drivers
v000000000321e4d0_0 .net "eccpipece", 0 0, L_000000000322d958;  1 drivers
v000000000321fa10_0 .net "ena", 0 0, v0000000003224010_0;  alias, 1 drivers
v000000000321ee30_0 .var "ena_in", 0 0;
v000000000321e750_0 .net "enb", 0 0, v0000000003224f10_0;  alias, 1 drivers
v000000000321ffb0_0 .net "injectdbiterr", 0 0, L_000000000322d910;  1 drivers
v000000000321fb50_0 .var "injectdbiterr_in", 0 0;
v000000000321fbf0_0 .net "injectsbiterr", 0 0, L_000000000322d8c8;  1 drivers
v0000000003220870_0 .var "injectsbiterr_in", 0 0;
v00000000032200f0_0 .net "m_axi_payload_c", 6 0, v00000000031e9f00_0;  1 drivers
v0000000003220550_0 .var "ram_rstram_a_busy", 0 0;
v000000000321fc90_0 .var "ram_rstram_b_busy", 0 0;
v000000000321f150_0 .var "ram_rstreg_a_busy", 0 0;
v00000000032202d0_0 .var "ram_rstreg_b_busy", 0 0;
v0000000003220730_0 .net "rdaddrecc", 8 0, L_0000000003287740;  1 drivers
v0000000003220050_0 .net "regcea", 0 0, L_000000000322d7a8;  1 drivers
v000000000321f330_0 .var "regcea_in", 0 0;
v000000000321e890_0 .net "regceb", 0 0, L_000000000322d7f0;  1 drivers
v0000000003220910_0 .net "regceb_c", 0 0, L_0000000003281260;  1 drivers
v000000000321f1f0_0 .net "rsta", 0 0, L_000000000322d760;  1 drivers
v000000000321f470_0 .net "rsta_busy", 0 0, L_0000000003287660;  1 drivers
v000000000321f3d0_0 .var "rsta_in", 0 0;
v0000000003222b70_0 .net "rstb", 0 0, L_0000000003287580;  alias, 1 drivers
v0000000003221770_0 .net "rstb_busy", 0 0, L_0000000003286630;  1 drivers
v0000000003222ad0_0 .net "s_aclk", 0 0, L_000000000322da78;  1 drivers
v0000000003221090_0 .net "s_aresetn", 0 0, L_000000000322dac0;  1 drivers
o0000000003147d18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032222b0_0 .net "s_aresetn_a_c", 0 0, o0000000003147d18;  0 drivers
v0000000003222350_0 .net "s_axi_araddr", 31 0, L_000000000322de68;  1 drivers
v00000000032228f0_0 .net "s_axi_arburst", 1 0, L_000000000322df40;  1 drivers
v00000000032218b0_0 .net "s_axi_arid", 3 0, L_000000000322de20;  1 drivers
v00000000032227b0_0 .net "s_axi_arlen", 7 0, L_000000000322deb0;  1 drivers
v0000000003221310_0 .net "s_axi_arready", 0 0, L_00000000032868d0;  1 drivers
v0000000003221bd0_0 .net "s_axi_arsize", 2 0, L_000000000322def8;  1 drivers
v0000000003221270_0 .net "s_axi_arvalid", 0 0, L_000000000322df88;  1 drivers
v0000000003222c10_0 .net "s_axi_awaddr", 31 0, L_000000000322db50;  1 drivers
v00000000032223f0_0 .net "s_axi_awburst", 1 0, L_000000000322dc28;  1 drivers
v0000000003221590_0 .net "s_axi_awid", 3 0, L_000000000322db08;  1 drivers
v0000000003222670_0 .net "s_axi_awlen", 7 0, L_000000000322db98;  1 drivers
v0000000003221f90_0 .net "s_axi_awready", 0 0, L_00000000032860f0;  1 drivers
v0000000003222e90_0 .net "s_axi_awsize", 2 0, L_000000000322dbe0;  1 drivers
v0000000003222490_0 .net "s_axi_awvalid", 0 0, L_000000000322dc70;  1 drivers
v0000000003221630_0 .net "s_axi_bid", 3 0, L_0000000003286f60;  1 drivers
v0000000003221c70_0 .net "s_axi_bready", 0 0, L_000000000322ddd8;  1 drivers
v00000000032214f0_0 .net "s_axi_bresp", 1 0, L_0000000003285f30;  1 drivers
v0000000003222cb0_0 .net "s_axi_bvalid", 0 0, L_0000000003286ef0;  1 drivers
v0000000003222710_0 .net "s_axi_dbiterr", 0 0, L_0000000003287040;  1 drivers
v00000000032220d0_0 .net "s_axi_injectdbiterr", 0 0, L_000000000322e060;  1 drivers
v0000000003222210_0 .net "s_axi_injectsbiterr", 0 0, L_000000000322e018;  1 drivers
o0000000003147e68 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000003221d10_0 .net "s_axi_payload_c", 6 0, o0000000003147e68;  0 drivers
v0000000003221130_0 .net "s_axi_rdaddrecc", 8 0, L_0000000003287120;  1 drivers
v0000000003220d70_0 .net "s_axi_rdata", 7 0, L_0000000003286b70;  1 drivers
o000000000314c668 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000003221950_0 .net "s_axi_rdata_c", 7 0, o000000000314c668;  0 drivers
v0000000003222170_0 .net "s_axi_rid", 3 0, L_0000000003286b00;  1 drivers
o000000000314c6c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000032225d0_0 .net "s_axi_rid_c", 3 0, o000000000314c6c8;  0 drivers
v0000000003222fd0_0 .net "s_axi_rlast", 0 0, L_0000000003287350;  1 drivers
o000000000314c728 .functor BUFZ 1, C4<z>; HiZ drive
v00000000032231b0_0 .net "s_axi_rlast_c", 0 0, o000000000314c728;  0 drivers
v0000000003223250_0 .net "s_axi_rready", 0 0, L_000000000322dfd0;  1 drivers
v0000000003221810_0 .net "s_axi_rready_c", 0 0, L_0000000003281340;  1 drivers
v0000000003222850_0 .net "s_axi_rresp", 1 0, L_0000000003286fd0;  1 drivers
o000000000314c7b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000003221e50_0 .net "s_axi_rresp_c", 1 0, o000000000314c7b8;  0 drivers
v0000000003222030_0 .net "s_axi_rvalid", 0 0, L_0000000003287510;  1 drivers
o0000000003147ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003222a30_0 .net "s_axi_rvalid_c", 0 0, o0000000003147ef8;  0 drivers
v0000000003221db0_0 .net "s_axi_sbiterr", 0 0, L_0000000003286160;  1 drivers
v0000000003222990_0 .net "s_axi_wdata", 7 0, L_000000000322dcb8;  1 drivers
v0000000003222530_0 .net "s_axi_wlast", 0 0, L_000000000322dd48;  1 drivers
v0000000003221ef0_0 .net "s_axi_wready", 0 0, L_0000000003285e50;  1 drivers
v0000000003222d50_0 .net "s_axi_wstrb", 0 0, L_000000000322dd00;  1 drivers
v00000000032219f0_0 .net "s_axi_wvalid", 0 0, L_000000000322dd90;  1 drivers
v00000000032211d0_0 .net "sbiterr", 0 0, L_0000000003286860;  1 drivers
L_000000000322da30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000032216d0_0 .net "shutdown", 0 0, L_000000000322da30;  1 drivers
v0000000003221a90_0 .net "sleep", 0 0, L_000000000322d9a0;  1 drivers
v00000000032213b0_0 .net "wea", 0 0, L_000000000322e0a8;  alias, 1 drivers
v0000000003222df0_0 .var "wea_in", 0 0;
v0000000003221b30_0 .net "web", 0 0, L_000000000322d838;  1 drivers
L_000000000320a250 .part v00000000031e9f00_0, 3, 4;
L_000000000320a430 .part v00000000031e9f00_0, 1, 2;
L_0000000003208770 .part v00000000031e9f00_0, 0, 1;
S_00000000031e54c0 .scope generate, "NO_SAFETY_CKT_GEN" "NO_SAFETY_CKT_GEN" 5 3980, 5 3980 0, S_00000000031e5f40;
 .timescale -12 -12;
L_0000000003280fc0 .functor BUFZ 1, L_0000000003287200, C4<0>, C4<0>, C4<0>;
L_0000000003280e00 .functor BUFZ 1, L_00000000032867f0, C4<0>, C4<0>, C4<0>;
S_00000000031e4a40 .scope function, "divroundup" "divroundup" 5 3915, 5 3915 0, S_00000000031e5f40;
 .timescale -12 -12;
v00000000031ea2c0_0 .var/i "data_value", 31 0;
v00000000031ea680_0 .var/i "div", 31 0;
v00000000031ea860_0 .var/i "divisor", 31 0;
v00000000031e9d20_0 .var/i "divroundup", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.divroundup ;
    %load/vec4 v00000000031ea2c0_0;
    %load/vec4 v00000000031ea860_0;
    %div/s;
    %store/vec4 v00000000031ea680_0, 0, 32;
    %load/vec4 v00000000031ea2c0_0;
    %load/vec4 v00000000031ea860_0;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.166, 4;
    %load/vec4 v00000000031ea680_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031ea680_0, 0, 32;
T_36.166 ;
    %load/vec4 v00000000031ea680_0;
    %store/vec4 v00000000031e9d20_0, 0, 32;
    %end;
S_00000000031e5dc0 .scope generate, "has_regceb" "has_regceb" 5 4312, 5 4312 0, S_00000000031e5f40;
 .timescale -12 -12;
L_0000000003281260 .functor AND 1, o0000000003147ef8, L_0000000003281340, C4<1>, C4<1>;
S_00000000031e51c0 .scope generate, "has_regs_fwd" "has_regs_fwd" 5 4340, 5 4340 0, S_00000000031e5f40;
 .timescale -12 -12;
S_00000000031e5040 .scope module, "axi_regs_inst" "blk_mem_axi_regs_fwd_v8_4" 5 4344, 5 1493 0, S_00000000031e51c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ACLK"
    .port_info 1 /INPUT 1 "ARESET"
    .port_info 2 /INPUT 1 "S_VALID"
    .port_info 3 /OUTPUT 1 "S_READY"
    .port_info 4 /INPUT 7 "S_PAYLOAD_DATA"
    .port_info 5 /OUTPUT 1 "M_VALID"
    .port_info 6 /INPUT 1 "M_READY"
    .port_info 7 /OUTPUT 7 "M_PAYLOAD_DATA"
P_000000000304d3a0 .param/l "C_DATA_WIDTH" 0 5 1494, +C4<0000000000000000000000000000000111>;
L_0000000003281340 .functor BUFZ 1, L_0000000003281490, C4<0>, C4<0>, C4<0>;
L_0000000003282290 .functor BUFZ 1, v00000000031eb760_0, C4<0>, C4<0>, C4<0>;
L_00000000032816c0 .functor OR 1, L_00000000032861d0, L_0000000003207d70, C4<0>, C4<0>;
L_0000000003281490 .functor AND 1, L_00000000032816c0, L_000000000320b1f0, C4<1>, C4<1>;
v00000000031e9e60_0 .net "ACLK", 0 0, L_00000000032877b0;  alias, 1 drivers
v00000000031eafe0_0 .net "ARESET", 0 0, o0000000003147d18;  alias, 0 drivers
v00000000031eb260_0 .var "ARESET_D", 1 0;
v00000000031e9f00_0 .var "M_PAYLOAD_DATA", 6 0;
v00000000031eb580_0 .net "M_READY", 0 0, L_00000000032861d0;  alias, 1 drivers
v00000000031eb080_0 .net "M_VALID", 0 0, L_0000000003282290;  alias, 1 drivers
v00000000031eb760_0 .var "M_VALID_I", 0 0;
v00000000031e9fa0_0 .var "STORAGE_DATA", 6 0;
v00000000031eb440_0 .net "S_PAYLOAD_DATA", 6 0, o0000000003147e68;  alias, 0 drivers
v00000000031ea360_0 .net "S_READY", 0 0, L_0000000003281340;  alias, 1 drivers
v00000000031ea0e0_0 .net "S_READY_I", 0 0, L_0000000003281490;  1 drivers
v00000000031eb120_0 .net "S_VALID", 0 0, o0000000003147ef8;  alias, 0 drivers
v00000000031ea180_0 .net *"_s11", 0 0, L_000000000320b1f0;  1 drivers
v00000000031eb1c0_0 .net *"_s5", 0 0, L_0000000003207d70;  1 drivers
v00000000031e9780_0 .net *"_s6", 0 0, L_00000000032816c0;  1 drivers
v00000000031ea900_0 .net *"_s9", 0 0, L_0000000003207eb0;  1 drivers
E_000000000304e620/0 .event edge, v00000000031eb260_0;
E_000000000304e620/1 .event posedge, v00000000031e9e60_0;
E_000000000304e620 .event/or E_000000000304e620/0, E_000000000304e620/1;
E_000000000304ebe0 .event posedge, v00000000031e9e60_0;
E_000000000304f160/0 .event edge, v00000000031eafe0_0;
E_000000000304f160/1 .event posedge, v00000000031e9e60_0;
E_000000000304f160 .event/or E_000000000304f160/0, E_000000000304f160/1;
L_0000000003207d70 .reduce/nor v00000000031eb760_0;
L_0000000003207eb0 .reduce/or v00000000031eb260_0;
L_000000000320b1f0 .reduce/nor L_0000000003207eb0;
S_00000000031e63c0 .scope function, "log2int" "log2int" 5 3893, 5 3893 0, S_00000000031e5f40;
 .timescale -12 -12;
v00000000031ea400_0 .var/i "cnt", 31 0;
v00000000031eb800_0 .var/i "data_value", 31 0;
v00000000031ea4a0_0 .var/i "log2int", 31 0;
v00000000031ea540_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.log2int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031ea540_0, 0, 32;
    %load/vec4 v00000000031eb800_0;
    %store/vec4 v00000000031ea400_0, 0, 32;
    %load/vec4 v00000000031eb800_0;
    %store/vec4 v00000000031ea400_0, 0, 32;
T_37.168 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031ea400_0;
    %cmp/s;
    %jmp/0xz T_37.169, 5;
    %load/vec4 v00000000031ea540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031ea540_0, 0, 32;
    %load/vec4 v00000000031ea400_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %store/vec4 v00000000031ea400_0, 0, 32;
    %jmp T_37.168;
T_37.169 ;
    %load/vec4 v00000000031ea540_0;
    %store/vec4 v00000000031ea4a0_0, 0, 32;
    %end;
S_00000000031e5640 .scope function, "log2roundup" "log2roundup" 5 3873, 5 3873 0, S_00000000031e5f40;
 .timescale -12 -12;
v00000000031eb940_0 .var/i "cnt", 31 0;
v00000000031eb4e0_0 .var/i "data_value", 31 0;
v00000000031ea720_0 .var/i "log2roundup", 31 0;
v00000000031ea5e0_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031ea5e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031eb4e0_0;
    %cmp/s;
    %jmp/0xz  T_38.170, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031eb940_0, 0, 32;
T_38.172 ;
    %load/vec4 v00000000031eb940_0;
    %load/vec4 v00000000031eb4e0_0;
    %cmp/s;
    %jmp/0xz T_38.173, 5;
    %load/vec4 v00000000031ea5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031ea5e0_0, 0, 32;
    %load/vec4 v00000000031eb940_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000031eb940_0, 0, 32;
    %jmp T_38.172;
T_38.173 ;
T_38.170 ;
    %load/vec4 v00000000031ea5e0_0;
    %store/vec4 v00000000031ea720_0, 0, 32;
    %end;
S_00000000031e5940 .scope generate, "native_mem_module" "native_mem_module" 5 4092, 5 4092 0, S_00000000031e5f40;
 .timescale -12 -12;
S_00000000031e6540 .scope module, "blk_mem_gen_v8_4_1_inst" "blk_mem_gen_v8_4_1_mem_module" 5 4152, 5 1951 0, S_00000000031e5940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLKA"
    .port_info 1 /INPUT 1 "RSTA"
    .port_info 2 /INPUT 1 "ENA"
    .port_info 3 /INPUT 1 "REGCEA"
    .port_info 4 /INPUT 1 "WEA"
    .port_info 5 /INPUT 9 "ADDRA"
    .port_info 6 /INPUT 8 "DINA"
    .port_info 7 /OUTPUT 8 "DOUTA"
    .port_info 8 /INPUT 1 "CLKB"
    .port_info 9 /INPUT 1 "RSTB"
    .port_info 10 /INPUT 1 "ENB"
    .port_info 11 /INPUT 1 "REGCEB"
    .port_info 12 /INPUT 1 "WEB"
    .port_info 13 /INPUT 9 "ADDRB"
    .port_info 14 /INPUT 8 "DINB"
    .port_info 15 /OUTPUT 8 "DOUTB"
    .port_info 16 /INPUT 1 "INJECTSBITERR"
    .port_info 17 /INPUT 1 "INJECTDBITERR"
    .port_info 18 /INPUT 1 "ECCPIPECE"
    .port_info 19 /INPUT 1 "SLEEP"
    .port_info 20 /OUTPUT 1 "SBITERR"
    .port_info 21 /OUTPUT 1 "DBITERR"
    .port_info 22 /OUTPUT 9 "RDADDRECC"
P_0000000003200430 .param/l "ADDRFILE" 1 5 2177, C4<10000000000000000000000000000001>;
P_0000000003200468 .param/l "BYTE_SIZE" 1 5 2224, +C4<00000000000000000000000000001000>;
P_00000000032004a0 .param/l "CHKBIT_WIDTH" 1 5 2188, +C4<00000000000000000000000000000101>;
P_00000000032004d8 .param/l "COLLFILE" 1 5 2178, C4<10000000000000000000000000000001>;
P_0000000003200510 .param/l "COLL_DELAY" 1 5 2183, +C4<00000000000000000000000001100100>;
P_0000000003200548 .param/l "C_ADDRA_WIDTH" 0 5 1979, +C4<00000000000000000000000000001001>;
P_0000000003200580 .param/l "C_ADDRB_WIDTH" 0 5 1993, +C4<00000000000000000000000000001001>;
P_00000000032005b8 .param/l "C_ALGORITHM" 0 5 1958, +C4<00000000000000000000000000000001>;
P_00000000032005f0 .param/l "C_BYTE_SIZE" 0 5 1956, +C4<00000000000000000000000000001001>;
P_0000000003200628 .param/l "C_COMMON_CLK" 0 5 2005, +C4<00000000000000000000000000000000>;
P_0000000003200660 .param/str "C_CORENAME" 0 5 1952, "blk_mem_gen_v8_4_1";
P_0000000003200698 .param/str "C_DEFAULT_DATA" 0 5 1964, "0";
P_00000000032006d0 .param/l "C_DISABLE_WARN_BHV_COLL" 0 5 2007, +C4<00000000000000000000000000000000>;
P_0000000003200708 .param/l "C_DISABLE_WARN_BHV_RANGE" 0 5 2009, +C4<00000000000000000000000000000000>;
P_0000000003200740 .param/l "C_EN_ECC_PIPE" 0 5 2008, +C4<00000000000000000000000000000000>;
P_0000000003200778 .param/str "C_FAMILY" 0 5 1953, "virtex7";
P_00000000032007b0 .param/str "C_FAMILY_LOCALPARAM" 1 5 2286, "virtex7";
P_00000000032007e8 .param/l "C_HAS_ENA" 0 5 1970, +C4<00000000000000000000000000000001>;
P_0000000003200820 .param/l "C_HAS_ENB" 0 5 1984, +C4<00000000000000000000000000000001>;
P_0000000003200858 .param/l "C_HAS_INJECTERR" 0 5 2003, +C4<00000000000000000000000000000000>;
P_0000000003200890 .param/l "C_HAS_MEM_OUTPUT_REGS_A" 0 5 1994, +C4<00000000000000000000000000000000>;
P_00000000032008c8 .param/l "C_HAS_MEM_OUTPUT_REGS_B" 0 5 1995, +C4<00000000000000000000000000000001>;
P_0000000003200900 .param/l "C_HAS_MUX_OUTPUT_REGS_A" 0 5 1996, +C4<00000000000000000000000000000000>;
P_0000000003200938 .param/l "C_HAS_MUX_OUTPUT_REGS_B" 0 5 1997, +C4<00000000000000000000000000000000>;
P_0000000003200970 .param/l "C_HAS_REGCEA" 0 5 1971, +C4<00000000000000000000000000000000>;
P_00000000032009a8 .param/l "C_HAS_REGCEB" 0 5 1985, +C4<00000000000000000000000000000000>;
P_00000000032009e0 .param/l "C_HAS_RSTA" 0 5 1966, +C4<00000000000000000000000000000000>;
P_0000000003200a18 .param/l "C_HAS_RSTB" 0 5 1980, +C4<00000000000000000000000000000001>;
P_0000000003200a50 .param/l "C_HAS_SOFTECC_INPUT_REGS_A" 0 5 1998, +C4<00000000000000000000000000000000>;
P_0000000003200a88 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1999, +C4<00000000000000000000000000000000>;
P_0000000003200ac0 .param/str "C_INITA_VAL" 0 5 1969, "0";
P_0000000003200af8 .param/str "C_INITB_VAL" 0 5 1983, "0";
P_0000000003200b30 .param/str "C_INIT_FILE" 0 5 1962, "insert0_ram.mem";
P_0000000003200b68 .param/str "C_INIT_FILE_NAME" 0 5 1961, "no_coe_file_loaded";
P_0000000003200ba0 .param/l "C_LOAD_INIT_FILE" 0 5 1960, +C4<00000000000000000000000000000000>;
P_0000000003200bd8 .param/l "C_MEM_TYPE" 0 5 1955, +C4<00000000000000000000000000000001>;
P_0000000003200c10 .param/l "C_MUX_PIPELINE_STAGES" 0 5 2000, +C4<00000000000000000000000000000000>;
P_0000000003200c48 .param/l "C_PRIM_TYPE" 0 5 1959, +C4<00000000000000000000000000000001>;
P_0000000003200c80 .param/l "C_READ_DEPTH_A" 0 5 1978, +C4<00000000000000000000001000000000>;
P_0000000003200cb8 .param/l "C_READ_DEPTH_B" 0 5 1992, +C4<00000000000000000000001000000000>;
P_0000000003200cf0 .param/l "C_READ_WIDTH_A" 0 5 1976, +C4<00000000000000000000000000001000>;
P_0000000003200d28 .param/l "C_READ_WIDTH_B" 0 5 1990, +C4<00000000000000000000000000001000>;
P_0000000003200d60 .param/l "C_RSTRAM_A" 0 5 1968, +C4<00000000000000000000000000000000>;
P_0000000003200d98 .param/l "C_RSTRAM_B" 0 5 1982, +C4<00000000000000000000000000000000>;
P_0000000003200dd0 .param/str "C_RST_PRIORITY_A" 0 5 1967, "CE";
P_0000000003200e08 .param/str "C_RST_PRIORITY_B" 0 5 1981, "CE";
P_0000000003200e40 .param/str "C_RST_TYPE" 0 5 1965, "SYNC";
P_0000000003200e78 .param/str "C_SIM_COLLISION_CHECK" 0 5 2004, "ALL";
P_0000000003200eb0 .param/l "C_USE_BRAM_BLOCK" 0 5 1957, +C4<00000000000000000000000000000000>;
P_0000000003200ee8 .param/l "C_USE_BYTE_WEA" 0 5 1972, +C4<00000000000000000000000000000000>;
P_0000000003200f20 .param/l "C_USE_BYTE_WEB" 0 5 1986, +C4<00000000000000000000000000000000>;
P_0000000003200f58 .param/l "C_USE_DEFAULT_DATA" 0 5 1963, +C4<00000000000000000000000000000000>;
P_0000000003200f90 .param/l "C_USE_ECC" 0 5 2002, +C4<00000000000000000000000000000000>;
P_0000000003200fc8 .param/l "C_USE_SOFTECC" 0 5 2001, +C4<00000000000000000000000000000000>;
P_0000000003201000 .param/l "C_WEA_WIDTH" 0 5 1973, +C4<00000000000000000000000000000001>;
P_0000000003201038 .param/l "C_WEB_WIDTH" 0 5 1987, +C4<00000000000000000000000000000001>;
P_0000000003201070 .param/l "C_WRITE_DEPTH_A" 0 5 1977, +C4<00000000000000000000001000000000>;
P_00000000032010a8 .param/l "C_WRITE_DEPTH_B" 0 5 1991, +C4<00000000000000000000001000000000>;
P_00000000032010e0 .param/str "C_WRITE_MODE_A" 0 5 1974, "NO_CHANGE";
P_0000000003201118 .param/str "C_WRITE_MODE_B" 0 5 1988, "WRITE_FIRST";
P_0000000003201150 .param/l "C_WRITE_WIDTH_A" 0 5 1975, +C4<00000000000000000000000000001000>;
P_0000000003201188 .param/l "C_WRITE_WIDTH_B" 0 5 1989, +C4<00000000000000000000000000001000>;
P_00000000032011c0 .param/str "C_XDEVICEFAMILY" 0 5 1954, "virtex7";
P_00000000032011f8 .param/l "ERRFILE" 1 5 2179, C4<10000000000000000000000000000001>;
P_0000000003201230 .param/l "FLOP_DELAY" 0 5 2006, +C4<00000000000000000000000001100100>;
P_0000000003201268 .param/l "HAS_A_READ" 1 5 2294, C4<0>;
P_00000000032012a0 .param/l "HAS_A_WRITE" 1 5 2292, C4<1>;
P_00000000032012d8 .param/l "HAS_B_PORT" 1 5 2296, C4<1>;
P_0000000003201310 .param/l "HAS_B_READ" 1 5 2295, C4<1>;
P_0000000003201348 .param/l "HAS_B_WRITE" 1 5 2293, C4<0>;
P_0000000003201380 .param/l "IS_ROM" 1 5 2291, C4<0>;
P_00000000032013b8 .param/l "MAX_DEPTH" 1 5 2201, +C4<00000000000000000000001000000000>;
P_00000000032013f0 .param/l "MAX_DEPTH_A" 1 5 2197, +C4<00000000000000000000001000000000>;
P_0000000003201428 .param/l "MAX_DEPTH_B" 1 5 2199, +C4<00000000000000000000001000000000>;
P_0000000003201460 .param/l "MIN_WIDTH" 1 5 2194, +C4<00000000000000000000000000001000>;
P_0000000003201498 .param/l "MIN_WIDTH_A" 1 5 2190, +C4<00000000000000000000000000001000>;
P_00000000032014d0 .param/l "MIN_WIDTH_B" 1 5 2192, +C4<00000000000000000000000000001000>;
P_0000000003201508 .param/l "MUX_PIPELINE_STAGES_A" 1 5 2300, +C4<00000000000000000000000000000000>;
P_0000000003201540 .param/l "MUX_PIPELINE_STAGES_B" 1 5 2302, +C4<00000000000000000000000000000000>;
P_0000000003201578 .param/l "NUM_OUTPUT_STAGES_A" 1 5 2307, +C4<0000000000000000000000000000000000>;
P_00000000032015b0 .param/l "NUM_OUTPUT_STAGES_B" 1 5 2309, +C4<0000000000000000000000000000000001>;
P_00000000032015e8 .param/l "READ_ADDR_A_DIV" 1 5 2218, +C4<00000000000000000000000000000001>;
P_0000000003201620 .param/l "READ_ADDR_B_DIV" 1 5 2220, +C4<00000000000000000000000000000001>;
P_0000000003201658 .param/l "READ_WIDTH_RATIO_A" 1 5 2210, +C4<00000000000000000000000000000001>;
P_0000000003201690 .param/l "READ_WIDTH_RATIO_B" 1 5 2212, +C4<00000000000000000000000000000001>;
P_00000000032016c8 .param/l "SINGLE_PORT" 1 5 2290, C4<0>;
P_0000000003201700 .param/l "WRITE_ADDR_A_DIV" 1 5 2217, +C4<00000000000000000000000000000001>;
P_0000000003201738 .param/l "WRITE_ADDR_B_DIV" 1 5 2219, +C4<00000000000000000000000000000001>;
P_0000000003201770 .param/l "WRITE_WIDTH_RATIO_A" 1 5 2209, +C4<00000000000000000000000000000001>;
P_00000000032017a8 .param/l "WRITE_WIDTH_RATIO_B" 1 5 2211, +C4<00000000000000000000000000000001>;
L_000000000322cea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003280af0 .functor OR 1, L_000000000322cea8, v000000000321ee30_0, C4<0>, C4<0>;
L_000000000322cef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000032808c0 .functor OR 1, L_000000000322cef0, L_0000000003280fc0, C4<0>, C4<0>;
L_000000000322cf38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003282140 .functor AND 1, L_00000000032808c0, L_000000000322cf38, C4<1>, C4<1>;
L_000000000322cf80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000032813b0 .functor AND 1, L_000000000322cf80, L_0000000003280af0, C4<1>, C4<1>;
L_000000000322d010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281420 .functor AND 1, L_000000000322d010, L_0000000003282140, C4<1>, C4<1>;
L_0000000003281a40 .functor BUFZ 1, L_0000000003282140, C4<0>, C4<0>, C4<0>;
L_000000000322d0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003280d90 .functor AND 1, L_000000000322d0e8, v000000000321f3d0_0, C4<1>, C4<1>;
L_000000000322d130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000032812d0 .functor AND 1, L_0000000003280d90, L_000000000322d130, C4<1>, C4<1>;
L_000000000322d178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281dc0 .functor AND 1, L_000000000322d178, v000000000321f3d0_0, C4<1>, C4<1>;
L_000000000322d1c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003280e70 .functor AND 1, L_0000000003281dc0, L_000000000322d1c0, C4<1>, C4<1>;
L_0000000003281730 .functor OR 1, L_00000000032812d0, L_0000000003280e70, C4<0>, C4<0>;
L_000000000322d208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000032810a0 .functor AND 1, L_000000000322d208, L_0000000003280e00, C4<1>, C4<1>;
L_000000000322d250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281e30 .functor AND 1, L_00000000032810a0, L_000000000322d250, C4<1>, C4<1>;
L_000000000322d298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000032821b0 .functor AND 1, L_000000000322d298, L_0000000003280e00, C4<1>, C4<1>;
L_000000000322d2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003280ee0 .functor AND 1, L_00000000032821b0, L_000000000322d2e0, C4<1>, C4<1>;
L_0000000003281b90 .functor OR 1, L_0000000003281e30, L_0000000003280ee0, C4<0>, C4<0>;
L_00000000032811f0 .functor NOT 1, L_0000000003286e10, C4<0>, C4<0>, C4<0>;
L_0000000003280f50 .functor AND 1, v000000000321f3d0_0, L_00000000032811f0, C4<1>, C4<1>;
L_0000000003281880 .functor NOT 1, L_0000000003286e10, C4<0>, C4<0>, C4<0>;
L_0000000003281030 .functor AND 1, L_0000000003280e00, L_0000000003281880, C4<1>, C4<1>;
v00000000031f09e0_0 .net "ADDRA", 8 0, v000000000321ea70_0;  1 drivers
v00000000031ee280_0 .net "ADDRB", 8 0, L_0000000003281960;  alias, 1 drivers
v00000000031eea00_0 .net "CLKA", 0 0, L_00000000032873c0;  alias, 1 drivers
v00000000031eeaa0_0 .net "CLKB", 0 0, L_0000000003286a20;  alias, 1 drivers
v00000000031ee8c0_0 .net "DBITERR", 0 0, L_000000000322ce18;  alias, 1 drivers
v00000000031ee3c0_0 .net "DINA", 7 0, v000000000321f010_0;  1 drivers
v00000000031ee460_0 .net "DINB", 7 0, L_0000000003280a80;  alias, 1 drivers
v00000000031eef00_0 .net "DOUTA", 7 0, v00000000031ed7e0_0;  alias, 1 drivers
v00000000031ef040_0 .net "DOUTB", 7 0, v00000000031ebee0_0;  alias, 1 drivers
v00000000031ef360_0 .net "ECCPIPECE", 0 0, L_0000000003285fa0;  alias, 1 drivers
v00000000031f2e20_0 .net "ENA", 0 0, v000000000321ee30_0;  alias, 1 drivers
v00000000031f0f80_0 .net "ENB", 0 0, L_0000000003280fc0;  alias, 1 drivers
v00000000031f12a0_0 .net "INJECTDBITERR", 0 0, v000000000321fb50_0;  1 drivers
v00000000031f2380_0 .net "INJECTSBITERR", 0 0, v0000000003220870_0;  1 drivers
v00000000031f1020_0 .net "RDADDRECC", 8 0, L_000000000322ce60;  alias, 1 drivers
v00000000031f1660_0 .net "REGCEA", 0 0, v000000000321f330_0;  1 drivers
v00000000031f2d80_0 .net "REGCEB", 0 0, L_00000000032866a0;  alias, 1 drivers
v00000000031f1de0_0 .net "RSTA", 0 0, v000000000321f3d0_0;  alias, 1 drivers
v00000000031f1a20_0 .net "RSTB", 0 0, L_0000000003280e00;  alias, 1 drivers
v00000000031f1ac0_0 .net "SBITERR", 0 0, L_000000000322cdd0;  alias, 1 drivers
v00000000031f2f60_0 .net "SLEEP", 0 0, L_0000000003286e10;  alias, 1 drivers
v00000000031f1e80_0 .net "WEA", 0 0, v0000000003222df0_0;  1 drivers
v00000000031f1340_0 .net "WEB", 0 0, L_0000000003281500;  alias, 1 drivers
v00000000031f0da0_0 .net/2u *"_s10", 0 0, L_000000000322cef0;  1 drivers
v00000000031f15c0_0 .net *"_s12", 0 0, L_00000000032808c0;  1 drivers
v00000000031f22e0_0 .net/2u *"_s14", 0 0, L_000000000322cf38;  1 drivers
v00000000031f1200_0 .net/2u *"_s18", 0 0, L_000000000322cf80;  1 drivers
v00000000031f2560_0 .net *"_s20", 0 0, L_00000000032813b0;  1 drivers
L_000000000322cfc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031f10c0_0 .net/2u *"_s22", 0 0, L_000000000322cfc8;  1 drivers
v00000000031f2880_0 .net/2u *"_s26", 0 0, L_000000000322d010;  1 drivers
v00000000031f13e0_0 .net *"_s28", 0 0, L_0000000003281420;  1 drivers
L_000000000322d058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031f1480_0 .net/2u *"_s30", 0 0, L_000000000322d058;  1 drivers
v00000000031f2600_0 .net/2u *"_s38", 0 0, L_000000000322d0e8;  1 drivers
v00000000031f2ec0_0 .net *"_s40", 0 0, L_0000000003280d90;  1 drivers
v00000000031f26a0_0 .net/2u *"_s42", 0 0, L_000000000322d130;  1 drivers
v00000000031f2a60_0 .net *"_s44", 0 0, L_00000000032812d0;  1 drivers
v00000000031f1f20_0 .net/2u *"_s46", 0 0, L_000000000322d178;  1 drivers
v00000000031f2420_0 .net *"_s48", 0 0, L_0000000003281dc0;  1 drivers
v00000000031f3000_0 .net/2u *"_s50", 0 0, L_000000000322d1c0;  1 drivers
v00000000031f2740_0 .net *"_s52", 0 0, L_0000000003280e70;  1 drivers
v00000000031f30a0_0 .net/2u *"_s56", 0 0, L_000000000322d208;  1 drivers
v00000000031f3140_0 .net *"_s58", 0 0, L_00000000032810a0;  1 drivers
v00000000031f2c40_0 .net/2u *"_s6", 0 0, L_000000000322cea8;  1 drivers
v00000000031f24c0_0 .net/2u *"_s60", 0 0, L_000000000322d250;  1 drivers
v00000000031f1700_0 .net *"_s62", 0 0, L_0000000003281e30;  1 drivers
v00000000031f2920_0 .net/2u *"_s64", 0 0, L_000000000322d298;  1 drivers
v00000000031f0d00_0 .net *"_s66", 0 0, L_00000000032821b0;  1 drivers
v00000000031f27e0_0 .net/2u *"_s68", 0 0, L_000000000322d2e0;  1 drivers
v00000000031f2060_0 .net *"_s70", 0 0, L_0000000003280ee0;  1 drivers
v00000000031f2100_0 .net *"_s74", 0 0, L_00000000032811f0;  1 drivers
v00000000031f0e40_0 .net *"_s86", 0 0, L_0000000003281880;  1 drivers
v00000000031f1160_0 .var/i "cnt", 31 0;
v00000000031f29c0_0 .net "dbiterr_i", 0 0, v00000000031ef5e0_0;  1 drivers
v00000000031f1520_0 .var "dbiterr_in", 0 0;
v00000000031f1980_0 .net "dbiterr_sdp", 0 0, v00000000031ecde0_0;  1 drivers
v00000000031f2b00_0 .var "default_data_str", 63 0;
v00000000031f17a0_0 .var "doublebit_error", 12 0;
v00000000031f2ba0_0 .net "dout_i", 7 0, v00000000031f0440_0;  1 drivers
v00000000031f0ee0_0 .net "ena_i", 0 0, L_0000000003280af0;  1 drivers
v00000000031f1c00_0 .net "enb_i", 0 0, L_0000000003282140;  1 drivers
v00000000031f2ce0_0 .var "init_file_str", 8183 0;
v00000000031f1d40_0 .var "inita_str", 63 0;
v00000000031f21a0_0 .var "inita_val", 7 0;
v00000000031f1fc0_0 .var "initb_str", 63 0;
v00000000031f2240_0 .var "initb_val", 7 0;
v00000000031f1840_0 .var "is_collision_a", 0 0;
v00000000031f0b20_0 .var "is_collision_b", 0 0;
v00000000031f1b60_0 .var "is_collision_delay_a", 0 0;
v00000000031f18e0_0 .var "is_collision_delay_b", 0 0;
v00000000031f1ca0_0 .var "mem_init_file_str", 8183 0;
v00000000031f31e0 .array "memory", 511 0, 7 0;
v00000000031f0a80_0 .var "memory_out_a", 7 0;
v00000000031f0bc0_0 .var "memory_out_b", 7 0;
v00000000031f0c60_0 .net "rdaddrecc_i", 8 0, v00000000031f0120_0;  1 drivers
v000000000321c590_0 .var "rdaddrecc_in", 8 0;
v000000000321bcd0_0 .net "rdaddrecc_sdp", 8 0, v00000000031ecd40_0;  1 drivers
L_000000000322d0a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000321be10_0 .net "rea_i", 0 0, L_000000000322d0a0;  1 drivers
v000000000321c1d0_0 .var/i "read_addr_a_width", 31 0;
v000000000321c770_0 .var/i "read_addr_b_width", 31 0;
v000000000321d990_0 .net "reb_i", 0 0, L_0000000003281a40;  1 drivers
v000000000321ce50_0 .net "reseta_i", 0 0, L_0000000003281730;  1 drivers
v000000000321c630_0 .net "resetb_i", 0 0, L_0000000003281b90;  1 drivers
v000000000321dd50_0 .net "rsta_outp_stage", 0 0, L_0000000003280f50;  1 drivers
v000000000321ddf0_0 .net "rstb_outp_stage", 0 0, L_0000000003281030;  1 drivers
v000000000321d530_0 .net "sbiterr_i", 0 0, v00000000031ee6e0_0;  1 drivers
v000000000321de90_0 .var "sbiterr_in", 0 0;
v000000000321d210_0 .net "sbiterr_sdp", 0 0, v00000000031edba0_0;  1 drivers
v000000000321cef0_0 .net "wea_i", 0 0, L_00000000032084f0;  1 drivers
v000000000321bd70_0 .net "web_i", 0 0, L_00000000032086d0;  1 drivers
v000000000321dc10_0 .var/i "write_addr_a_width", 31 0;
v000000000321c6d0_0 .var/i "write_addr_b_width", 31 0;
L_00000000032084f0 .functor MUXZ 1, L_000000000322cfc8, v0000000003222df0_0, L_00000000032813b0, C4<>;
L_00000000032086d0 .functor MUXZ 1, L_000000000322d058, L_0000000003281500, L_0000000003281420, C4<>;
S_00000000031e66c0 .scope generate, "async_clk_sched_clka_nc" "async_clk_sched_clka_nc" 5 3134, 5 3134 0, S_00000000031e6540;
 .timescale -12 -12;
E_000000000304e560 .event posedge, v00000000031ec3e0_0;
S_00000000031e4bc0 .scope generate, "async_clk_sched_clkb_wf" "async_clk_sched_clkb_wf" 5 3145, 5 3145 0, S_00000000031e6540;
 .timescale -12 -12;
E_000000000304e420 .event posedge, v00000000031ed420_0;
S_00000000031e5340 .scope generate, "async_coll" "async_coll" 5 3311, 5 3311 0, S_00000000031e6540;
 .timescale -12 -12;
L_0000000003282300/d .functor BUFZ 9, v000000000321ea70_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000000003282300 .delay 9 (100,100,100) L_0000000003282300/d;
L_00000000032823e0/d .functor BUFZ 1, L_00000000032084f0, C4<0>, C4<0>, C4<0>;
L_00000000032823e0 .delay 1 (100,100,100) L_00000000032823e0/d;
L_0000000003280d20/d .functor BUFZ 1, L_0000000003280af0, C4<0>, C4<0>, C4<0>;
L_0000000003280d20 .delay 1 (100,100,100) L_0000000003280d20/d;
L_0000000003281180/d .functor BUFZ 9, L_0000000003281960, C4<000000000>, C4<000000000>, C4<000000000>;
L_0000000003281180 .delay 9 (100,100,100) L_0000000003281180/d;
L_00000000032815e0/d .functor BUFZ 1, L_00000000032086d0, C4<0>, C4<0>, C4<0>;
L_00000000032815e0 .delay 1 (100,100,100) L_00000000032815e0/d;
L_0000000003282450/d .functor BUFZ 1, L_0000000003282140, C4<0>, C4<0>, C4<0>;
L_0000000003282450 .delay 1 (100,100,100) L_0000000003282450/d;
v00000000031ead60_0 .net "addra_delay", 8 0, L_0000000003282300;  1 drivers
v00000000031ea9a0_0 .net "addrb_delay", 8 0, L_0000000003281180;  1 drivers
v00000000031eaae0_0 .net "ena_delay", 0 0, L_0000000003280d20;  1 drivers
v00000000031eac20_0 .net "enb_delay", 0 0, L_0000000003282450;  1 drivers
v00000000031eacc0_0 .net "wea_delay", 0 0, L_00000000032823e0;  1 drivers
v00000000031eb300_0 .net "web_delay", 0 0, L_00000000032815e0;  1 drivers
S_00000000031e4ec0 .scope function, "collision_check" "collision_check" 5 2813, 5 2813 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031eb3a0_0 .var "addr_a", 8 0;
v00000000031eb9e0_0 .var "addr_b", 8 0;
v00000000031e9280_0 .var "c_ar_bw", 0 0;
v00000000031e9320_0 .var "c_aw_br", 0 0;
v00000000031e93c0_0 .var "c_aw_bw", 0 0;
v00000000031e9460_0 .var/i "collision_check", 31 0;
v00000000031e9500_0 .var/i "iswrite_a", 31 0;
v00000000031ec480_0 .var/i "iswrite_b", 31 0;
v00000000031ebda0_0 .var/i "scaled_addra_to_raddra_width", 31 0;
v00000000031ec020_0 .var/i "scaled_addra_to_raddrb_width", 31 0;
v00000000031ebe40_0 .var/i "scaled_addra_to_waddra_width", 31 0;
v00000000031ed740_0 .var/i "scaled_addra_to_waddrb_width", 31 0;
v00000000031ecc00_0 .var/i "scaled_addrb_to_raddra_width", 31 0;
v00000000031ee000_0 .var/i "scaled_addrb_to_raddrb_width", 31 0;
v00000000031ed2e0_0 .var/i "scaled_addrb_to_waddra_width", 31 0;
v00000000031ed380_0 .var/i "scaled_addrb_to_waddrb_width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e93c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e9320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e9280_0, 0, 1;
    %load/vec4 v00000000031eb3a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321c6d0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ed740_0, 0, 32;
    %load/vec4 v00000000031eb9e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321c6d0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ed380_0, 0, 32;
    %load/vec4 v00000000031eb3a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321dc10_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ebe40_0, 0, 32;
    %load/vec4 v00000000031eb9e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321dc10_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ed2e0_0, 0, 32;
    %load/vec4 v00000000031eb3a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321c770_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ec020_0, 0, 32;
    %load/vec4 v00000000031eb9e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321c770_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ee000_0, 0, 32;
    %load/vec4 v00000000031eb3a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321c1d0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ebda0_0, 0, 32;
    %load/vec4 v00000000031eb9e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000000000321c1d0_0;
    %sub;
    %pow/s;
    %div;
    %store/vec4 v00000000031ecc00_0, 0, 32;
    %load/vec4 v00000000031e9500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v00000000031ec480_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.174, 8;
    %load/vec4 v000000000321c6d0_0;
    %load/vec4 v000000000321dc10_0;
    %cmp/s;
    %jmp/0xz  T_39.176, 5;
    %load/vec4 v00000000031ed740_0;
    %load/vec4 v00000000031ed380_0;
    %cmp/e;
    %jmp/0xz  T_39.178, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031e93c0_0, 0, 1;
    %jmp T_39.179;
T_39.178 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e93c0_0, 0, 1;
T_39.179 ;
    %jmp T_39.177;
T_39.176 ;
    %load/vec4 v00000000031ed2e0_0;
    %load/vec4 v00000000031ebe40_0;
    %cmp/e;
    %jmp/0xz  T_39.180, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031e93c0_0, 0, 1;
    %jmp T_39.181;
T_39.180 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e93c0_0, 0, 1;
T_39.181 ;
T_39.177 ;
T_39.174 ;
    %load/vec4 v00000000031e9500_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.182, 4;
    %load/vec4 v000000000321c770_0;
    %load/vec4 v000000000321dc10_0;
    %cmp/s;
    %jmp/0xz  T_39.184, 5;
    %load/vec4 v00000000031ec020_0;
    %load/vec4 v00000000031ee000_0;
    %cmp/e;
    %jmp/0xz  T_39.186, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031e9320_0, 0, 1;
    %jmp T_39.187;
T_39.186 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e9320_0, 0, 1;
T_39.187 ;
    %jmp T_39.185;
T_39.184 ;
    %load/vec4 v00000000031ed2e0_0;
    %load/vec4 v00000000031ebe40_0;
    %cmp/e;
    %jmp/0xz  T_39.188, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031e9320_0, 0, 1;
    %jmp T_39.189;
T_39.188 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e9320_0, 0, 1;
T_39.189 ;
T_39.185 ;
T_39.182 ;
    %load/vec4 v00000000031ec480_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.190, 4;
    %load/vec4 v000000000321c6d0_0;
    %load/vec4 v000000000321c1d0_0;
    %cmp/s;
    %jmp/0xz  T_39.192, 5;
    %load/vec4 v00000000031ed740_0;
    %load/vec4 v00000000031ed380_0;
    %cmp/e;
    %jmp/0xz  T_39.194, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031e9280_0, 0, 1;
    %jmp T_39.195;
T_39.194 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e9280_0, 0, 1;
T_39.195 ;
    %jmp T_39.193;
T_39.192 ;
    %load/vec4 v00000000031ecc00_0;
    %load/vec4 v00000000031ebda0_0;
    %cmp/e;
    %jmp/0xz  T_39.196, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031e9280_0, 0, 1;
    %jmp T_39.197;
T_39.196 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e9280_0, 0, 1;
T_39.197 ;
T_39.193 ;
T_39.190 ;
    %load/vec4 v00000000031e93c0_0;
    %pad/u 32;
    %load/vec4 v00000000031e9320_0;
    %pad/u 32;
    %or;
    %load/vec4 v00000000031e9280_0;
    %pad/u 32;
    %or;
    %store/vec4 v00000000031e9460_0, 0, 32;
    %end;
S_00000000031e5ac0 .scope module, "has_softecc_output_reg_stage" "blk_mem_gen_v8_4_1_softecc_output_reg_stage" 5 3259, 5 1859 0, S_00000000031e6540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 8 "DIN"
    .port_info 2 /OUTPUT 8 "DOUT"
    .port_info 3 /INPUT 1 "SBITERR_IN"
    .port_info 4 /INPUT 1 "DBITERR_IN"
    .port_info 5 /OUTPUT 1 "SBITERR"
    .port_info 6 /OUTPUT 1 "DBITERR"
    .port_info 7 /INPUT 9 "RDADDRECC_IN"
    .port_info 8 /OUTPUT 9 "RDADDRECC"
P_00000000030fb250 .param/l "C_ADDRB_WIDTH" 0 5 1861, +C4<00000000000000000000000000001001>;
P_00000000030fb288 .param/l "C_DATA_WIDTH" 0 5 1860, +C4<00000000000000000000000000001000>;
P_00000000030fb2c0 .param/l "C_HAS_SOFTECC_OUTPUT_REGS_B" 0 5 1862, +C4<00000000000000000000000000000000>;
P_00000000030fb2f8 .param/l "C_USE_SOFTECC" 0 5 1863, +C4<00000000000000000000000000000000>;
P_00000000030fb330 .param/l "FLOP_DELAY" 0 5 1864, +C4<00000000000000000000000001100100>;
v00000000031ed420_0 .net "CLK", 0 0, L_0000000003286a20;  alias, 1 drivers
v00000000031ecde0_0 .var "DBITERR", 0 0;
v00000000031ebbc0_0 .net "DBITERR_IN", 0 0, v00000000031ef5e0_0;  alias, 1 drivers
v00000000031edf60_0 .net "DIN", 7 0, v00000000031f0440_0;  alias, 1 drivers
v00000000031ebee0_0 .var "DOUT", 7 0;
v00000000031ecd40_0 .var "RDADDRECC", 8 0;
v00000000031ece80_0 .net "RDADDRECC_IN", 8 0, v00000000031f0120_0;  alias, 1 drivers
v00000000031edba0_0 .var "SBITERR", 0 0;
v00000000031ed4c0_0 .net "SBITERR_IN", 0 0, v00000000031ee6e0_0;  alias, 1 drivers
v00000000031ed560_0 .var "dbiterr_i", 0 0;
v00000000031ecb60_0 .var "dout_i", 7 0;
v00000000031ed9c0_0 .var "rdaddrecc_i", 8 0;
v00000000031ec660_0 .var "sbiterr_i", 0 0;
S_0000000003202a40 .scope generate, "no_output_stage" "no_output_stage" 5 1913, 5 1913 0, S_00000000031e5ac0;
 .timescale -12 -12;
E_000000000304ee20 .event edge, v00000000031edf60_0, v00000000031ece80_0, v00000000031ed4c0_0, v00000000031ebbc0_0;
S_0000000003202bc0 .scope task, "init_memory" "init_memory" 5 2694, 5 2694 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031ec520_0 .var/i "addr_step", 31 0;
v00000000031ebf80_0 .var "default_data", 7 0;
v00000000031ec0c0_0 .var/i "i", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031ebf80_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031ec520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031ec0c0_0, 0, 32;
T_40.198 ;
    %load/vec4 v00000000031ec0c0_0;
    %load/vec4 v00000000031ec520_0;
    %muli 512, 0, 32;
    %cmp/s;
    %jmp/0xz T_40.199, 5;
    %load/vec4 v00000000031ec0c0_0;
    %pad/s 9;
    %store/vec4 v00000000031f0260_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000031ef220_0, 0, 1;
    %load/vec4 v00000000031ebf80_0;
    %store/vec4 v00000000031ef4a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f04e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f03a0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_0000000003202d40;
    %join;
    %load/vec4 v00000000031ec0c0_0;
    %load/vec4 v00000000031ec520_0;
    %add;
    %store/vec4 v00000000031ec0c0_0, 0, 32;
    %jmp T_40.198;
T_40.199 ;
    %end;
S_0000000003202140 .scope function, "log2roundup" "log2roundup" 5 2792, 5 2792 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031ee0a0_0 .var/i "cnt", 31 0;
v00000000031ec160_0 .var/i "data_value", 31 0;
v00000000031ec340_0 .var/i "log2roundup", 31 0;
v00000000031ec200_0 .var/i "width", 31 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000031ec200_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031ec160_0;
    %cmp/s;
    %jmp/0xz  T_41.200, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031ee0a0_0, 0, 32;
T_41.202 ;
    %load/vec4 v00000000031ee0a0_0;
    %load/vec4 v00000000031ec160_0;
    %cmp/s;
    %jmp/0xz T_41.203, 5;
    %load/vec4 v00000000031ec200_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000031ec200_0, 0, 32;
    %load/vec4 v00000000031ee0a0_0;
    %muli 2, 0, 32;
    %store/vec4 v00000000031ee0a0_0, 0, 32;
    %jmp T_41.202;
T_41.203 ;
T_41.200 ;
    %load/vec4 v00000000031ec200_0;
    %store/vec4 v00000000031ec340_0, 0, 32;
    %end;
S_00000000032028c0 .scope task, "read_a" "read_a" 5 2560, 5 2560 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031ecac0_0 .var "addr", 8 0;
v00000000031edb00_0 .var "address", 8 0;
v00000000031eda60_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a ;
    %load/vec4 v00000000031eda60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.204, 8;
    %load/vec4 v00000000031f21a0_0;
    %assign/vec4 v00000000031f0a80_0, 100;
    %jmp T_42.205;
T_42.204 ;
    %load/vec4 v00000000031ecac0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000031edb00_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000031edb00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_42.206, 5;
    %vpi_call/w 5 2574 "$fdisplay", P_0000000003200430, "%0s WARNING: Address %0h is outside range for A Read", P_0000000003200660, v00000000031ecac0_0 {0 0 0};
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000000031f0a80_0, 100;
    %jmp T_42.207;
T_42.206 ;
    %load/vec4 v00000000031edb00_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %load/vec4a v00000000031f31e0, 4;
    %assign/vec4 v00000000031f0a80_0, 100;
T_42.207 ;
T_42.205 ;
    %end;
S_0000000003203040 .scope task, "read_b" "read_b" 5 2599, 5 2599 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031ebd00_0 .var "addr", 8 0;
v00000000031edc40_0 .var "address", 8 0;
v00000000031ec2a0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b ;
    %load/vec4 v00000000031ec2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.208, 8;
    %load/vec4 v00000000031f2240_0;
    %assign/vec4 v00000000031f0bc0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000321de90_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031f1520_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000000000321c590_0, 100;
    %jmp T_43.209;
T_43.208 ;
    %load/vec4 v00000000031ebd00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000031edc40_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000031edc40_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.210, 5;
    %vpi_call/w 5 2616 "$fdisplay", P_0000000003200430, "%0s WARNING: Address %0h is outside range for B Read", P_0000000003200660, v00000000031ebd00_0 {0 0 0};
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000000031f0bc0_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000321de90_0, 100;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000031f1520_0, 100;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v000000000321c590_0, 100;
    %jmp T_43.211;
T_43.210 ;
    %load/vec4 v00000000031edc40_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %load/vec4a v00000000031f31e0, 4;
    %assign/vec4 v00000000031f0bc0_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000000000321c590_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031f1520_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000321de90_0, 100;
T_43.211 ;
T_43.209 ;
    %end;
S_0000000003202ec0 .scope module, "reg_a" "blk_mem_gen_v8_4_1_output_stage" 5 3197, 5 1563 0, S_00000000031e6540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 8 "DIN_I"
    .port_info 5 /OUTPUT 8 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_00000000031ff470 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_00000000031ff4a8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000001000>;
P_00000000031ff4e0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_00000000031ff518 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_00000000031ff550 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_00000000031ff588 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000000>;
P_00000000031ff5c0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_00000000031ff5f8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000000>;
P_00000000031ff630 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_00000000031ff668 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_00000000031ff6a0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_00000000031ff6d8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_00000000031ff710 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_00000000031ff748 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_00000000031ff780 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_00000000031ff7b8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_00000000031ff7f0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000000>;
P_00000000031ff828 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_000000000322d328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281650 .functor OR 1, L_000000000322d328, v000000000321ee30_0, C4<0>, C4<0>;
L_000000000322d370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003282220 .functor AND 1, L_000000000322d370, v000000000321f330_0, C4<1>, C4<1>;
L_000000000322d400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281570 .functor OR 1, L_000000000322d400, v000000000321ee30_0, C4<0>, C4<0>;
L_000000000322d3b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003280930 .functor AND 1, L_000000000322d3b8, L_0000000003281570, C4<1>, C4<1>;
L_00000000032817a0 .functor OR 1, L_0000000003282220, L_0000000003280930, C4<0>, C4<0>;
L_000000000322d448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003280bd0 .functor AND 1, L_000000000322d448, L_0000000003280f50, C4<1>, C4<1>;
v00000000031ec3e0_0 .net "CLK", 0 0, L_00000000032873c0;  alias, 1 drivers
v00000000031ed1a0_0 .var "DBITERR", 0 0;
v00000000031ee140_0 .var "DBITERR_IN", 0 0;
L_000000000322d4d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031ec5c0_0 .net "DBITERR_IN_I", 0 0, L_000000000322d4d8;  1 drivers
v00000000031ec8e0_0 .var "DIN", 7 0;
v00000000031edce0_0 .net "DIN_I", 7 0, v00000000031f0a80_0;  1 drivers
v00000000031ed7e0_0 .var "DOUT", 7 0;
L_000000000322d568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031ed6a0_0 .net "ECCPIPECE", 0 0, L_000000000322d568;  1 drivers
v00000000031ed880_0 .net "EN", 0 0, v000000000321ee30_0;  alias, 1 drivers
v00000000031ed060_0 .var "RDADDRECC", 8 0;
v00000000031ec700_0 .var "RDADDRECC_IN", 8 0;
L_000000000322d520 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000000031edd80_0 .net "RDADDRECC_IN_I", 8 0, L_000000000322d520;  1 drivers
v00000000031ed600_0 .net "REGCE", 0 0, v000000000321f330_0;  alias, 1 drivers
v00000000031ec7a0_0 .net "RST", 0 0, L_0000000003280f50;  alias, 1 drivers
v00000000031ecf20_0 .var "SBITERR", 0 0;
v00000000031ed920_0 .var "SBITERR_IN", 0 0;
L_000000000322d490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000031ec840_0 .net "SBITERR_IN_I", 0 0, L_000000000322d490;  1 drivers
v00000000031ec980_0 .net/2u *"_s0", 0 0, L_000000000322d328;  1 drivers
v00000000031eca20_0 .net/2u *"_s10", 0 0, L_000000000322d400;  1 drivers
v00000000031ecfc0_0 .net *"_s12", 0 0, L_0000000003281570;  1 drivers
v00000000031ed100_0 .net *"_s14", 0 0, L_0000000003280930;  1 drivers
v00000000031ed240_0 .net/2u *"_s18", 0 0, L_000000000322d448;  1 drivers
v00000000031ede20_0 .net/2u *"_s4", 0 0, L_000000000322d370;  1 drivers
v00000000031edec0_0 .net *"_s6", 0 0, L_0000000003282220;  1 drivers
v00000000031ee1e0_0 .net/2u *"_s8", 0 0, L_000000000322d3b8;  1 drivers
v00000000031eba80_0 .var "dbiterr_regs", 0 0;
v00000000031ebb20_0 .net "en_i", 0 0, L_0000000003281650;  1 drivers
v00000000031ebc60_0 .var "init_str", 63 0;
v00000000031eeb40_0 .var "init_val", 7 0;
v00000000031efc20_0 .var "out_regs", 7 0;
v00000000031ef540_0 .var "rdaddrecc_regs", 8 0;
v00000000031ef900_0 .net "regce_i", 0 0, L_00000000032817a0;  1 drivers
v00000000031ef9a0_0 .net "rst_i", 0 0, L_0000000003280bd0;  1 drivers
v00000000031f06c0_0 .var "sbiterr_regs", 0 0;
S_0000000003201cc0 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_0000000003202ec0;
 .timescale -12 -12;
E_000000000304e4e0 .event edge, v00000000031edce0_0, v00000000031ec840_0, v00000000031ec5c0_0, v00000000031edd80_0;
S_0000000003201e40 .scope generate, "zero_stages" "zero_stages" 5 1710, 5 1710 0, S_0000000003202ec0;
 .timescale -12 -12;
E_000000000304eea0 .event edge, v00000000031ec8e0_0, v00000000031ec700_0, v00000000031ed920_0, v00000000031ee140_0;
S_00000000032019c0 .scope module, "reg_b" "blk_mem_gen_v8_4_1_output_stage" 5 3234, 5 1563 0, S_00000000031e6540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /INPUT 1 "REGCE"
    .port_info 4 /INPUT 8 "DIN_I"
    .port_info 5 /OUTPUT 8 "DOUT"
    .port_info 6 /INPUT 1 "SBITERR_IN_I"
    .port_info 7 /INPUT 1 "DBITERR_IN_I"
    .port_info 8 /OUTPUT 1 "SBITERR"
    .port_info 9 /OUTPUT 1 "DBITERR"
    .port_info 10 /INPUT 9 "RDADDRECC_IN_I"
    .port_info 11 /INPUT 1 "ECCPIPECE"
    .port_info 12 /OUTPUT 9 "RDADDRECC"
P_00000000031fc070 .param/l "C_ADDRB_WIDTH" 0 5 1574, +C4<00000000000000000000000000001001>;
P_00000000031fc0a8 .param/l "C_DATA_WIDTH" 0 5 1573, +C4<00000000000000000000000000001000>;
P_00000000031fc0e0 .param/l "C_EN_ECC_PIPE" 0 5 1579, +C4<00000000000000000000000000000000>;
P_00000000031fc118 .param/str "C_FAMILY" 0 5 1564, "virtex7";
P_00000000031fc150 .param/l "C_HAS_EN" 0 5 1571, +C4<00000000000000000000000000000001>;
P_00000000031fc188 .param/l "C_HAS_MEM_OUTPUT_REGS" 0 5 1575, +C4<00000000000000000000000000000001>;
P_00000000031fc1c0 .param/l "C_HAS_REGCE" 0 5 1572, +C4<00000000000000000000000000000000>;
P_00000000031fc1f8 .param/l "C_HAS_RST" 0 5 1567, +C4<00000000000000000000000000000001>;
P_00000000031fc230 .param/str "C_INIT_VAL" 0 5 1570, "0";
P_00000000031fc268 .param/l "C_RSTRAM" 0 5 1568, +C4<00000000000000000000000000000000>;
P_00000000031fc2a0 .param/str "C_RST_PRIORITY" 0 5 1569, "CE";
P_00000000031fc2d8 .param/str "C_RST_TYPE" 0 5 1566, "SYNC";
P_00000000031fc310 .param/l "C_USE_ECC" 0 5 1577, +C4<00000000000000000000000000000000>;
P_00000000031fc348 .param/l "C_USE_SOFTECC" 0 5 1576, +C4<00000000000000000000000000000000>;
P_00000000031fc380 .param/str "C_XDEVICEFAMILY" 0 5 1565, "virtex7";
P_00000000031fc3b8 .param/l "FLOP_DELAY" 0 5 1580, +C4<00000000000000000000000001100100>;
P_00000000031fc3f0 .param/l "NUM_STAGES" 0 5 1578, +C4<0000000000000000000000000000000001>;
P_00000000031fc428 .param/l "REG_STAGES" 1 5 1645, +C4<00000000000000000000000000000000001>;
L_000000000322d5b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281ce0 .functor OR 1, L_000000000322d5b0, L_0000000003280fc0, C4<0>, C4<0>;
L_000000000322d5f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281f80 .functor AND 1, L_000000000322d5f8, L_00000000032866a0, C4<1>, C4<1>;
L_000000000322d688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000000003281ab0 .functor OR 1, L_000000000322d688, L_0000000003280fc0, C4<0>, C4<0>;
L_000000000322d640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003281f10 .functor AND 1, L_000000000322d640, L_0000000003281ab0, C4<1>, C4<1>;
L_0000000003281ff0 .functor OR 1, L_0000000003281f80, L_0000000003281f10, C4<0>, C4<0>;
L_000000000322d6d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000003280a10 .functor AND 1, L_000000000322d6d0, L_0000000003281030, C4<1>, C4<1>;
v00000000031ee960_0 .net "CLK", 0 0, L_0000000003286a20;  alias, 1 drivers
v00000000031ef5e0_0 .var "DBITERR", 0 0;
v00000000031efcc0_0 .var "DBITERR_IN", 0 0;
v00000000031effe0_0 .net "DBITERR_IN_I", 0 0, v00000000031f1520_0;  1 drivers
v00000000031efea0_0 .var "DIN", 7 0;
v00000000031eebe0_0 .net "DIN_I", 7 0, v00000000031f0bc0_0;  1 drivers
v00000000031f0440_0 .var "DOUT", 7 0;
v00000000031efb80_0 .net "ECCPIPECE", 0 0, L_0000000003285fa0;  alias, 1 drivers
v00000000031ee500_0 .net "EN", 0 0, L_0000000003280fc0;  alias, 1 drivers
v00000000031f0120_0 .var "RDADDRECC", 8 0;
v00000000031ee5a0_0 .var "RDADDRECC_IN", 8 0;
v00000000031ee640_0 .net "RDADDRECC_IN_I", 8 0, v000000000321c590_0;  1 drivers
v00000000031eee60_0 .net "REGCE", 0 0, L_00000000032866a0;  alias, 1 drivers
v00000000031f0580_0 .net "RST", 0 0, L_0000000003281030;  alias, 1 drivers
v00000000031ee6e0_0 .var "SBITERR", 0 0;
v00000000031f0800_0 .var "SBITERR_IN", 0 0;
v00000000031f0080_0 .net "SBITERR_IN_I", 0 0, v000000000321de90_0;  1 drivers
v00000000031ef0e0_0 .net/2u *"_s0", 0 0, L_000000000322d5b0;  1 drivers
v00000000031ef180_0 .net/2u *"_s10", 0 0, L_000000000322d688;  1 drivers
v00000000031f0620_0 .net *"_s12", 0 0, L_0000000003281ab0;  1 drivers
v00000000031eed20_0 .net *"_s14", 0 0, L_0000000003281f10;  1 drivers
v00000000031eefa0_0 .net/2u *"_s18", 0 0, L_000000000322d6d0;  1 drivers
v00000000031ee820_0 .net/2u *"_s4", 0 0, L_000000000322d5f8;  1 drivers
v00000000031ef400_0 .net *"_s6", 0 0, L_0000000003281f80;  1 drivers
v00000000031efd60_0 .net/2u *"_s8", 0 0, L_000000000322d640;  1 drivers
v00000000031ef680_0 .var "dbiterr_regs", 0 0;
v00000000031efa40_0 .net "en_i", 0 0, L_0000000003281ce0;  1 drivers
v00000000031efae0_0 .var "init_str", 63 0;
v00000000031f0760_0 .var "init_val", 7 0;
v00000000031ee780_0 .var "out_regs", 7 0;
v00000000031ee320_0 .var "rdaddrecc_regs", 8 0;
v00000000031efe00_0 .net "regce_i", 0 0, L_0000000003281ff0;  1 drivers
v00000000031ef720_0 .net "rst_i", 0 0, L_0000000003280a10;  1 drivers
v00000000031eec80_0 .var "sbiterr_regs", 0 0;
S_00000000032025c0 .scope generate, "no_ecc_pipe_reg" "no_ecc_pipe_reg" 5 1720, 5 1720 0, S_00000000032019c0;
 .timescale -12 -12;
E_000000000304e360 .event edge, v00000000031eebe0_0, v00000000031f0080_0, v00000000031effe0_0, v00000000031ee640_0;
S_00000000032022c0 .scope generate, "one_stages_norm" "one_stages_norm" 5 1761, 5 1761 0, S_00000000032019c0;
 .timescale -12 -12;
S_0000000003202740 .scope task, "reset_a" "reset_a" 5 2676, 5 2676 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031eff40_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_a ;
    %load/vec4 v00000000031eff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.212, 8;
    %load/vec4 v00000000031f21a0_0;
    %assign/vec4 v00000000031f0a80_0, 100;
T_44.212 ;
    %end;
S_0000000003201b40 .scope task, "reset_b" "reset_b" 5 2685, 5 2685 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031f01c0_0 .var "reset", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.reset_b ;
    %load/vec4 v00000000031f01c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.214, 8;
    %load/vec4 v00000000031f2240_0;
    %assign/vec4 v00000000031f0bc0_0, 100;
T_45.214 ;
    %end;
S_0000000003202d40 .scope task, "write_a" "write_a" 5 2359, 5 2359 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031f0260_0 .var "addr", 8 0;
v00000000031ef7c0_0 .var "address", 8 0;
v00000000031ef220_0 .var "byte_en", 0 0;
v00000000031f0300_0 .var "current_contents", 7 0;
v00000000031ef4a0_0 .var "data", 7 0;
v00000000031f03a0_0 .var "inj_dbiterr", 0 0;
v00000000031f04e0_0 .var "inj_sbiterr", 0 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a ;
    %load/vec4 v00000000031f0260_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000031ef7c0_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000031ef7c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.216, 5;
    %vpi_call/w 5 2373 "$fdisplay", P_0000000003200430, "%0s WARNING: Address %0h is outside range for A Write", P_0000000003200660, v00000000031f0260_0 {0 0 0};
    %jmp T_46.217;
T_46.216 ;
    %load/vec4 v00000000031ef4a0_0;
    %store/vec4 v00000000031f0300_0, 0, 8;
    %load/vec4 v00000000031f0300_0;
    %load/vec4 v00000000031ef7c0_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %store/vec4a v00000000031f31e0, 4, 0;
T_46.217 ;
    %end;
S_00000000032031c0 .scope task, "write_b" "write_b" 5 2489, 5 2489 0, S_00000000031e6540;
 .timescale -12 -12;
v00000000031ef860_0 .var "addr", 8 0;
v00000000031eedc0_0 .var "address", 8 0;
v00000000031ef2c0_0 .var "byte_en", 0 0;
v00000000031f08a0_0 .var "current_contents", 7 0;
v00000000031f0940_0 .var "data", 7 0;
TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b ;
    %load/vec4 v00000000031ef860_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pad/u 9;
    %store/vec4 v00000000031eedc0_0, 0, 9;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v00000000031eedc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_47.218, 5;
    %vpi_call/w 5 2501 "$fdisplay", P_0000000003200430, "%0s WARNING: Address %0h is outside range for B Write", P_0000000003200660, v00000000031ef860_0 {0 0 0};
    %jmp T_47.219;
T_47.218 ;
    %load/vec4 v00000000031f0940_0;
    %store/vec4 v00000000031f08a0_0, 0, 8;
    %load/vec4 v00000000031f08a0_0;
    %load/vec4 v00000000031eedc0_0;
    %pad/u 41;
    %muli 1, 0, 41;
    %ix/vec4 4;
    %store/vec4a v00000000031f31e0, 4, 0;
T_47.219 ;
    %end;
S_0000000003203340 .scope generate, "no_softecc_input_reg_stage" "no_softecc_input_reg_stage" 5 3947, 5 3947 0, S_00000000031e5f40;
 .timescale -12 -12;
E_000000000304eda0/0 .event edge, v000000000321c4f0_0, v000000000321e070_0, v000000000321ca90_0, v000000000321c9f0_0;
E_000000000304eda0/1 .event edge, v000000000321bf50_0, v0000000003220af0_0, v000000000321c090_0, v000000000321d7b0_0;
E_000000000304eda0 .event/or E_000000000304eda0/0, E_000000000304eda0/1;
S_0000000003201fc0 .scope generate, "only_emb_op_regs" "only_emb_op_regs" 5 4331, 5 4331 0, S_00000000031e5f40;
 .timescale -12 -12;
L_00000000032818f0 .functor BUFZ 8, o000000000314c668, C4<00000000>, C4<00000000>, C4<00000000>;
S_0000000002d0f860 .scope module, "glbl" "glbl" 11 6;
 .timescale -12 -12;
P_0000000002cd3c70 .param/l "ROC_WIDTH" 0 11 8, +C4<00000000000000011000011010100000>;
P_0000000002cd3ca8 .param/l "TOC_WIDTH" 0 11 9, +C4<00000000000000000000000000000000>;
o000000000314ea38 .functor BUFZ 1, C4<1>; HiZ drive
L_0000000003286da0 .functor BUFZ 1 [6 3], o000000000314ea38, C4<0>, C4<0>, C4<0>;
L_00000000032862b0 .functor BUFZ 1 [3 3], v0000000003227210_0, C4<0>, C4<0>, C4<0>;
L_00000000032875f0 .functor BUFZ 1 [3 3], v0000000003226950_0, C4<0>, C4<0>, C4<0>;
L_00000000032876d0 .functor BUFZ 1 [3 3], v00000000032278f0_0, C4<0>, C4<0>, C4<0>;
v0000000003226450_0 .net8 "GSR", 0 0, L_00000000032862b0;  1 drivers, strength-aware
v0000000003227210_0 .var "GSR_int", 0 0;
v0000000003226db0_0 .net8 "GTS", 0 0, L_00000000032875f0;  1 drivers, strength-aware
v0000000003226950_0 .var "GTS_int", 0 0;
v00000000032264f0_0 .var "JTAG_SEL1_GLBL", 0 0;
v0000000003225cd0_0 .var "JTAG_SEL2_GLBL", 0 0;
v0000000003226130_0 .var "JTAG_SEL3_GLBL", 0 0;
v0000000003226810_0 .var "JTAG_SEL4_GLBL", 0 0;
v0000000003227ad0_0 .var "JTAG_USER_TDO1_GLBL", 0 0;
v0000000003227350_0 .var "JTAG_USER_TDO2_GLBL", 0 0;
v0000000003226630_0 .var "JTAG_USER_TDO3_GLBL", 0 0;
v0000000003226e50_0 .var "JTAG_USER_TDO4_GLBL", 0 0;
v00000000032273f0_0 .net8 "PLL_LOCKG", 0 0, L_0000000003286da0;  1 drivers, strength-aware
v00000000032272b0_0 .net8 "PRLD", 0 0, L_00000000032876d0;  1 drivers, strength-aware
v00000000032278f0_0 .var "PRLD_int", 0 0;
v00000000032266d0_0 .net8 "p_up_tmp", 0 0, o000000000314ea38;  0 drivers, strength-aware
    .scope S_00000000030d7af0;
T_48 ;
    %wait E_000000000304dce0;
    %load/vec4 v0000000003111380_0;
    %store/vec4 v0000000003114c60_0, 0, 1;
    %load/vec4 v0000000003112be0_0;
    %store/vec4 v0000000003114b20_0, 0, 1;
    %load/vec4 v0000000003110de0_0;
    %store/vec4 v0000000003114620_0, 0, 1;
    %load/vec4 v00000000031117e0_0;
    %store/vec4 v0000000003114120_0, 0, 1;
    %load/vec4 v0000000003112500_0;
    %store/vec4 v0000000003114580_0, 0, 1;
    %load/vec4 v0000000003115200_0;
    %store/vec4 v0000000002e00610_0, 0, 1;
    %load/vec4 v0000000003111060_0;
    %store/vec4 v0000000003115700_0, 0, 8;
    %load/vec4 v0000000003112d20_0;
    %store/vec4 v0000000003114a80_0, 0, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00000000030d4fa0;
T_49 ;
    %wait E_000000000304d360;
    %load/vec4 v000000000310e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v000000000310c4c0_0;
    %store/vec4 v000000000310d460_0, 0, 8;
    %load/vec4 v000000000310e5e0_0;
    %store/vec4 v000000000310c7e0_0, 0, 1;
    %load/vec4 v000000000310bfc0_0;
    %store/vec4 v000000000310ca60_0, 0, 16;
    %load/vec4 v000000000310c880_0;
    %store/vec4 v000000000310de60_0, 0, 1;
    %load/vec4 v000000000310c560_0;
    %store/vec4 v000000000310cce0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000030d7df0;
    %join;
T_49.0 ;
    %load/vec4 v000000000310fbc0_0;
    %load/vec4 v000000000310e5e0_0;
    %nor/r;
    %load/vec4 v000000000310f6c0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000000000310c4c0_0;
    %store/vec4 v000000000311a0c0_0, 0, 8;
    %load/vec4 v000000000310f6c0_0;
    %store/vec4 v000000000311a980_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_00000000030d8870;
    %join;
T_49.2 ;
    %jmp T_49;
    .thread T_49;
    .scope S_00000000030d52a0;
T_50 ;
    %wait E_000000000304d820;
    %load/vec4 v000000000310e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v000000000310d820_0;
    %store/vec4 v000000000310db40_0, 0, 9;
    %load/vec4 v000000000310e680_0;
    %store/vec4 v000000000310d960_0, 0, 1;
    %load/vec4 v000000000310d140_0;
    %store/vec4 v000000000310d320_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_00000000030d7970;
    %join;
T_50.0 ;
    %load/vec4 v0000000003110020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000000000310d820_0;
    %store/vec4 v000000000311a7a0_0, 0, 9;
    %load/vec4 v00000000031100c0_0;
    %store/vec4 v0000000003119940_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_00000000030d89f0;
    %join;
T_50.2 ;
    %jmp T_50;
    .thread T_50;
    .scope S_00000000030d5120;
T_51 ;
    %wait E_000000000304d360;
    %load/vec4 v000000000310f760_0;
    %load/vec4 v000000000310eea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000000000310e5e0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000310e680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_51.2, 9;
    %load/vec4 v000000000310c4c0_0;
    %load/vec4 v000000000310e5e0_0;
    %pad/u 32;
    %load/vec4 v000000000310d820_0;
    %load/vec4 v000000000310e680_0;
    %pad/u 32;
    %store/vec4 v0000000003119ee0_0, 0, 32;
    %store/vec4 v0000000003118fe0_0, 0, 9;
    %store/vec4 v000000000311aa20_0, 0, 32;
    %store/vec4 v00000000031180e0_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030d55a0;
    %join;
    %load/vec4  v0000000003118f40_0;
    %pad/s 1;
    %store/vec4 v0000000003110700_0, 0, 1;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003110700_0, 0, 1;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003110700_0, 0, 1;
T_51.1 ;
    %load/vec4 v000000000310f760_0;
    %load/vec4 v0000000003117820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v000000000310e5e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000000003118040_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_51.6, 9;
    %load/vec4 v000000000310c4c0_0;
    %load/vec4 v000000000310e5e0_0;
    %pad/u 32;
    %load/vec4 v0000000003117500_0;
    %load/vec4 v0000000003118040_0;
    %pad/u 32;
    %store/vec4 v0000000003119ee0_0, 0, 32;
    %store/vec4 v0000000003118fe0_0, 0, 9;
    %store/vec4 v000000000311aa20_0, 0, 32;
    %store/vec4 v00000000031180e0_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030d55a0;
    %join;
    %load/vec4  v0000000003118f40_0;
    %pad/s 1;
    %store/vec4 v000000000310f9e0_0, 0, 1;
    %jmp T_51.7;
T_51.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310f9e0_0, 0, 1;
T_51.7 ;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310f9e0_0, 0, 1;
T_51.5 ;
    %load/vec4 v0000000003110700_0;
    %load/vec4 v000000000310e680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_00000000030d5d08, "%0s collision detected at time: %0d, ", P_00000000030d5e90, $time {0 0 0};
    %load/vec4 v000000000310e5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %vpi_call/w 5 3349 "$fwrite", P_00000000030d5d08, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v000000000310c4c0_0, v000000000310d820_0 {1 0 0};
    %jmp T_51.9;
T_51.8 ;
    %load/vec4 v000000000310f9e0_0;
    %load/vec4 v0000000003118040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_00000000030d5d08, "%0s collision detected at time: %0d, ", P_00000000030d5e90, $time {0 0 0};
    %load/vec4 v000000000310e5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_51.15, 8;
T_51.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_51.15, 8;
 ; End of false expr.
    %blend;
T_51.15;
    %vpi_call/w 5 3355 "$fwrite", P_00000000030d5d08, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v000000000310c4c0_0, v0000000003117500_0 {1 0 0};
T_51.12 ;
T_51.9 ;
    %jmp T_51;
    .thread T_51;
    .scope S_00000000030d5120;
T_52 ;
    %wait E_000000000304d820;
    %load/vec4 v000000000310f760_0;
    %load/vec4 v000000000310eea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v000000000310e5e0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000310e680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.2, 9;
    %load/vec4 v000000000310c4c0_0;
    %load/vec4 v000000000310e5e0_0;
    %pad/u 32;
    %load/vec4 v000000000310d820_0;
    %load/vec4 v000000000310e680_0;
    %pad/u 32;
    %store/vec4 v0000000003119ee0_0, 0, 32;
    %store/vec4 v0000000003118fe0_0, 0, 9;
    %store/vec4 v000000000311aa20_0, 0, 32;
    %store/vec4 v00000000031180e0_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030d55a0;
    %join;
    %load/vec4  v0000000003118f40_0;
    %pad/s 1;
    %store/vec4 v000000000310f080_0, 0, 1;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310f080_0, 0, 1;
T_52.3 ;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310f080_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000003117780_0;
    %load/vec4 v000000000310eea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0000000003117be0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000310e680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_52.6, 9;
    %load/vec4 v0000000003117460_0;
    %load/vec4 v0000000003117be0_0;
    %pad/u 32;
    %load/vec4 v000000000310d820_0;
    %load/vec4 v000000000310e680_0;
    %pad/u 32;
    %store/vec4 v0000000003119ee0_0, 0, 32;
    %store/vec4 v0000000003118fe0_0, 0, 9;
    %store/vec4 v000000000311aa20_0, 0, 32;
    %store/vec4 v00000000031180e0_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030d55a0;
    %join;
    %load/vec4  v0000000003118f40_0;
    %pad/s 1;
    %store/vec4 v000000000310f260_0, 0, 1;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310f260_0, 0, 1;
T_52.7 ;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310f260_0, 0, 1;
T_52.5 ;
    %load/vec4 v000000000310f080_0;
    %load/vec4 v000000000310e5e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_00000000030d5d08, "%0s collision detected at time: %0d, ", P_00000000030d5e90, $time {0 0 0};
    %load/vec4 v000000000310e680_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_52.11, 8;
T_52.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_52.11, 8;
 ; End of false expr.
    %blend;
T_52.11;
    %vpi_call/w 5 3391 "$fwrite", P_00000000030d5d08, "Instance: %m, A write address: %0h, B %s address: %0h\012", v000000000310c4c0_0, S<0,vec4,u40>, v000000000310d820_0 {1 0 0};
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v000000000310f260_0;
    %load/vec4 v0000000003117be0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_00000000030d5d08, "%0s collision detected at time: %0d, ", P_00000000030d5e90, $time {0 0 0};
    %load/vec4 v000000000310e680_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_52.15, 8;
T_52.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_52.15, 8;
 ; End of false expr.
    %blend;
T_52.15;
    %vpi_call/w 5 3397 "$fwrite", P_00000000030d5d08, "Instance: %m, A write address: %0h, B %s address: %0h\012", v0000000003117460_0, S<0,vec4,u40>, v000000000310d820_0 {1 0 0};
T_52.12 ;
T_52.9 ;
    %jmp T_52;
    .thread T_52;
    .scope S_00000000030d7c70;
T_53 ;
    %wait E_000000000304d5a0;
    %load/vec4 v000000000311a3e0_0;
    %store/vec4 v0000000003119580_0, 0, 16;
    %load/vec4 v00000000031198a0_0;
    %store/vec4 v00000000031196c0_0, 0, 9;
    %load/vec4 v0000000003119f80_0;
    %store/vec4 v0000000003119e40_0, 0, 1;
    %load/vec4 v00000000031194e0_0;
    %store/vec4 v0000000003119440_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00000000030d8e70;
T_54 ;
    %wait E_000000000304e1e0;
    %load/vec4 v000000000311a660_0;
    %store/vec4 v000000000311a3e0_0, 0, 16;
    %load/vec4 v00000000031184a0_0;
    %store/vec4 v0000000003119f80_0, 0, 1;
    %load/vec4 v000000000311aac0_0;
    %store/vec4 v00000000031194e0_0, 0, 1;
    %load/vec4 v0000000003119c60_0;
    %store/vec4 v00000000031198a0_0, 0, 9;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000000030d7f70;
T_55 ;
    %pushi/vec4 48, 0, 128;
    %store/vec4 v000000000311b380_0, 0, 128;
    %end;
    .thread T_55;
    .scope S_00000000030d7f70;
T_56 ;
    %vpi_func 5 1689 "$sscanf" 32, v000000000311b380_0, "%h", v000000000311ae80_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000311ae80_0, 0, 16;
T_56.0 ;
    %load/vec4 v000000000311ae80_0;
    %store/vec4 v0000000003119580_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031196c0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003119e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003119440_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000311a3e0_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031198a0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003119f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031194e0_0, 0, 1;
    %load/vec4 v000000000311ae80_0;
    %replicate 2;
    %pad/u 16;
    %store/vec4 v000000000311aca0_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000311b880_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311b420_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_00000000030d8cf0;
T_57 ;
    %wait E_000000000304dee0;
    %load/vec4 v000000000311ac00_0;
    %store/vec4 v000000000311afc0_0, 0, 8;
    %load/vec4 v000000000310c240_0;
    %store/vec4 v000000000310dd20_0, 0, 1;
    %load/vec4 v000000000311ba60_0;
    %store/vec4 v000000000311b9c0_0, 0, 1;
    %load/vec4 v000000000310c100_0;
    %store/vec4 v000000000311b2e0_0, 0, 9;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00000000030d7370;
T_58 ;
    %wait E_000000000304d820;
    %load/vec4 v000000000310c380_0;
    %load/vec4 v000000000310d000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000000000310c9c0_0;
    %assign/vec4 v000000000311b1a0_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000000000311b240_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000310dc80_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000311b100_0, 100;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000000000310c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000000000311afc0_0;
    %assign/vec4 v000000000311b1a0_0, 100;
    %load/vec4 v000000000311b2e0_0;
    %assign/vec4 v000000000311b240_0, 100;
    %load/vec4 v000000000310dd20_0;
    %assign/vec4 v000000000310dc80_0, 100;
    %load/vec4 v000000000311b9c0_0;
    %assign/vec4 v000000000311b100_0, 100;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00000000030d8b70;
T_59 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v000000000310d8c0_0, 0, 64;
    %end;
    .thread T_59;
    .scope S_00000000030d8b70;
T_60 ;
    %vpi_func 5 1689 "$sscanf" 32, v000000000310d8c0_0, "%h", v000000000310c9c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000310c9c0_0, 0, 8;
T_60.0 ;
    %load/vec4 v000000000310c9c0_0;
    %store/vec4 v000000000311b1a0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000311b240_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311b100_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000311afc0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000311b2e0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310dd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311b9c0_0, 0, 1;
    %load/vec4 v000000000310c9c0_0;
    %replicate 2;
    %pad/u 8;
    %store/vec4 v000000000310bf20_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000310c2e0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310e360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310dfa0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_00000000030d74f0;
T_61 ;
    %wait E_000000000304d520;
    %load/vec4 v0000000003119260_0;
    %store/vec4 v000000000311a700_0, 0, 8;
    %load/vec4 v0000000003119800_0;
    %store/vec4 v000000000311a480_0, 0, 9;
    %load/vec4 v000000000311a020_0;
    %store/vec4 v0000000003118ea0_0, 0, 1;
    %load/vec4 v0000000003119760_0;
    %store/vec4 v0000000003118cc0_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00000000030d58a0;
T_62 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031199e0_0, 0, 8;
    %end;
    .thread T_62;
    .scope S_00000000030d58a0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000311a5c0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_00000000030d58a0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003118ae0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_00000000030d58a0;
T_65 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000003118d60_0, 0, 9;
    %end;
    .thread T_65;
    .scope S_00000000030d4ca0;
T_66 ;
    %pushi/vec4 3, 0, 22;
    %store/vec4 v0000000003110200_0, 0, 22;
    %end;
    .thread T_66;
    .scope S_00000000030d4ca0;
T_67 ;
    %pushi/vec4 48, 0, 128;
    %store/vec4 v000000000310f8a0_0, 0, 128;
    %end;
    .thread T_67;
    .scope S_00000000030d4ca0;
T_68 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v000000000310f800_0, 0, 64;
    %end;
    .thread T_68;
    .scope S_00000000030d4ca0;
T_69 ;
    %pushi/vec4 48, 0, 128;
    %store/vec4 v000000000310ed60_0, 0, 128;
    %end;
    .thread T_69;
    .scope S_00000000030d4ca0;
T_70 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v000000000310ef40_0, 0, 8184;
    %end;
    .thread T_70;
    .scope S_00000000030d4ca0;
T_71 ;
    %pushi/vec4 3502823622, 0, 8097;
    %concati/vec4 3202937022, 0, 32;
    %concati/vec4 3837975132, 0, 32;
    %concati/vec4 7169389, 0, 23;
    %store/vec4 v000000000310e4a0_0, 0, 8184;
    %end;
    .thread T_71;
    .scope S_00000000030d4ca0;
T_72 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000310f3a0_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_00000000030d4ca0;
T_73 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_00000000030d86f0;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v000000000310f8a0_0, "%h", v0000000003110520_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_73.0, 4;
    %load/vec4 v0000000003110520_0;
    %store/vec4 v000000000310fda0_0, 0, 16;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000310fda0_0, 0, 16;
T_73.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v000000000310f800_0, "%h", v000000000310efe0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_73.2, 4;
    %load/vec4 v000000000310efe0_0;
    %store/vec4 v000000000310f120_0, 0, 8;
    %jmp T_73.3;
T_73.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000310f120_0, 0, 8;
T_73.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031103e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000310f440_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031102a0_0, 0, 9;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031193a0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030d80f0;
    %join;
    %load/vec4  v0000000003119120_0;
    %sub;
    %store/vec4 v000000000310e720_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031193a0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030d80f0;
    %join;
    %load/vec4  v0000000003119120_0;
    %sub;
    %store/vec4 v000000000310fe40_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031193a0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030d80f0;
    %join;
    %load/vec4  v0000000003119120_0;
    %sub;
    %store/vec4 v0000000003112dc0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031193a0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_dsp_hdlc_ctrl.u_hdlc_tx_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030d80f0;
    %join;
    %load/vec4  v0000000003119120_0;
    %sub;
    %store/vec4 v000000000310f4e0_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_73;
    .scope S_0000000002bba750;
T_74 ;
    %wait E_000000000304d8a0;
    %load/vec4 v00000000031173c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000003116420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000031173c0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0000000002bba750;
T_75 ;
    %wait E_000000000304d4e0;
    %load/vec4 v0000000003116420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000003116f60_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000000003116ce0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000003115fc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0000000003116560_0;
    %assign/vec4 v0000000003116f60_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000000002bba750;
T_76 ;
    %wait E_000000000304d8a0;
    %load/vec4 v0000000003116f60_0;
    %store/vec4 v0000000003116e20_0, 0, 7;
    %jmp T_76;
    .thread T_76;
    .scope S_0000000002bba750;
T_77 ;
    %wait E_000000000304d560;
    %load/vec4 v00000000031173c0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_77.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031164c0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000000003116ce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_77.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031164c0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v0000000003117e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_77.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031164c0_0, 0;
T_77.4 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000000002f30c40;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031119c0_0, 0, 1;
    %end;
    .thread T_78;
    .scope S_0000000002f30c40;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003112960_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0000000002f30c40;
T_80 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000003112640_0, 0, 5;
    %end;
    .thread T_80;
    .scope S_0000000002f30c40;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003111920_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0000000002f30c40;
T_82 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000003111b00_0, 0, 5;
    %end;
    .thread T_82;
    .scope S_0000000002f30c40;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003110c00_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_0000000002f30c40;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003111880_0, 0, 1;
    %end;
    .thread T_84;
    .scope S_0000000002f30c40;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031111a0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0000000002f30c40;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003111c40_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0000000002f30c40;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003112c80_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_0000000002f30c40;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003115480_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_0000000002f30c40;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003113b80_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0000000002f30c40;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003114f80_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_0000000002f30c40;
T_91 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003114300_0, 0, 1;
    %end;
    .thread T_91;
    .scope S_0000000002f30c40;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003111560_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_0000000002f30c40;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003112e60_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0000000002f30c40;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003111740_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0000000002f30c40;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031112e0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0000000002fbd670;
T_96 ;
    %wait E_000000000304d2e0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319b7b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319adb0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v000000000319b490_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000319ac70_0;
    %pushi/vec4 255, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v000000000319abd0_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v000000000319bd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000319b7b0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v000000000319adb0_0, 0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000319adb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000000000319adb0_0;
    %cmpi/u 500, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %load/vec4 v000000000319adb0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000000000319adb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000319b7b0_0, 0;
    %load/vec4 v000000000319bd50_0;
    %assign/vec4 v000000000319bd50_0, 0;
    %jmp T_96.5;
T_96.4 ;
    %load/vec4 v000000000319bd50_0;
    %assign/vec4 v000000000319bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319b7b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319adb0_0, 0;
T_96.5 ;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000000002fbd670;
T_97 ;
    %wait E_000000000304d4a0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_97.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319af90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319c9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319ae50_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v000000000319bd50_0;
    %assign/vec4 v000000000319af90_0, 0;
    %load/vec4 v000000000319af90_0;
    %assign/vec4 v000000000319ab30_0, 0;
    %load/vec4 v000000000319b7b0_0;
    %assign/vec4 v000000000319c9d0_0, 0;
    %load/vec4 v000000000319c9d0_0;
    %assign/vec4 v000000000319ae50_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0000000002fbd670;
T_98 ;
    %wait E_000000000304d4a0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_98.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319c7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319ca70_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v000000000319ae50_0;
    %assign/vec4 v000000000319c7f0_0, 0;
    %load/vec4 v000000000319ae50_0;
    %load/vec4 v000000000319c7f0_0;
    %inv;
    %and;
    %assign/vec4 v000000000319ca70_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0000000002fbd670;
T_99 ;
    %wait E_000000000304d4a0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_99.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000319c4d0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v000000000319ca70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_99.2, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000319c4d0_0, 0;
    %jmp T_99.3;
T_99.2 ;
    %load/vec4 v0000000002fb70d0_0;
    %load/vec4 v000000000319ab30_0;
    %cmp/u;
    %jmp/0xz  T_99.4, 5;
    %load/vec4 v000000000319c4d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_99.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000319c4d0_0, 0;
    %jmp T_99.7;
T_99.6 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v000000000319c4d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_99.8, 5;
    %load/vec4 v000000000319c4d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000319c4d0_0, 0;
    %jmp T_99.9;
T_99.8 ;
    %load/vec4 v000000000319c4d0_0;
    %assign/vec4 v000000000319c4d0_0, 0;
T_99.9 ;
T_99.7 ;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v000000000319c4d0_0;
    %assign/vec4 v000000000319c4d0_0, 0;
T_99.5 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0000000002fbd670;
T_100 ;
    %wait E_000000000304d4a0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_100.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002fb70d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319b850_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v000000000319ca70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_100.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002fb70d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319b850_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v000000000319c4d0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_100.4, 4;
    %load/vec4 v0000000002fb70d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002fb70d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000319b850_0, 0;
    %jmp T_100.5;
T_100.4 ;
    %load/vec4 v0000000002fb70d0_0;
    %assign/vec4 v0000000002fb70d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319b850_0, 0;
T_100.5 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0000000002fbd670;
T_101 ;
    %wait E_000000000304d4a0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319cd90_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v000000000319ca70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_101.2, 4;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v000000000319cd90_0, 0;
    %jmp T_101.3;
T_101.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000319cd90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000000000319cd90_0;
    %cmpi/u 84, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %load/vec4 v000000000319cd90_0;
    %addi 1, 0, 10;
    %assign/vec4 v000000000319cd90_0, 0;
    %jmp T_101.5;
T_101.4 ;
    %load/vec4 v000000000319cd90_0;
    %assign/vec4 v000000000319cd90_0, 0;
T_101.5 ;
T_101.3 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0000000002fbd670;
T_102 ;
    %wait E_000000000304d4a0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319aef0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %pushi/vec4 9, 0, 10;
    %load/vec4 v000000000319cd90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000000000319cd90_0;
    %cmpi/u 84, 0, 10;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000319aef0_0, 0;
    %jmp T_102.3;
T_102.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319aef0_0, 0;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0000000002fbd670;
T_103 ;
    %wait E_000000000304d4a0;
    %load/vec4 v000000000319b030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319c610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319c390_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002fb6d10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319b0d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000319c930_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v000000000319b850_0;
    %assign/vec4 v000000000319c610_0, 0;
    %load/vec4 v000000000319b850_0;
    %load/vec4 v000000000319c610_0;
    %or;
    %assign/vec4 v000000000319c390_0, 0;
    %load/vec4 v0000000002fb70d0_0;
    %assign/vec4 v0000000002fb6d10_0, 0;
    %load/vec4 v0000000002fb6d10_0;
    %assign/vec4 v000000000319b0d0_0, 0;
    %load/vec4 v000000000319b0d0_0;
    %assign/vec4 v000000000319c930_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_00000000031e5c40;
T_104 ;
    %wait E_000000000304eba0;
    %load/vec4 v00000000031d5340_0;
    %store/vec4 v00000000031d78c0_0, 0, 1;
    %load/vec4 v00000000031d53e0_0;
    %store/vec4 v00000000031d64c0_0, 0, 1;
    %load/vec4 v00000000031d5480_0;
    %store/vec4 v00000000031d67e0_0, 0, 1;
    %load/vec4 v00000000031d4bc0_0;
    %store/vec4 v00000000031d75a0_0, 0, 1;
    %load/vec4 v00000000031d5d40_0;
    %store/vec4 v00000000031d6b00_0, 0, 1;
    %load/vec4 v00000000031d8720_0;
    %store/vec4 v00000000031f4720_0, 0, 1;
    %load/vec4 v00000000031d46c0_0;
    %store/vec4 v00000000031d7960_0, 0, 13;
    %load/vec4 v00000000031d4120_0;
    %store/vec4 v00000000031d8040_0, 0, 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_00000000031abd20;
T_105 ;
    %wait E_000000000304d9e0;
    %load/vec4 v00000000031d3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v00000000031e25e0_0;
    %store/vec4 v00000000031dd860_0, 0, 13;
    %load/vec4 v00000000031d3c20_0;
    %store/vec4 v00000000031dd9a0_0, 0, 1;
    %load/vec4 v00000000031e1280_0;
    %store/vec4 v00000000031ddae0_0, 0, 1;
    %load/vec4 v00000000031e1be0_0;
    %store/vec4 v00000000031e1640_0, 0, 1;
    %load/vec4 v00000000031e0380_0;
    %store/vec4 v00000000031e1fa0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000031e60c0;
    %join;
T_105.0 ;
    %load/vec4 v00000000031e36c0_0;
    %load/vec4 v00000000031d3c20_0;
    %nor/r;
    %load/vec4 v00000000031e3440_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v00000000031e25e0_0;
    %store/vec4 v00000000031dc0a0_0, 0, 13;
    %load/vec4 v00000000031e3440_0;
    %store/vec4 v00000000031dbec0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_00000000031ab8a0;
    %join;
T_105.2 ;
    %jmp T_105;
    .thread T_105;
    .scope S_00000000031ac920;
T_106 ;
    %wait E_000000000304d6a0;
    %load/vec4 v00000000031d4440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v00000000031e0740_0;
    %store/vec4 v00000000031e0b00_0, 0, 13;
    %load/vec4 v00000000031d4440_0;
    %store/vec4 v00000000031e20e0_0, 0, 1;
    %load/vec4 v00000000031e0f60_0;
    %store/vec4 v00000000031e2180_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_00000000031e6840;
    %join;
T_106.0 ;
    %load/vec4 v00000000031e3300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v00000000031e0740_0;
    %store/vec4 v00000000031dbf60_0, 0, 13;
    %load/vec4 v00000000031d3f40_0;
    %store/vec4 v00000000031dc1e0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_00000000031ac320;
    %join;
T_106.2 ;
    %jmp T_106;
    .thread T_106;
    .scope S_00000000031ab420;
T_107 ;
    %wait E_000000000304d9e0;
    %load/vec4 v00000000031e2fe0_0;
    %load/vec4 v00000000031e29a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v00000000031d3c20_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031d4440_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_107.2, 9;
    %load/vec4 v00000000031e25e0_0;
    %load/vec4 v00000000031d3c20_0;
    %pad/u 32;
    %load/vec4 v00000000031e0740_0;
    %load/vec4 v00000000031d4440_0;
    %pad/u 32;
    %store/vec4 v00000000031db600_0, 0, 32;
    %store/vec4 v00000000031dca00_0, 0, 13;
    %store/vec4 v00000000031dc6e0_0, 0, 32;
    %store/vec4 v00000000031dd220_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031ac620;
    %join;
    %load/vec4  v00000000031db560_0;
    %pad/s 1;
    %store/vec4 v00000000031e2c20_0, 0, 1;
    %jmp T_107.3;
T_107.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e2c20_0, 0, 1;
T_107.3 ;
    %jmp T_107.1;
T_107.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e2c20_0, 0, 1;
T_107.1 ;
    %load/vec4 v00000000031e2fe0_0;
    %load/vec4 v00000000031dce60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v00000000031d3c20_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031dd180_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_107.6, 9;
    %load/vec4 v00000000031e25e0_0;
    %load/vec4 v00000000031d3c20_0;
    %pad/u 32;
    %load/vec4 v00000000031dc3c0_0;
    %load/vec4 v00000000031dd180_0;
    %pad/u 32;
    %store/vec4 v00000000031db600_0, 0, 32;
    %store/vec4 v00000000031dca00_0, 0, 13;
    %store/vec4 v00000000031dc6e0_0, 0, 32;
    %store/vec4 v00000000031dd220_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031ac620;
    %join;
    %load/vec4  v00000000031db560_0;
    %pad/s 1;
    %store/vec4 v00000000031e2ea0_0, 0, 1;
    %jmp T_107.7;
T_107.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e2ea0_0, 0, 1;
T_107.7 ;
    %jmp T_107.5;
T_107.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e2ea0_0, 0, 1;
T_107.5 ;
    %load/vec4 v00000000031e2c20_0;
    %load/vec4 v00000000031d4440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_00000000031ad308, "%0s collision detected at time: %0d, ", P_00000000031ad490, $time {0 0 0};
    %load/vec4 v00000000031d3c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_107.11, 8;
T_107.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_107.11, 8;
 ; End of false expr.
    %blend;
T_107.11;
    %vpi_call/w 5 3349 "$fwrite", P_00000000031ad308, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031e25e0_0, v00000000031e0740_0 {1 0 0};
    %jmp T_107.9;
T_107.8 ;
    %load/vec4 v00000000031e2ea0_0;
    %load/vec4 v00000000031dd180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_00000000031ad308, "%0s collision detected at time: %0d, ", P_00000000031ad490, $time {0 0 0};
    %load/vec4 v00000000031d3c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_107.15, 8;
T_107.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_107.15, 8;
 ; End of false expr.
    %blend;
T_107.15;
    %vpi_call/w 5 3355 "$fwrite", P_00000000031ad308, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031e25e0_0, v00000000031dc3c0_0 {1 0 0};
T_107.12 ;
T_107.9 ;
    %jmp T_107;
    .thread T_107;
    .scope S_00000000031ab420;
T_108 ;
    %wait E_000000000304d6a0;
    %load/vec4 v00000000031e2fe0_0;
    %load/vec4 v00000000031e29a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v00000000031d3c20_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031d4440_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_108.2, 9;
    %load/vec4 v00000000031e25e0_0;
    %load/vec4 v00000000031d3c20_0;
    %pad/u 32;
    %load/vec4 v00000000031e0740_0;
    %load/vec4 v00000000031d4440_0;
    %pad/u 32;
    %store/vec4 v00000000031db600_0, 0, 32;
    %store/vec4 v00000000031dca00_0, 0, 13;
    %store/vec4 v00000000031dc6e0_0, 0, 32;
    %store/vec4 v00000000031dd220_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031ac620;
    %join;
    %load/vec4  v00000000031db560_0;
    %pad/s 1;
    %store/vec4 v00000000031e3620_0, 0, 1;
    %jmp T_108.3;
T_108.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e3620_0, 0, 1;
T_108.3 ;
    %jmp T_108.1;
T_108.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e3620_0, 0, 1;
T_108.1 ;
    %load/vec4 v00000000031dd540_0;
    %load/vec4 v00000000031e29a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v00000000031db420_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031d4440_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_108.6, 9;
    %load/vec4 v00000000031dcd20_0;
    %load/vec4 v00000000031db420_0;
    %pad/u 32;
    %load/vec4 v00000000031e0740_0;
    %load/vec4 v00000000031d4440_0;
    %pad/u 32;
    %store/vec4 v00000000031db600_0, 0, 32;
    %store/vec4 v00000000031dca00_0, 0, 13;
    %store/vec4 v00000000031dc6e0_0, 0, 32;
    %store/vec4 v00000000031dd220_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031ac620;
    %join;
    %load/vec4  v00000000031db560_0;
    %pad/s 1;
    %store/vec4 v00000000031e2cc0_0, 0, 1;
    %jmp T_108.7;
T_108.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e2cc0_0, 0, 1;
T_108.7 ;
    %jmp T_108.5;
T_108.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e2cc0_0, 0, 1;
T_108.5 ;
    %load/vec4 v00000000031e3620_0;
    %load/vec4 v00000000031d3c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_00000000031ad308, "%0s collision detected at time: %0d, ", P_00000000031ad490, $time {0 0 0};
    %load/vec4 v00000000031d4440_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_108.11, 8;
T_108.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_108.11, 8;
 ; End of false expr.
    %blend;
T_108.11;
    %vpi_call/w 5 3391 "$fwrite", P_00000000031ad308, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000031e25e0_0, S<0,vec4,u40>, v00000000031e0740_0 {1 0 0};
    %jmp T_108.9;
T_108.8 ;
    %load/vec4 v00000000031e2cc0_0;
    %load/vec4 v00000000031db420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_00000000031ad308, "%0s collision detected at time: %0d, ", P_00000000031ad490, $time {0 0 0};
    %load/vec4 v00000000031d4440_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_108.15, 8;
T_108.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_108.15, 8;
 ; End of false expr.
    %blend;
T_108.15;
    %vpi_call/w 5 3397 "$fwrite", P_00000000031ad308, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000031dcd20_0, S<0,vec4,u40>, v00000000031e0740_0 {1 0 0};
T_108.12 ;
T_108.9 ;
    %jmp T_108;
    .thread T_108;
    .scope S_00000000031ab2a0;
T_109 ;
    %wait E_000000000304e220;
    %load/vec4 v00000000031dcaa0_0;
    %store/vec4 v00000000031dd680_0, 0, 1;
    %load/vec4 v00000000031db1a0_0;
    %store/vec4 v00000000031db060_0, 0, 13;
    %load/vec4 v00000000031ddd60_0;
    %store/vec4 v00000000031ddfe0_0, 0, 1;
    %load/vec4 v00000000031dc960_0;
    %store/vec4 v00000000031dc5a0_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_00000000031acaa0;
T_110 ;
    %wait E_000000000304db20;
    %load/vec4 v00000000031dcb40_0;
    %store/vec4 v00000000031dcaa0_0, 0, 1;
    %load/vec4 v00000000031deee0_0;
    %store/vec4 v00000000031ddd60_0, 0, 1;
    %load/vec4 v00000000031dd5e0_0;
    %store/vec4 v00000000031dc960_0, 0, 1;
    %load/vec4 v00000000031de300_0;
    %store/vec4 v00000000031db1a0_0, 0, 13;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_00000000031abea0;
T_111 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031df0c0_0, 0, 8;
    %end;
    .thread T_111;
    .scope S_00000000031abea0;
T_112 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031df0c0_0, "%h", v00000000031de620_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031de620_0, 0, 1;
T_112.0 ;
    %load/vec4 v00000000031de620_0;
    %store/vec4 v00000000031dd680_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031db060_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ddfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dcaa0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031db1a0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ddd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dc960_0, 0, 1;
    %load/vec4 v00000000031de620_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v00000000031dfc00_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031de120_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031de4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031df340_0, 0, 1;
    %end;
    .thread T_112;
    .scope S_00000000031aba20;
T_113 ;
    %wait E_000000000304d3e0;
    %load/vec4 v00000000031df660_0;
    %store/vec4 v00000000031ddc20_0, 0, 1;
    %load/vec4 v00000000031df480_0;
    %store/vec4 v00000000031df840_0, 0, 1;
    %load/vec4 v00000000031dfb60_0;
    %store/vec4 v00000000031dee40_0, 0, 1;
    %load/vec4 v00000000031ddcc0_0;
    %store/vec4 v00000000031df980_0, 0, 13;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_00000000031acda0;
T_114 ;
    %wait E_000000000304d6a0;
    %load/vec4 v00000000031ded00_0;
    %load/vec4 v00000000031deda0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %load/vec4 v00000000031dea80_0;
    %assign/vec4 v00000000031de6c0_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031de580_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031dfde0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031df200_0, 100;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v00000000031ded00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v00000000031ddc20_0;
    %assign/vec4 v00000000031de6c0_0, 100;
    %load/vec4 v00000000031df980_0;
    %assign/vec4 v00000000031de580_0, 100;
    %load/vec4 v00000000031df840_0;
    %assign/vec4 v00000000031dfde0_0, 100;
    %load/vec4 v00000000031dee40_0;
    %assign/vec4 v00000000031df200_0, 100;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_00000000031acc20;
T_115 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031de9e0_0, 0, 8;
    %end;
    .thread T_115;
    .scope S_00000000031acc20;
T_116 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031de9e0_0, "%h", v00000000031dea80_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dea80_0, 0, 1;
T_116.0 ;
    %load/vec4 v00000000031dea80_0;
    %store/vec4 v00000000031de6c0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031de580_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dfde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031df200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ddc20_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031df980_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031df840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dee40_0, 0, 1;
    %load/vec4 v00000000031dea80_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v00000000031debc0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031dec60_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dfe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dfac0_0, 0, 1;
    %end;
    .thread T_116;
    .scope S_00000000031ab720;
T_117 ;
    %wait E_000000000304da20;
    %load/vec4 v00000000031db920_0;
    %store/vec4 v00000000031dc000_0, 0, 1;
    %load/vec4 v00000000031db9c0_0;
    %store/vec4 v00000000031dc460_0, 0, 13;
    %load/vec4 v00000000031dba60_0;
    %store/vec4 v00000000031db380_0, 0, 1;
    %load/vec4 v00000000031dcf00_0;
    %store/vec4 v00000000031dbc40_0, 0, 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_00000000031ab5a0;
T_118 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dbb00_0, 0, 1;
    %end;
    .thread T_118;
    .scope S_00000000031ab5a0;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dbd80_0, 0, 1;
    %end;
    .thread T_119;
    .scope S_00000000031ab5a0;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031dc8c0_0, 0, 1;
    %end;
    .thread T_120;
    .scope S_00000000031ab5a0;
T_121 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031dbce0_0, 0, 13;
    %end;
    .thread T_121;
    .scope S_00000000031ac020;
T_122 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000031e1140_0, 0, 5;
    %end;
    .thread T_122;
    .scope S_00000000031ac020;
T_123 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031e2a40_0, 0, 8;
    %end;
    .thread T_123;
    .scope S_00000000031ac020;
T_124 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031e2ae0_0, 0, 8;
    %end;
    .thread T_124;
    .scope S_00000000031ac020;
T_125 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031e0ec0_0, 0, 8;
    %end;
    .thread T_125;
    .scope S_00000000031ac020;
T_126 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v00000000031e3080_0, 0, 8184;
    %end;
    .thread T_126;
    .scope S_00000000031ac020;
T_127 ;
    %pushi/vec4 3436757710, 0, 8057;
    %concati/vec4 3201490150, 0, 32;
    %concati/vec4 3403999328, 0, 32;
    %concati/vec4 3202663130, 0, 32;
    %concati/vec4 778921325, 0, 31;
    %store/vec4 v00000000031e2860_0, 0, 8184;
    %end;
    .thread T_127;
    .scope S_00000000031ac020;
T_128 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031e01a0_0, 0, 32;
    %end;
    .thread T_128;
    .scope S_00000000031ac020;
T_129 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_00000000031ad0a0;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v00000000031e2a40_0, "%h", v00000000031e2e00_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_129.0, 4;
    %load/vec4 v00000000031e2e00_0;
    %store/vec4 v00000000031e33a0_0, 0, 1;
    %jmp T_129.1;
T_129.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e33a0_0, 0, 1;
T_129.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v00000000031e2ae0_0, "%h", v00000000031e2b80_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_129.2, 4;
    %load/vec4 v00000000031e2b80_0;
    %store/vec4 v00000000031e3120_0, 0, 1;
    %jmp T_129.3;
T_129.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e3120_0, 0, 1;
T_129.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031e0d80_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031e31c0_0, 0, 13;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031dc820_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031ac7a0;
    %join;
    %load/vec4  v00000000031dd720_0;
    %sub;
    %store/vec4 v00000000031d49e0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031dc820_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031ac7a0;
    %join;
    %load/vec4  v00000000031dd720_0;
    %sub;
    %store/vec4 v00000000031e3260_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031dc820_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031ac7a0;
    %join;
    %load/vec4  v00000000031dd720_0;
    %sub;
    %store/vec4 v00000000031d5de0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031dc820_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ou_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000031ac7a0;
    %join;
    %load/vec4  v00000000031dd720_0;
    %sub;
    %store/vec4 v00000000031e2900_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_129;
    .scope S_00000000031a9d10;
T_130 ;
    %wait E_000000000304dae0;
    %load/vec4 v00000000031d8b80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000031da840_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000031d8b80_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_00000000031a9d10;
T_131 ;
    %wait E_000000000304da60;
    %load/vec4 v00000000031da840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_131.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000031d8cc0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v00000000031d89a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000031d8860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v00000000031dafc0_0;
    %assign/vec4 v00000000031d8cc0_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_00000000031a9d10;
T_132 ;
    %wait E_000000000304dae0;
    %load/vec4 v00000000031d8cc0_0;
    %store/vec4 v00000000031d9440_0, 0, 7;
    %jmp T_132;
    .thread T_132;
    .scope S_00000000031a9d10;
T_133 ;
    %wait E_000000000304dbe0;
    %load/vec4 v00000000031d8b80_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_133.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031dac00_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v00000000031d89a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031dac00_0, 0;
    %jmp T_133.3;
T_133.2 ;
    %load/vec4 v00000000031d8c20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_133.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031dac00_0, 0;
T_133.4 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_00000000031a9890;
T_134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d5fc0_0, 0, 1;
    %end;
    .thread T_134;
    .scope S_00000000031a9890;
T_135 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d5520_0, 0, 1;
    %end;
    .thread T_135;
    .scope S_00000000031a9890;
T_136 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000031d5020_0, 0, 5;
    %end;
    .thread T_136;
    .scope S_00000000031a9890;
T_137 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d5a20_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_00000000031a9890;
T_138 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000031d4940_0, 0, 5;
    %end;
    .thread T_138;
    .scope S_00000000031a9890;
T_139 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d5840_0, 0, 1;
    %end;
    .thread T_139;
    .scope S_00000000031a9890;
T_140 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d4a80_0, 0, 1;
    %end;
    .thread T_140;
    .scope S_00000000031a9890;
T_141 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d57a0_0, 0, 1;
    %end;
    .thread T_141;
    .scope S_00000000031a9890;
T_142 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d55c0_0, 0, 1;
    %end;
    .thread T_142;
    .scope S_00000000031a9890;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d4e40_0, 0, 1;
    %end;
    .thread T_143;
    .scope S_00000000031a9890;
T_144 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d6740_0, 0, 1;
    %end;
    .thread T_144;
    .scope S_00000000031a9890;
T_145 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d7780_0, 0, 1;
    %end;
    .thread T_145;
    .scope S_00000000031a9890;
T_146 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d76e0_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_00000000031a9890;
T_147 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d7820_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_00000000031a9890;
T_148 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d52a0_0, 0, 1;
    %end;
    .thread T_148;
    .scope S_00000000031a9890;
T_149 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d5980_0, 0, 1;
    %end;
    .thread T_149;
    .scope S_00000000031a9890;
T_150 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d4c60_0, 0, 1;
    %end;
    .thread T_150;
    .scope S_00000000031a9890;
T_151 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031d3b80_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_00000000031a9410;
T_152 ;
    %wait E_000000000304d9a0;
    %load/vec4 v00000000031a53f0_0;
    %store/vec4 v000000000319a590_0, 0, 1;
    %load/vec4 v00000000031a5210_0;
    %store/vec4 v0000000003198a10_0, 0, 1;
    %load/vec4 v00000000031a6890_0;
    %store/vec4 v000000000319a090_0, 0, 1;
    %load/vec4 v00000000031a69d0_0;
    %store/vec4 v0000000003198510_0, 0, 1;
    %load/vec4 v00000000031a6cf0_0;
    %store/vec4 v00000000031992d0_0, 0, 1;
    %load/vec4 v000000000319a770_0;
    %store/vec4 v00000000031da340_0, 0, 1;
    %load/vec4 v00000000031a52b0_0;
    %store/vec4 v0000000003198b50_0, 0, 13;
    %load/vec4 v00000000031a4d10_0;
    %store/vec4 v00000000031980b0_0, 0, 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_00000000030db690;
T_153 ;
    %wait E_000000000304dfa0;
    %load/vec4 v00000000031a48b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v00000000031a0c10_0;
    %store/vec4 v00000000031a08f0_0, 0, 13;
    %load/vec4 v00000000031a48b0_0;
    %store/vec4 v000000000319fb30_0, 0, 1;
    %load/vec4 v000000000319fd10_0;
    %store/vec4 v00000000031a1a70_0, 0, 1;
    %load/vec4 v00000000031a3eb0_0;
    %store/vec4 v00000000031a1b10_0, 0, 1;
    %load/vec4 v00000000031a25b0_0;
    %store/vec4 v00000000031a1570_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_00000000031ab090;
    %join;
T_153.0 ;
    %load/vec4 v00000000031a4f90_0;
    %load/vec4 v00000000031a48b0_0;
    %nor/r;
    %load/vec4 v00000000031a66b0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v00000000031a0c10_0;
    %store/vec4 v000000000319e550_0, 0, 13;
    %load/vec4 v00000000031a66b0_0;
    %store/vec4 v000000000319e0f0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_00000000030daf10;
    %join;
T_153.2 ;
    %jmp T_153;
    .thread T_153;
    .scope S_00000000030da490;
T_154 ;
    %wait E_000000000304d7e0;
    %load/vec4 v00000000031a5030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v00000000031a0df0_0;
    %store/vec4 v00000000031a0ad0_0, 0, 13;
    %load/vec4 v00000000031a5030_0;
    %store/vec4 v00000000031a0990_0, 0, 1;
    %load/vec4 v000000000319f950_0;
    %store/vec4 v00000000031a1cf0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_00000000031aa190;
    %join;
T_154.0 ;
    %load/vec4 v00000000031a5350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v00000000031a0df0_0;
    %store/vec4 v000000000319ef50_0, 0, 13;
    %load/vec4 v00000000031a4c70_0;
    %store/vec4 v000000000319f1d0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_00000000030d9890;
    %join;
T_154.2 ;
    %jmp T_154;
    .thread T_154;
    .scope S_00000000030da610;
T_155 ;
    %wait E_000000000304dfa0;
    %load/vec4 v00000000031a2dd0_0;
    %load/vec4 v00000000031a2fb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %load/vec4 v00000000031a48b0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031a5030_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_155.2, 9;
    %load/vec4 v00000000031a0c10_0;
    %load/vec4 v00000000031a48b0_0;
    %pad/u 32;
    %load/vec4 v00000000031a0df0_0;
    %load/vec4 v00000000031a5030_0;
    %pad/u 32;
    %store/vec4 v000000000319dc90_0, 0, 32;
    %store/vec4 v000000000319bcb0_0, 0, 13;
    %store/vec4 v000000000319d830_0, 0, 32;
    %store/vec4 v000000000319bb70_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030da910;
    %join;
    %load/vec4  v000000000319e730_0;
    %pad/s 1;
    %store/vec4 v00000000031a32d0_0, 0, 1;
    %jmp T_155.3;
T_155.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a32d0_0, 0, 1;
T_155.3 ;
    %jmp T_155.1;
T_155.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a32d0_0, 0, 1;
T_155.1 ;
    %load/vec4 v00000000031a2dd0_0;
    %load/vec4 v000000000319bf30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.4, 8;
    %load/vec4 v00000000031a48b0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000319a950_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_155.6, 9;
    %load/vec4 v00000000031a0c10_0;
    %load/vec4 v00000000031a48b0_0;
    %pad/u 32;
    %load/vec4 v000000000319a8b0_0;
    %load/vec4 v000000000319a950_0;
    %pad/u 32;
    %store/vec4 v000000000319dc90_0, 0, 32;
    %store/vec4 v000000000319bcb0_0, 0, 13;
    %store/vec4 v000000000319d830_0, 0, 32;
    %store/vec4 v000000000319bb70_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030da910;
    %join;
    %load/vec4  v000000000319e730_0;
    %pad/s 1;
    %store/vec4 v00000000031a3410_0, 0, 1;
    %jmp T_155.7;
T_155.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a3410_0, 0, 1;
T_155.7 ;
    %jmp T_155.5;
T_155.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a3410_0, 0, 1;
T_155.5 ;
    %load/vec4 v00000000031a32d0_0;
    %load/vec4 v00000000031a5030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_00000000031d20b8, "%0s collision detected at time: %0d, ", P_00000000031d2240, $time {0 0 0};
    %load/vec4 v00000000031a48b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_155.11, 8;
T_155.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_155.11, 8;
 ; End of false expr.
    %blend;
T_155.11;
    %vpi_call/w 5 3349 "$fwrite", P_00000000031d20b8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031a0c10_0, v00000000031a0df0_0 {1 0 0};
    %jmp T_155.9;
T_155.8 ;
    %load/vec4 v00000000031a3410_0;
    %load/vec4 v000000000319a950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_00000000031d20b8, "%0s collision detected at time: %0d, ", P_00000000031d2240, $time {0 0 0};
    %load/vec4 v00000000031a48b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_155.15, 8;
T_155.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_155.15, 8;
 ; End of false expr.
    %blend;
T_155.15;
    %vpi_call/w 5 3355 "$fwrite", P_00000000031d20b8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031a0c10_0, v000000000319a8b0_0 {1 0 0};
T_155.12 ;
T_155.9 ;
    %jmp T_155;
    .thread T_155;
    .scope S_00000000030da610;
T_156 ;
    %wait E_000000000304d7e0;
    %load/vec4 v00000000031a2dd0_0;
    %load/vec4 v00000000031a2fb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v00000000031a48b0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031a5030_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_156.2, 9;
    %load/vec4 v00000000031a0c10_0;
    %load/vec4 v00000000031a48b0_0;
    %pad/u 32;
    %load/vec4 v00000000031a0df0_0;
    %load/vec4 v00000000031a5030_0;
    %pad/u 32;
    %store/vec4 v000000000319dc90_0, 0, 32;
    %store/vec4 v000000000319bcb0_0, 0, 13;
    %store/vec4 v000000000319d830_0, 0, 32;
    %store/vec4 v000000000319bb70_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030da910;
    %join;
    %load/vec4  v000000000319e730_0;
    %pad/s 1;
    %store/vec4 v00000000031a3370_0, 0, 1;
    %jmp T_156.3;
T_156.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a3370_0, 0, 1;
T_156.3 ;
    %jmp T_156.1;
T_156.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a3370_0, 0, 1;
T_156.1 ;
    %load/vec4 v000000000319c570_0;
    %load/vec4 v00000000031a2fb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.4, 8;
    %load/vec4 v000000000319bad0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031a5030_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_156.6, 9;
    %load/vec4 v000000000319cf70_0;
    %load/vec4 v000000000319bad0_0;
    %pad/u 32;
    %load/vec4 v00000000031a0df0_0;
    %load/vec4 v00000000031a5030_0;
    %pad/u 32;
    %store/vec4 v000000000319dc90_0, 0, 32;
    %store/vec4 v000000000319bcb0_0, 0, 13;
    %store/vec4 v000000000319d830_0, 0, 32;
    %store/vec4 v000000000319bb70_0, 0, 13;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000030da910;
    %join;
    %load/vec4  v000000000319e730_0;
    %pad/s 1;
    %store/vec4 v00000000031a3d70_0, 0, 1;
    %jmp T_156.7;
T_156.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a3d70_0, 0, 1;
T_156.7 ;
    %jmp T_156.5;
T_156.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a3d70_0, 0, 1;
T_156.5 ;
    %load/vec4 v00000000031a3370_0;
    %load/vec4 v00000000031a48b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_00000000031d20b8, "%0s collision detected at time: %0d, ", P_00000000031d2240, $time {0 0 0};
    %load/vec4 v00000000031a5030_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_156.11, 8;
T_156.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_156.11, 8;
 ; End of false expr.
    %blend;
T_156.11;
    %vpi_call/w 5 3391 "$fwrite", P_00000000031d20b8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000031a0c10_0, S<0,vec4,u40>, v00000000031a0df0_0 {1 0 0};
    %jmp T_156.9;
T_156.8 ;
    %load/vec4 v00000000031a3d70_0;
    %load/vec4 v000000000319bad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_00000000031d20b8, "%0s collision detected at time: %0d, ", P_00000000031d2240, $time {0 0 0};
    %load/vec4 v00000000031a5030_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_156.15, 8;
T_156.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_156.15, 8;
 ; End of false expr.
    %blend;
T_156.15;
    %vpi_call/w 5 3397 "$fwrite", P_00000000031d20b8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v000000000319cf70_0, S<0,vec4,u40>, v00000000031a0df0_0 {1 0 0};
T_156.12 ;
T_156.9 ;
    %jmp T_156;
    .thread T_156;
    .scope S_00000000031a9710;
T_157 ;
    %wait E_000000000304e0a0;
    %load/vec4 v000000000319d6f0_0;
    %store/vec4 v000000000319f130_0, 0, 1;
    %load/vec4 v000000000319f450_0;
    %store/vec4 v000000000319d1f0_0, 0, 13;
    %load/vec4 v000000000319e190_0;
    %store/vec4 v000000000319e870_0, 0, 1;
    %load/vec4 v000000000319f090_0;
    %store/vec4 v000000000319eff0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_00000000031aa610;
T_158 ;
    %wait E_000000000304e060;
    %load/vec4 v000000000319f310_0;
    %store/vec4 v000000000319d6f0_0, 0, 1;
    %load/vec4 v000000000319f4f0_0;
    %store/vec4 v000000000319e190_0, 0, 1;
    %load/vec4 v000000000319f270_0;
    %store/vec4 v000000000319f090_0, 0, 1;
    %load/vec4 v000000000319dbf0_0;
    %store/vec4 v000000000319f450_0, 0, 13;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_00000000031a9290;
T_159 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031a05d0_0, 0, 8;
    %end;
    .thread T_159;
    .scope S_00000000031a9290;
T_160 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031a05d0_0, "%h", v000000000319fe50_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319fe50_0, 0, 1;
T_160.0 ;
    %load/vec4 v000000000319fe50_0;
    %store/vec4 v000000000319f130_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000319d1f0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319e870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319d6f0_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000319f450_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319e190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319f090_0, 0, 1;
    %load/vec4 v000000000319fe50_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v00000000031a1070_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000319ff90_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a0cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319e410_0, 0, 1;
    %end;
    .thread T_160;
    .scope S_00000000031a9a10;
T_161 ;
    %wait E_000000000304d860;
    %load/vec4 v00000000031a1750_0;
    %store/vec4 v00000000031a0490_0, 0, 1;
    %load/vec4 v00000000031a0030_0;
    %store/vec4 v00000000031a03f0_0, 0, 1;
    %load/vec4 v00000000031a17f0_0;
    %store/vec4 v00000000031a1890_0, 0, 1;
    %load/vec4 v00000000031a0fd0_0;
    %store/vec4 v00000000031a1390_0, 0, 13;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_00000000031aa790;
T_162 ;
    %wait E_000000000304d7e0;
    %load/vec4 v00000000031a0e90_0;
    %load/vec4 v00000000031a19d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %load/vec4 v00000000031a1250_0;
    %assign/vec4 v00000000031a1d90_0, 100;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031a0b70_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319fbd0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319fdb0_0, 100;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v00000000031a0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v00000000031a0490_0;
    %assign/vec4 v00000000031a1d90_0, 100;
    %load/vec4 v00000000031a1390_0;
    %assign/vec4 v00000000031a0b70_0, 100;
    %load/vec4 v00000000031a03f0_0;
    %assign/vec4 v000000000319fbd0_0, 100;
    %load/vec4 v00000000031a1890_0;
    %assign/vec4 v000000000319fdb0_0, 100;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_00000000031aa010;
T_163 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031a02b0_0, 0, 8;
    %end;
    .thread T_163;
    .scope S_00000000031aa010;
T_164 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031a02b0_0, "%h", v00000000031a1250_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a1250_0, 0, 1;
T_164.0 ;
    %load/vec4 v00000000031a1250_0;
    %store/vec4 v00000000031a1d90_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031a0b70_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319fbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319fdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a0490_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031a1390_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a03f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a1890_0, 0, 1;
    %load/vec4 v00000000031a1250_0;
    %replicate 2;
    %pad/u 1;
    %store/vec4 v00000000031a0530_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031a1430_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a0710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a0210_0, 0, 1;
    %end;
    .thread T_164;
    .scope S_00000000030daa90;
T_165 ;
    %wait E_000000000304d460;
    %load/vec4 v000000000319e910_0;
    %store/vec4 v000000000319d8d0_0, 0, 1;
    %load/vec4 v000000000319f770_0;
    %store/vec4 v000000000319d150_0, 0, 13;
    %load/vec4 v000000000319d970_0;
    %store/vec4 v000000000319e9b0_0, 0, 1;
    %load/vec4 v000000000319da10_0;
    %store/vec4 v000000000319f630_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_00000000030d9a10;
T_166 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319f810_0, 0, 1;
    %end;
    .thread T_166;
    .scope S_00000000030d9a10;
T_167 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319ea50_0, 0, 1;
    %end;
    .thread T_167;
    .scope S_00000000030d9a10;
T_168 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319eb90_0, 0, 1;
    %end;
    .thread T_168;
    .scope S_00000000030d9a10;
T_169 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000000000319dab0_0, 0, 13;
    %end;
    .thread T_169;
    .scope S_00000000030da190;
T_170 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000031a2bf0_0, 0, 5;
    %end;
    .thread T_170;
    .scope S_00000000030da190;
T_171 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031a30f0_0, 0, 8;
    %end;
    .thread T_171;
    .scope S_00000000030da190;
T_172 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031a3230_0, 0, 8;
    %end;
    .thread T_172;
    .scope S_00000000030da190;
T_173 ;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v00000000031a2b50_0, 0, 8;
    %end;
    .thread T_173;
    .scope S_00000000030da190;
T_174 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v00000000031a3050_0, 0, 8184;
    %end;
    .thread T_174;
    .scope S_00000000030da190;
T_175 ;
    %pushi/vec4 3436757710, 0, 8057;
    %concati/vec4 3201490150, 0, 32;
    %concati/vec4 3403999328, 0, 32;
    %concati/vec4 3202663130, 0, 32;
    %concati/vec4 778921325, 0, 31;
    %store/vec4 v00000000031a3550_0, 0, 8184;
    %end;
    .thread T_175;
    .scope S_00000000030da190;
T_176 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031a2f10_0, 0, 32;
    %end;
    .thread T_176;
    .scope S_00000000030da190;
T_177 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_00000000030dac10;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v00000000031a30f0_0, "%h", v00000000031a3ff0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_177.0, 4;
    %load/vec4 v00000000031a3ff0_0;
    %store/vec4 v00000000031a4090_0, 0, 1;
    %jmp T_177.1;
T_177.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a4090_0, 0, 1;
T_177.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v00000000031a3230_0, "%h", v00000000031a3af0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_177.2, 4;
    %load/vec4 v00000000031a3af0_0;
    %store/vec4 v00000000031a6bb0_0, 0, 1;
    %jmp T_177.3;
T_177.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a6bb0_0, 0, 1;
T_177.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a5ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a2510_0, 0, 1;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000000031a5710_0, 0, 13;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000319eeb0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030dad90;
    %join;
    %load/vec4  v000000000319f3b0_0;
    %sub;
    %store/vec4 v00000000031a57b0_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000319eeb0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030dad90;
    %join;
    %load/vec4  v000000000319f3b0_0;
    %sub;
    %store/vec4 v00000000031a5850_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000319eeb0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030dad90;
    %join;
    %load/vec4  v000000000319f3b0_0;
    %sub;
    %store/vec4 v00000000031a4e50_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000319eeb0_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_flag_i0.ji_flag_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_00000000030dad90;
    %join;
    %load/vec4  v000000000319f3b0_0;
    %sub;
    %store/vec4 v00000000031a58f0_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_177;
    .scope S_00000000030d9d10;
T_178 ;
    %wait E_000000000304d5e0;
    %load/vec4 v000000000319b170_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000000000319b8f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000319b170_0, 0;
    %jmp T_178;
    .thread T_178;
    .scope S_00000000030d9d10;
T_179 ;
    %wait E_000000000304df60;
    %load/vec4 v000000000319b8f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_179.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000000000319ba30_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v000000000319cbb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000319c2f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v000000000319cb10_0;
    %assign/vec4 v000000000319ba30_0, 0;
T_179.2 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_00000000030d9d10;
T_180 ;
    %wait E_000000000304d5e0;
    %load/vec4 v000000000319ba30_0;
    %store/vec4 v000000000319c250_0, 0, 7;
    %jmp T_180;
    .thread T_180;
    .scope S_00000000030d9d10;
T_181 ;
    %wait E_000000000304dde0;
    %load/vec4 v000000000319b170_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_181.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319ad10_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v000000000319cbb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_181.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000319ad10_0, 0;
    %jmp T_181.3;
T_181.2 ;
    %load/vec4 v000000000319b710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_181.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000319ad10_0, 0;
T_181.4 ;
T_181.3 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_00000000030d9b90;
T_182 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a5b70_0, 0, 1;
    %end;
    .thread T_182;
    .scope S_00000000030d9b90;
T_183 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a6e30_0, 0, 1;
    %end;
    .thread T_183;
    .scope S_00000000030d9b90;
T_184 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000031a4a90_0, 0, 5;
    %end;
    .thread T_184;
    .scope S_00000000030d9b90;
T_185 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a6ed0_0, 0, 1;
    %end;
    .thread T_185;
    .scope S_00000000030d9b90;
T_186 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000031a4b30_0, 0, 5;
    %end;
    .thread T_186;
    .scope S_00000000030d9b90;
T_187 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a5fd0_0, 0, 1;
    %end;
    .thread T_187;
    .scope S_00000000030d9b90;
T_188 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a6a70_0, 0, 1;
    %end;
    .thread T_188;
    .scope S_00000000030d9b90;
T_189 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a6b10_0, 0, 1;
    %end;
    .thread T_189;
    .scope S_00000000030d9b90;
T_190 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a49f0_0, 0, 1;
    %end;
    .thread T_190;
    .scope S_00000000030d9b90;
T_191 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a5530_0, 0, 1;
    %end;
    .thread T_191;
    .scope S_00000000030d9b90;
T_192 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003199b90_0, 0, 1;
    %end;
    .thread T_192;
    .scope S_00000000030d9b90;
T_193 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000319a810_0, 0, 1;
    %end;
    .thread T_193;
    .scope S_00000000030d9b90;
T_194 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031986f0_0, 0, 1;
    %end;
    .thread T_194;
    .scope S_00000000030d9b90;
T_195 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003199230_0, 0, 1;
    %end;
    .thread T_195;
    .scope S_00000000030d9b90;
T_196 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a6110_0, 0, 1;
    %end;
    .thread T_196;
    .scope S_00000000030d9b90;
T_197 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a50d0_0, 0, 1;
    %end;
    .thread T_197;
    .scope S_00000000030d9b90;
T_198 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a6c50_0, 0, 1;
    %end;
    .thread T_198;
    .scope S_00000000030d9b90;
T_199 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031a5170_0, 0, 1;
    %end;
    .thread T_199;
    .scope S_00000000030d7070;
T_200 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_200.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e8b00_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v00000000031eae00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_200.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e8b00_0, 0;
    %jmp T_200.3;
T_200.2 ;
    %load/vec4 v00000000031e95a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_200.4, 4;
    %load/vec4 v00000000031e8b00_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000031e8b00_0, 0;
    %jmp T_200.5;
T_200.4 ;
    %load/vec4 v00000000031e8b00_0;
    %assign/vec4 v00000000031e8b00_0, 0;
T_200.5 ;
T_200.3 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_00000000030d7070;
T_201 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_201.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e7840_0, 0;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v00000000031eae00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_201.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e7840_0, 0;
    %jmp T_201.3;
T_201.2 ;
    %load/vec4 v00000000031e95a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_201.4, 4;
    %load/vec4 v00000000031eaf40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_201.6, 4;
    %load/vec4 v00000000031e7840_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000031e7840_0, 0;
    %jmp T_201.7;
T_201.6 ;
    %load/vec4 v00000000031e7840_0;
    %assign/vec4 v00000000031e7840_0, 0;
T_201.7 ;
    %jmp T_201.5;
T_201.4 ;
    %load/vec4 v00000000031e7840_0;
    %assign/vec4 v00000000031e7840_0, 0;
T_201.5 ;
T_201.3 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_00000000030d7070;
T_202 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_202.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e6ee0_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v00000000031eae00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_202.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e6ee0_0, 0;
    %jmp T_202.3;
T_202.2 ;
    %load/vec4 v00000000031e8a60_0;
    %load/vec4 v00000000031e89c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000031e6ee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.4, 8;
    %load/vec4 v00000000031e8a60_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000031e8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e6ee0_0, 0;
    %jmp T_202.5;
T_202.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000031e8a60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000031e8a60_0;
    %load/vec4 v00000000031e89c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.6, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031e6ee0_0, 0;
    %jmp T_202.7;
T_202.6 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e8a60_0, 0;
    %load/vec4 v00000000031e6ee0_0;
    %assign/vec4 v00000000031e6ee0_0, 0;
T_202.7 ;
T_202.5 ;
T_202.3 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_00000000030d7070;
T_203 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_203.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e77a0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e6b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e6bc0_0, 0;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v00000000031e8a60_0;
    %assign/vec4 v00000000031e77a0_0, 0;
    %load/vec4 v00000000031e77a0_0;
    %assign/vec4 v00000000031e6b20_0, 0;
    %load/vec4 v00000000031e6a80_0;
    %assign/vec4 v00000000031e6bc0_0, 0;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_00000000030d7070;
T_204 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_204.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e6a80_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031e8a60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000031e8a60_0;
    %load/vec4 v00000000031e89c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031e6a80_0, 0;
    %jmp T_204.3;
T_204.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e6a80_0, 0;
T_204.3 ;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_00000000030d7070;
T_205 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_205.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e9c80_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e9a00_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e9820_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031e8a60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000031e8a60_0;
    %load/vec4 v00000000031e89c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000031e8100_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v00000000031e9820_0, 0;
    %load/vec4 v00000000031e89c0_0;
    %assign/vec4 v00000000031e9a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e9c80_0, 0;
    %jmp T_205.3;
T_205.2 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031e9820_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000031e9820_0;
    %load/vec4 v00000000031e9a00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.4, 8;
    %load/vec4 v00000000031e9820_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000031e9820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031e9c80_0, 0;
    %load/vec4 v00000000031e9a00_0;
    %assign/vec4 v00000000031e9a00_0, 0;
    %jmp T_205.5;
T_205.4 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e9820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e9c80_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e9a00_0, 0;
T_205.5 ;
T_205.3 ;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_00000000030d7070;
T_206 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_206.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031eb8a0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031eab80_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031ea220_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031e8a60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000031e8a60_0;
    %load/vec4 v00000000031e89c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000031e8100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.2, 8;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v00000000031ea220_0, 0;
    %load/vec4 v00000000031e89c0_0;
    %assign/vec4 v00000000031eab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031eb8a0_0, 0;
    %jmp T_206.3;
T_206.2 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000000031ea220_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000031ea220_0;
    %load/vec4 v00000000031eab80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.4, 8;
    %load/vec4 v00000000031ea220_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000031ea220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031eb8a0_0, 0;
    %load/vec4 v00000000031eab80_0;
    %assign/vec4 v00000000031eab80_0, 0;
    %jmp T_206.5;
T_206.4 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031ea220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031eb8a0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031eab80_0, 0;
T_206.5 ;
T_206.3 ;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_00000000030d7070;
T_207 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_207.0, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031ea7c0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e96e0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e9960_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e98c0_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v00000000031e9820_0;
    %assign/vec4 v00000000031ea7c0_0, 0;
    %load/vec4 v00000000031ea7c0_0;
    %assign/vec4 v00000000031e96e0_0, 0;
    %load/vec4 v00000000031ea220_0;
    %assign/vec4 v00000000031e9960_0, 0;
    %load/vec4 v00000000031e9960_0;
    %assign/vec4 v00000000031e98c0_0, 0;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_00000000030d7070;
T_208 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_208.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e9dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e9b40_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000031e82e0_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v00000000031e95a0_0;
    %assign/vec4 v00000000031e9dc0_0, 0;
    %load/vec4 v00000000031eaf40_0;
    %assign/vec4 v00000000031e9b40_0, 0;
    %load/vec4 v00000000031e89c0_0;
    %assign/vec4 v00000000031e82e0_0, 0;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_00000000030d7070;
T_209 ;
    %wait E_000000000304d4a0;
    %load/vec4 v00000000031e9640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_209.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031e8100_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v00000000031e95a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000031e9dc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.2, 8;
    %load/vec4 v00000000031e8100_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v00000000031e8100_0, 0;
    %jmp T_209.3;
T_209.2 ;
    %load/vec4 v00000000031e8100_0;
    %assign/vec4 v00000000031e8100_0, 0;
T_209.3 ;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0000000003203340;
T_210 ;
    %wait E_000000000304eda0;
    %load/vec4 v000000000321c4f0_0;
    %store/vec4 v0000000003220870_0, 0, 1;
    %load/vec4 v000000000321e070_0;
    %store/vec4 v000000000321fb50_0, 0, 1;
    %load/vec4 v000000000321ca90_0;
    %store/vec4 v000000000321f3d0_0, 0, 1;
    %load/vec4 v000000000321c9f0_0;
    %store/vec4 v000000000321ee30_0, 0, 1;
    %load/vec4 v000000000321bf50_0;
    %store/vec4 v000000000321f330_0, 0, 1;
    %load/vec4 v0000000003220af0_0;
    %store/vec4 v0000000003222df0_0, 0, 1;
    %load/vec4 v000000000321c090_0;
    %store/vec4 v000000000321ea70_0, 0, 9;
    %load/vec4 v000000000321d7b0_0;
    %store/vec4 v000000000321f010_0, 0, 8;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_00000000031e66c0;
T_211 ;
    %wait E_000000000304e560;
    %load/vec4 v000000000321cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %load/vec4 v00000000031f09e0_0;
    %store/vec4 v00000000031f0260_0, 0, 9;
    %load/vec4 v000000000321cef0_0;
    %store/vec4 v00000000031ef220_0, 0, 1;
    %load/vec4 v00000000031ee3c0_0;
    %store/vec4 v00000000031ef4a0_0, 0, 8;
    %load/vec4 v00000000031f2380_0;
    %store/vec4 v00000000031f04e0_0, 0, 1;
    %load/vec4 v00000000031f12a0_0;
    %store/vec4 v00000000031f03a0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_a, S_0000000003202d40;
    %join;
T_211.0 ;
    %load/vec4 v000000000321be10_0;
    %load/vec4 v000000000321cef0_0;
    %nor/r;
    %load/vec4 v000000000321ce50_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.2, 8;
    %load/vec4 v00000000031f09e0_0;
    %store/vec4 v00000000031ecac0_0, 0, 9;
    %load/vec4 v000000000321ce50_0;
    %store/vec4 v00000000031eda60_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_a, S_00000000032028c0;
    %join;
T_211.2 ;
    %jmp T_211;
    .thread T_211;
    .scope S_00000000031e4bc0;
T_212 ;
    %wait E_000000000304e420;
    %load/vec4 v000000000321bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %load/vec4 v00000000031ee280_0;
    %store/vec4 v00000000031ef860_0, 0, 9;
    %load/vec4 v000000000321bd70_0;
    %store/vec4 v00000000031ef2c0_0, 0, 1;
    %load/vec4 v00000000031ee460_0;
    %store/vec4 v00000000031f0940_0, 0, 8;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.write_b, S_00000000032031c0;
    %join;
T_212.0 ;
    %load/vec4 v000000000321d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %load/vec4 v00000000031ee280_0;
    %store/vec4 v00000000031ebd00_0, 0, 9;
    %load/vec4 v000000000321c630_0;
    %store/vec4 v00000000031ec2a0_0, 0, 1;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.read_b, S_0000000003203040;
    %join;
T_212.2 ;
    %jmp T_212;
    .thread T_212;
    .scope S_00000000031e5340;
T_213 ;
    %wait E_000000000304e560;
    %load/vec4 v00000000031f0ee0_0;
    %load/vec4 v00000000031f1c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.0, 8;
    %load/vec4 v000000000321cef0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000321bd70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_213.2, 9;
    %load/vec4 v00000000031f09e0_0;
    %load/vec4 v000000000321cef0_0;
    %pad/u 32;
    %load/vec4 v00000000031ee280_0;
    %load/vec4 v000000000321bd70_0;
    %pad/u 32;
    %store/vec4 v00000000031ec480_0, 0, 32;
    %store/vec4 v00000000031eb9e0_0, 0, 9;
    %store/vec4 v00000000031e9500_0, 0, 32;
    %store/vec4 v00000000031eb3a0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031e4ec0;
    %join;
    %load/vec4  v00000000031e9460_0;
    %pad/s 1;
    %store/vec4 v00000000031f1840_0, 0, 1;
    %jmp T_213.3;
T_213.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f1840_0, 0, 1;
T_213.3 ;
    %jmp T_213.1;
T_213.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f1840_0, 0, 1;
T_213.1 ;
    %load/vec4 v00000000031f0ee0_0;
    %load/vec4 v00000000031eac20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.4, 8;
    %load/vec4 v000000000321cef0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000031eb300_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_213.6, 9;
    %load/vec4 v00000000031f09e0_0;
    %load/vec4 v000000000321cef0_0;
    %pad/u 32;
    %load/vec4 v00000000031ea9a0_0;
    %load/vec4 v00000000031eb300_0;
    %pad/u 32;
    %store/vec4 v00000000031ec480_0, 0, 32;
    %store/vec4 v00000000031eb9e0_0, 0, 9;
    %store/vec4 v00000000031e9500_0, 0, 32;
    %store/vec4 v00000000031eb3a0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031e4ec0;
    %join;
    %load/vec4  v00000000031e9460_0;
    %pad/s 1;
    %store/vec4 v00000000031f1b60_0, 0, 1;
    %jmp T_213.7;
T_213.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f1b60_0, 0, 1;
T_213.7 ;
    %jmp T_213.5;
T_213.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f1b60_0, 0, 1;
T_213.5 ;
    %load/vec4 v00000000031f1840_0;
    %load/vec4 v000000000321bd70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.8, 8;
    %vpi_call/w 5 3347 "$fwrite", P_00000000032004d8, "%0s collision detected at time: %0d, ", P_0000000003200660, $time {0 0 0};
    %load/vec4 v000000000321cef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_213.11, 8;
T_213.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_213.11, 8;
 ; End of false expr.
    %blend;
T_213.11;
    %vpi_call/w 5 3349 "$fwrite", P_00000000032004d8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031f09e0_0, v00000000031ee280_0 {1 0 0};
    %jmp T_213.9;
T_213.8 ;
    %load/vec4 v00000000031f1b60_0;
    %load/vec4 v00000000031eb300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.12, 8;
    %vpi_call/w 5 3353 "$fwrite", P_00000000032004d8, "%0s collision detected at time: %0d, ", P_0000000003200660, $time {0 0 0};
    %load/vec4 v000000000321cef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_213.15, 8;
T_213.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_213.15, 8;
 ; End of false expr.
    %blend;
T_213.15;
    %vpi_call/w 5 3355 "$fwrite", P_00000000032004d8, "Instance: %m, A %0s address: %0h, B write address: %0h\012", S<0,vec4,u40>, v00000000031f09e0_0, v00000000031ea9a0_0 {1 0 0};
T_213.12 ;
T_213.9 ;
    %jmp T_213;
    .thread T_213;
    .scope S_00000000031e5340;
T_214 ;
    %wait E_000000000304e420;
    %load/vec4 v00000000031f0ee0_0;
    %load/vec4 v00000000031f1c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %load/vec4 v000000000321cef0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000321bd70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_214.2, 9;
    %load/vec4 v00000000031f09e0_0;
    %load/vec4 v000000000321cef0_0;
    %pad/u 32;
    %load/vec4 v00000000031ee280_0;
    %load/vec4 v000000000321bd70_0;
    %pad/u 32;
    %store/vec4 v00000000031ec480_0, 0, 32;
    %store/vec4 v00000000031eb9e0_0, 0, 9;
    %store/vec4 v00000000031e9500_0, 0, 32;
    %store/vec4 v00000000031eb3a0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031e4ec0;
    %join;
    %load/vec4  v00000000031e9460_0;
    %pad/s 1;
    %store/vec4 v00000000031f0b20_0, 0, 1;
    %jmp T_214.3;
T_214.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f0b20_0, 0, 1;
T_214.3 ;
    %jmp T_214.1;
T_214.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f0b20_0, 0, 1;
T_214.1 ;
    %load/vec4 v00000000031eaae0_0;
    %load/vec4 v00000000031f1c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.4, 8;
    %load/vec4 v00000000031eacc0_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000321bd70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_214.6, 9;
    %load/vec4 v00000000031ead60_0;
    %load/vec4 v00000000031eacc0_0;
    %pad/u 32;
    %load/vec4 v00000000031ee280_0;
    %load/vec4 v000000000321bd70_0;
    %pad/u 32;
    %store/vec4 v00000000031ec480_0, 0, 32;
    %store/vec4 v00000000031eb9e0_0, 0, 9;
    %store/vec4 v00000000031e9500_0, 0, 32;
    %store/vec4 v00000000031eb3a0_0, 0, 9;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.collision_check, S_00000000031e4ec0;
    %join;
    %load/vec4  v00000000031e9460_0;
    %pad/s 1;
    %store/vec4 v00000000031f18e0_0, 0, 1;
    %jmp T_214.7;
T_214.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f18e0_0, 0, 1;
T_214.7 ;
    %jmp T_214.5;
T_214.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f18e0_0, 0, 1;
T_214.5 ;
    %load/vec4 v00000000031f0b20_0;
    %load/vec4 v000000000321cef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.8, 8;
    %vpi_call/w 5 3389 "$fwrite", P_00000000032004d8, "%0s collision detected at time: %0d, ", P_0000000003200660, $time {0 0 0};
    %load/vec4 v000000000321bd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.10, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_214.11, 8;
T_214.10 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_214.11, 8;
 ; End of false expr.
    %blend;
T_214.11;
    %vpi_call/w 5 3391 "$fwrite", P_00000000032004d8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000031f09e0_0, S<0,vec4,u40>, v00000000031ee280_0 {1 0 0};
    %jmp T_214.9;
T_214.8 ;
    %load/vec4 v00000000031f18e0_0;
    %load/vec4 v00000000031eacc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.12, 8;
    %vpi_call/w 5 3395 "$fwrite", P_00000000032004d8, "%0s collision detected at time: %0d, ", P_0000000003200660, $time {0 0 0};
    %load/vec4 v000000000321bd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.14, 8;
    %pushi/vec4 2003986804, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_214.15, 8;
T_214.14 ; End of true expr.
    %pushi/vec4 7497057, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_214.15, 8;
 ; End of false expr.
    %blend;
T_214.15;
    %vpi_call/w 5 3397 "$fwrite", P_00000000032004d8, "Instance: %m, A write address: %0h, B %s address: %0h\012", v00000000031ead60_0, S<0,vec4,u40>, v00000000031ee280_0 {1 0 0};
T_214.12 ;
T_214.9 ;
    %jmp T_214;
    .thread T_214;
    .scope S_0000000003201e40;
T_215 ;
    %wait E_000000000304eea0;
    %load/vec4 v00000000031ec8e0_0;
    %store/vec4 v00000000031ed7e0_0, 0, 8;
    %load/vec4 v00000000031ec700_0;
    %store/vec4 v00000000031ed060_0, 0, 9;
    %load/vec4 v00000000031ed920_0;
    %store/vec4 v00000000031ecf20_0, 0, 1;
    %load/vec4 v00000000031ee140_0;
    %store/vec4 v00000000031ed1a0_0, 0, 1;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0000000003201cc0;
T_216 ;
    %wait E_000000000304e4e0;
    %load/vec4 v00000000031edce0_0;
    %store/vec4 v00000000031ec8e0_0, 0, 8;
    %load/vec4 v00000000031ec840_0;
    %store/vec4 v00000000031ed920_0, 0, 1;
    %load/vec4 v00000000031ec5c0_0;
    %store/vec4 v00000000031ee140_0, 0, 1;
    %load/vec4 v00000000031edd80_0;
    %store/vec4 v00000000031ec700_0, 0, 9;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0000000003202ec0;
T_217 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000031ebc60_0, 0, 64;
    %end;
    .thread T_217;
    .scope S_0000000003202ec0;
T_218 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031ebc60_0, "%h", v00000000031eeb40_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031eeb40_0, 0, 8;
T_218.0 ;
    %load/vec4 v00000000031eeb40_0;
    %store/vec4 v00000000031ed7e0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031ed060_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ecf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ed1a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031ec8e0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031ec700_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ed920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ee140_0, 0, 1;
    %load/vec4 v00000000031eeb40_0;
    %replicate 2;
    %pad/u 8;
    %store/vec4 v00000000031efc20_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031ef540_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031eba80_0, 0, 1;
    %end;
    .thread T_218;
    .scope S_00000000032025c0;
T_219 ;
    %wait E_000000000304e360;
    %load/vec4 v00000000031eebe0_0;
    %store/vec4 v00000000031efea0_0, 0, 8;
    %load/vec4 v00000000031f0080_0;
    %store/vec4 v00000000031f0800_0, 0, 1;
    %load/vec4 v00000000031effe0_0;
    %store/vec4 v00000000031efcc0_0, 0, 1;
    %load/vec4 v00000000031ee640_0;
    %store/vec4 v00000000031ee5a0_0, 0, 9;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_00000000032022c0;
T_220 ;
    %wait E_000000000304e420;
    %load/vec4 v00000000031efe00_0;
    %load/vec4 v00000000031ef720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.0, 8;
    %load/vec4 v00000000031f0760_0;
    %assign/vec4 v00000000031f0440_0, 100;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000031f0120_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031ee6e0_0, 100;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031ef5e0_0, 100;
    %jmp T_220.1;
T_220.0 ;
    %load/vec4 v00000000031efe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.2, 8;
    %load/vec4 v00000000031efea0_0;
    %assign/vec4 v00000000031f0440_0, 100;
    %load/vec4 v00000000031ee5a0_0;
    %assign/vec4 v00000000031f0120_0, 100;
    %load/vec4 v00000000031f0800_0;
    %assign/vec4 v00000000031ee6e0_0, 100;
    %load/vec4 v00000000031efcc0_0;
    %assign/vec4 v00000000031ef5e0_0, 100;
T_220.2 ;
T_220.1 ;
    %jmp T_220;
    .thread T_220;
    .scope S_00000000032019c0;
T_221 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000031efae0_0, 0, 64;
    %end;
    .thread T_221;
    .scope S_00000000032019c0;
T_222 ;
    %vpi_func 5 1689 "$sscanf" 32, v00000000031efae0_0, "%h", v00000000031f0760_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031f0760_0, 0, 8;
T_222.0 ;
    %load/vec4 v00000000031f0760_0;
    %store/vec4 v00000000031f0440_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031f0120_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ee6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ef5e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031efea0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031ee5a0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f0800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031efcc0_0, 0, 1;
    %load/vec4 v00000000031f0760_0;
    %replicate 2;
    %pad/u 8;
    %store/vec4 v00000000031ee780_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031ee320_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031eec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ef680_0, 0, 1;
    %end;
    .thread T_222;
    .scope S_0000000003202a40;
T_223 ;
    %wait E_000000000304ee20;
    %load/vec4 v00000000031edf60_0;
    %store/vec4 v00000000031ebee0_0, 0, 8;
    %load/vec4 v00000000031ece80_0;
    %store/vec4 v00000000031ecd40_0, 0, 9;
    %load/vec4 v00000000031ed4c0_0;
    %store/vec4 v00000000031edba0_0, 0, 1;
    %load/vec4 v00000000031ebbc0_0;
    %store/vec4 v00000000031ecde0_0, 0, 1;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_00000000031e5ac0;
T_224 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031ecb60_0, 0, 8;
    %end;
    .thread T_224;
    .scope S_00000000031e5ac0;
T_225 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ec660_0, 0, 1;
    %end;
    .thread T_225;
    .scope S_00000000031e5ac0;
T_226 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031ed560_0, 0, 1;
    %end;
    .thread T_226;
    .scope S_00000000031e5ac0;
T_227 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000000031ed9c0_0, 0, 9;
    %end;
    .thread T_227;
    .scope S_00000000031e6540;
T_228 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v00000000031f17a0_0, 0, 13;
    %end;
    .thread T_228;
    .scope S_00000000031e6540;
T_229 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000031f1d40_0, 0, 64;
    %end;
    .thread T_229;
    .scope S_00000000031e6540;
T_230 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000031f1fc0_0, 0, 64;
    %end;
    .thread T_230;
    .scope S_00000000031e6540;
T_231 ;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v00000000031f2b00_0, 0, 64;
    %end;
    .thread T_231;
    .scope S_00000000031e6540;
T_232 ;
    %pushi/vec4 3705585350, 0, 8073;
    %concati/vec4 3737829068, 0, 32;
    %concati/vec4 3537423038, 0, 32;
    %concati/vec4 3638477512, 0, 32;
    %concati/vec4 25956, 0, 15;
    %store/vec4 v00000000031f2ce0_0, 0, 8184;
    %end;
    .thread T_232;
    .scope S_00000000031e6540;
T_233 ;
    %pushi/vec4 3537692362, 0, 8097;
    %concati/vec4 3840434366, 0, 32;
    %concati/vec4 3837975132, 0, 32;
    %concati/vec4 7169389, 0, 23;
    %store/vec4 v00000000031f1ca0_0, 0, 8184;
    %end;
    .thread T_233;
    .scope S_00000000031e6540;
T_234 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031f1160_0, 0, 32;
    %end;
    .thread T_234;
    .scope S_00000000031e6540;
T_235 ;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.init_memory, S_0000000003202bc0;
    %join;
    %vpi_func 5 2947 "$sscanf" 32, v00000000031f1d40_0, "%h", v00000000031f21a0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_235.0, 4;
    %load/vec4 v00000000031f21a0_0;
    %store/vec4 v00000000031f0a80_0, 0, 8;
    %jmp T_235.1;
T_235.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031f0a80_0, 0, 8;
T_235.1 ;
    %vpi_func 5 2952 "$sscanf" 32, v00000000031f1fc0_0, "%h", v00000000031f2240_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_235.2, 4;
    %load/vec4 v00000000031f2240_0;
    %store/vec4 v00000000031f0bc0_0, 0, 8;
    %jmp T_235.3;
T_235.2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000031f0bc0_0, 0, 8;
T_235.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000031f1520_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000321c590_0, 0, 9;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031ec160_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003202140;
    %join;
    %load/vec4  v00000000031ec340_0;
    %sub;
    %store/vec4 v000000000321dc10_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031ec160_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003202140;
    %join;
    %load/vec4  v00000000031ec340_0;
    %sub;
    %store/vec4 v000000000321c1d0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031ec160_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003202140;
    %join;
    %load/vec4  v00000000031ec340_0;
    %sub;
    %store/vec4 v000000000321c6d0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000031ec160_0, 0, 32;
    %fork TD_dsp_hdlc_ctrl_testbench.u_hdlctra.u_insert0.u_insert0_ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst.log2roundup, S_0000000003202140;
    %join;
    %load/vec4  v00000000031ec340_0;
    %sub;
    %store/vec4 v000000000321c770_0, 0, 32;
    %vpi_call/w 5 2968 "$display", "Block Memory Generator module %m is using a behavioral model for simulation which will not precisely model memory collision behavior." {0 0 0};
    %end;
    .thread T_235;
    .scope S_00000000031e5040;
T_236 ;
    %wait E_000000000304ebe0;
    %load/vec4 v00000000031eb260_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000031eafe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000031eb260_0, 0;
    %jmp T_236;
    .thread T_236;
    .scope S_00000000031e5040;
T_237 ;
    %wait E_000000000304f160;
    %load/vec4 v00000000031eafe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_237.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000031e9fa0_0, 0;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v00000000031eb120_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000031ea0e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.2, 8;
    %load/vec4 v00000000031eb440_0;
    %assign/vec4 v00000000031e9fa0_0, 0;
T_237.2 ;
T_237.1 ;
    %jmp T_237;
    .thread T_237;
    .scope S_00000000031e5040;
T_238 ;
    %wait E_000000000304ebe0;
    %load/vec4 v00000000031e9fa0_0;
    %store/vec4 v00000000031e9f00_0, 0, 7;
    %jmp T_238;
    .thread T_238;
    .scope S_00000000031e5040;
T_239 ;
    %wait E_000000000304e620;
    %load/vec4 v00000000031eb260_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_239.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031eb760_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v00000000031eb120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_239.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000031eb760_0, 0;
    %jmp T_239.3;
T_239.2 ;
    %load/vec4 v00000000031eb580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_239.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000031eb760_0, 0;
T_239.4 ;
T_239.3 ;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_00000000031e5f40;
T_240 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321cf90_0, 0, 1;
    %end;
    .thread T_240;
    .scope S_00000000031e5f40;
T_241 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321d0d0_0, 0, 1;
    %end;
    .thread T_241;
    .scope S_00000000031e5f40;
T_242 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000321c310_0, 0, 5;
    %end;
    .thread T_242;
    .scope S_00000000031e5f40;
T_243 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321cdb0_0, 0, 1;
    %end;
    .thread T_243;
    .scope S_00000000031e5f40;
T_244 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000321e1b0_0, 0, 5;
    %end;
    .thread T_244;
    .scope S_00000000031e5f40;
T_245 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321c950_0, 0, 1;
    %end;
    .thread T_245;
    .scope S_00000000031e5f40;
T_246 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321cb30_0, 0, 1;
    %end;
    .thread T_246;
    .scope S_00000000031e5f40;
T_247 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321df30_0, 0, 1;
    %end;
    .thread T_247;
    .scope S_00000000031e5f40;
T_248 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321c270_0, 0, 1;
    %end;
    .thread T_248;
    .scope S_00000000031e5f40;
T_249 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321d350_0, 0, 1;
    %end;
    .thread T_249;
    .scope S_00000000031e5f40;
T_250 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003220550_0, 0, 1;
    %end;
    .thread T_250;
    .scope S_00000000031e5f40;
T_251 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321f150_0, 0, 1;
    %end;
    .thread T_251;
    .scope S_00000000031e5f40;
T_252 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321fc90_0, 0, 1;
    %end;
    .thread T_252;
    .scope S_00000000031e5f40;
T_253 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032202d0_0, 0, 1;
    %end;
    .thread T_253;
    .scope S_00000000031e5f40;
T_254 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321dcb0_0, 0, 1;
    %end;
    .thread T_254;
    .scope S_00000000031e5f40;
T_255 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321cbd0_0, 0, 1;
    %end;
    .thread T_255;
    .scope S_00000000031e5f40;
T_256 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321d030_0, 0, 1;
    %end;
    .thread T_256;
    .scope S_00000000031e5f40;
T_257 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000321e390_0, 0, 1;
    %end;
    .thread T_257;
    .scope S_00000000030d71f0;
T_258 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_258.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225370_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v00000000032239d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_258.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225370_0, 0;
    %jmp T_258.3;
T_258.2 ;
    %load/vec4 v0000000003224ab0_0;
    %assign/vec4 v0000000003224a10_0, 0;
    %load/vec4 v0000000003224ab0_0;
    %load/vec4 v0000000003224a10_0;
    %inv;
    %and;
    %assign/vec4 v0000000003225370_0, 0;
T_258.3 ;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_00000000030d71f0;
T_259 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_259.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000003224970_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032243d0_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0000000003223610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_259.2, 4;
    %load/vec4 v0000000003224970_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_259.4, 5;
    %load/vec4 v0000000003224970_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000003224970_0, 0;
    %load/vec4 v00000000032243d0_0;
    %assign/vec4 v00000000032243d0_0, 0;
    %jmp T_259.5;
T_259.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000003224970_0, 0;
    %load/vec4 v00000000032243d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000000032243d0_0, 0;
T_259.5 ;
    %jmp T_259.3;
T_259.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000003224970_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000032243d0_0, 0;
T_259.3 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_00000000030d71f0;
T_260 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_260.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003223610_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0000000003225370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_260.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003223610_0, 0;
    %jmp T_260.3;
T_260.2 ;
    %load/vec4 v00000000032243d0_0;
    %load/vec4 v0000000003225190_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000003223610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003223610_0, 0;
    %jmp T_260.5;
T_260.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003223610_0, 0;
T_260.5 ;
T_260.3 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_00000000030d71f0;
T_261 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_261.0, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000032234d0_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v00000000032239d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_261.2, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000032234d0_0, 0;
    %jmp T_261.3;
T_261.2 ;
    %load/vec4 v00000000032234d0_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0000000003223610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032234d0_0, 0;
T_261.3 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_00000000030d71f0;
T_262 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_262.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032236b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032259b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225230_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0000000003225050_0;
    %assign/vec4 v00000000032236b0_0, 0;
    %load/vec4 v00000000032236b0_0;
    %assign/vec4 v00000000032259b0_0, 0;
    %load/vec4 v0000000003223890_0;
    %assign/vec4 v0000000003225230_0, 0;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_00000000030d71f0;
T_263 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_263.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000000003223570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000003225410_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0000000003224970_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_263.2, 4;
    %load/vec4 v00000000032243d0_0;
    %pad/u 9;
    %assign/vec4 v0000000003223570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003224010_0, 0;
    %load/vec4 v00000000032259b0_0;
    %assign/vec4 v0000000003225410_0, 0;
    %jmp T_263.3;
T_263.2 ;
    %load/vec4 v0000000003223570_0;
    %assign/vec4 v0000000003223570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000003225410_0, 0;
T_263.3 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_00000000030d71f0;
T_264 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_264.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032246f0_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v0000000003223610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000032234d0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_264.2, 4;
    %load/vec4 v0000000003224970_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_264.4, 4;
    %load/vec4 v00000000032259b0_0;
    %assign/vec4 v00000000032246f0_0, 0;
    %jmp T_264.5;
T_264.4 ;
    %load/vec4 v00000000032246f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000032246f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000032246f0_0, 0;
T_264.5 ;
    %jmp T_264.3;
T_264.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000032246f0_0, 0;
T_264.3 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_00000000030d71f0;
T_265 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_265.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000032248d0_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v00000000032246f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_265.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000032248d0_0, 0;
    %jmp T_265.3;
T_265.2 ;
    %load/vec4 v00000000032248d0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_265.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000032248d0_0, 0;
    %jmp T_265.5;
T_265.4 ;
    %load/vec4 v00000000032248d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000032248d0_0, 0;
T_265.5 ;
T_265.3 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_00000000030d71f0;
T_266 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_266.0, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000003224bf0_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v00000000032234d0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000032234d0_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000003224830_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000003224830_0;
    %pad/u 10;
    %load/vec4 v0000000003225190_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_266.2, 9;
    %load/vec4 v0000000003223890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_266.4, 4;
    %load/vec4 v0000000003224bf0_0;
    %assign/vec4 v0000000003224bf0_0, 0;
    %jmp T_266.5;
T_266.4 ;
    %load/vec4 v0000000003224bf0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_266.6, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000003224bf0_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v0000000003224bf0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000000003224bf0_0, 0;
T_266.7 ;
T_266.5 ;
    %jmp T_266.3;
T_266.2 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000003224bf0_0, 0;
T_266.3 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_00000000030d71f0;
T_267 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_267.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000000003225730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224790_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v00000000032234d0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000003225730_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000000032254b0_0;
    %pad/u 10;
    %load/vec4 v0000000003225190_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_267.2, 9;
    %load/vec4 v0000000003224bf0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000003225230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0000000003225730_0;
    %pad/u 10;
    %load/vec4 v0000000003225190_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v0000000003225730_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000000003225730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003224790_0, 0;
    %jmp T_267.5;
T_267.4 ;
    %load/vec4 v0000000003225730_0;
    %assign/vec4 v0000000003225730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224790_0, 0;
T_267.5 ;
    %jmp T_267.3;
T_267.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000000003225730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224790_0, 0;
T_267.3 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_00000000030d71f0;
T_268 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_268.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003223e30_0, 0, 32;
T_268.2 ;
    %load/vec4 v0000000003223e30_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_268.3, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 3, v0000000003223e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032241f0, 0, 4;
    %load/vec4 v0000000003223e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003223e30_0, 0, 32;
    %jmp T_268.2;
T_268.3 ;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v00000000032239d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_268.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003223e30_0, 0, 32;
T_268.6 ;
    %load/vec4 v0000000003223e30_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_268.7, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 3, v0000000003223e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032241f0, 0, 4;
    %load/vec4 v0000000003223e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003223e30_0, 0, 32;
    %jmp T_268.6;
T_268.7 ;
    %jmp T_268.5;
T_268.4 ;
    %load/vec4 v0000000003225730_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032241f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003223e30_0, 0, 32;
T_268.8 ;
    %load/vec4 v0000000003223e30_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_268.9, 5;
    %ix/getv/s 4, v0000000003223e30_0;
    %load/vec4a v00000000032241f0, 4;
    %load/vec4 v0000000003223e30_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000032241f0, 0, 4;
    %load/vec4 v0000000003223e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003223e30_0, 0, 32;
    %jmp T_268.8;
T_268.9 ;
T_268.5 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_00000000030d71f0;
T_269 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_269.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000032240b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003224f10_0, 0;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0000000003224790_0;
    %assign/vec4 v00000000032240b0_0, 0;
    %load/vec4 v00000000032240b0_0;
    %load/vec4 v0000000003224790_0;
    %or;
    %assign/vec4 v0000000003224f10_0, 0;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_00000000030d83f0;
T_270 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_270.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032250f0_0, 0, 32;
T_270.2 ;
    %load/vec4 v00000000032250f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_270.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000000032250f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003225b90, 0, 4;
    %load/vec4 v00000000032250f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032250f0_0, 0, 32;
    %jmp T_270.2;
T_270.3 ;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0000000003225a50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_270.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032250f0_0, 0, 32;
T_270.6 ;
    %load/vec4 v00000000032250f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_270.7, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000000032250f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003225b90, 0, 4;
    %load/vec4 v00000000032250f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032250f0_0, 0, 32;
    %jmp T_270.6;
T_270.7 ;
    %jmp T_270.5;
T_270.4 ;
    %load/vec4 v0000000003225af0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003225b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000032250f0_0, 0, 32;
T_270.8 ;
    %load/vec4 v00000000032250f0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_270.9, 5;
    %ix/getv/s 4, v00000000032250f0_0;
    %load/vec4a v0000000003225b90, 4;
    %load/vec4 v00000000032250f0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003225b90, 0, 4;
    %load/vec4 v00000000032250f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000032250f0_0, 0, 32;
    %jmp T_270.8;
T_270.9 ;
T_270.5 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_00000000030d83f0;
T_271 ;
    %wait E_000000000304d4a0;
    %load/vec4 v0000000003223bb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_271.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000003223cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000003223c50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225a50_0, 0;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v0000000003225f50_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0000000003224b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003225910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000003226310_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003226ef0_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0000000003225870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_271.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_271.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_271.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_271.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_271.6, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000003223cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000003223c50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225a50_0, 0;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v0000000003225f50_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0000000003224b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003225910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000003226310_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003226ef0_0, 0;
    %jmp T_271.8;
T_271.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225a50_0, 0;
    %load/vec4 v0000000003226090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_271.9, 4;
    %load/vec4 v0000000003225f50_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000003225910_0, 0;
    %load/vec4 v0000000003225f50_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000003225f50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003224c90_0;
    %assign/vec4 v0000000003226ef0_0, 0;
    %load/vec4 v0000000003224d30_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_271.11, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003225c30_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %pad/u 10;
    %load/vec4 v0000000003224c90_0;
    %addi 1, 0, 10;
    %cmp/e;
    %jmp/0xz  T_271.13, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
    %jmp T_271.14;
T_271.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
T_271.14 ;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0000000003226310_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003223cf0_0;
    %assign/vec4 v0000000003223cf0_0, 0;
    %jmp T_271.12;
T_271.11 ;
    %load/vec4 v0000000003224d30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003223cf0_0;
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003223c50_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003226310_0;
    %assign/vec4 v0000000003226310_0, 0;
T_271.12 ;
    %jmp T_271.10;
T_271.9 ;
    %load/vec4 v0000000003223cf0_0;
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003223c50_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
    %load/vec4 v0000000003224d30_0;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003225f50_0;
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003225910_0;
    %assign/vec4 v0000000003225910_0, 0;
    %load/vec4 v0000000003226310_0;
    %assign/vec4 v0000000003226310_0, 0;
    %load/vec4 v0000000003226ef0_0;
    %assign/vec4 v0000000003226ef0_0, 0;
T_271.10 ;
    %jmp T_271.8;
T_271.3 ;
    %load/vec4 v0000000003223cf0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_271.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225910_0, 0;
    %load/vec4 v0000000003223cf0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003223c50_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
    %load/vec4 v0000000003224d30_0;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003225a50_0;
    %assign/vec4 v0000000003225a50_0, 0;
    %load/vec4 v0000000003225f50_0;
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003226310_0;
    %assign/vec4 v0000000003226310_0, 0;
    %load/vec4 v0000000003226ef0_0;
    %assign/vec4 v0000000003226ef0_0, 0;
    %jmp T_271.16;
T_271.15 ;
    %load/vec4 v0000000003223c50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000003225910_0, 0;
    %load/vec4 v0000000003223cf0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000000003223c50_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003226310_0;
    %parti/s 3, 12, 5;
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 15, 5;
    %xor;
    %load/vec4 v0000000003223c50_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000003226310_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 15, 5;
    %xor;
    %load/vec4 v0000000003223c50_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000003226310_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000000003223c50_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %assign/vec4 v0000000003226310_0, 0;
    %load/vec4 v0000000003224d30_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_271.17, 4;
    %load/vec4 v0000000003224d30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003223c50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000003223c50_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
    %jmp T_271.18;
T_271.17 ;
    %load/vec4 v0000000003224d30_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_271.19, 4;
    %load/vec4 v0000000003225c30_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000000003224b50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003224b50_0;
    %pad/u 10;
    %load/vec4 v0000000003226ef0_0;
    %cmp/e;
    %jmp/0xz  T_271.21, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
    %jmp T_271.22;
T_271.21 ;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
T_271.22 ;
    %jmp T_271.20;
T_271.19 ;
    %load/vec4 v0000000003224d30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003223c50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000003223c50_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
T_271.20 ;
T_271.18 ;
    %load/vec4 v0000000003225f50_0;
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003226ef0_0;
    %assign/vec4 v0000000003226ef0_0, 0;
    %load/vec4 v0000000003225a50_0;
    %assign/vec4 v0000000003225a50_0, 0;
T_271.16 ;
    %jmp T_271.8;
T_271.4 ;
    %load/vec4 v0000000003223cf0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_271.23, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225910_0, 0;
    %load/vec4 v0000000003223cf0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003223c50_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
    %load/vec4 v0000000003224d30_0;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003225f50_0;
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003226310_0;
    %assign/vec4 v0000000003226310_0, 0;
    %load/vec4 v0000000003226ef0_0;
    %assign/vec4 v0000000003226ef0_0, 0;
    %load/vec4 v0000000003225a50_0;
    %assign/vec4 v0000000003225a50_0, 0;
    %jmp T_271.24;
T_271.23 ;
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 15, 5;
    %inv;
    %assign/vec4 v0000000003225910_0, 0;
    %load/vec4 v0000000003223cf0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 15, 5;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003226310_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000000003226310_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003226310_0, 0;
    %load/vec4 v0000000003224d30_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_271.25, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %jmp T_271.26;
T_271.25 ;
    %load/vec4 v0000000003224d30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
T_271.26 ;
    %load/vec4 v0000000003223c50_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %load/vec4 v0000000003225f50_0;
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003226ef0_0;
    %assign/vec4 v0000000003226ef0_0, 0;
    %load/vec4 v0000000003225a50_0;
    %assign/vec4 v0000000003225a50_0, 0;
T_271.24 ;
    %jmp T_271.8;
T_271.5 ;
    %load/vec4 v0000000003223cf0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_271.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003225f50_0;
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003224d30_0;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
    %load/vec4 v0000000003225a50_0;
    %assign/vec4 v0000000003225a50_0, 0;
    %jmp T_271.28;
T_271.27 ;
    %load/vec4 v0000000003225f50_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000003225f50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000003225f50_0, 0;
    %load/vec4 v0000000003223cf0_0;
    %assign/vec4 v0000000003223cf0_0, 0;
    %load/vec4 v0000000003224d30_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_271.29, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003225910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003225a50_0, 0;
    %jmp T_271.30;
T_271.29 ;
    %load/vec4 v0000000003224d30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %load/vec4 v0000000003225f50_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000003225910_0, 0;
    %load/vec4 v0000000003225870_0;
    %assign/vec4 v0000000003225870_0, 0;
    %load/vec4 v0000000003225a50_0;
    %assign/vec4 v0000000003225a50_0, 0;
T_271.30 ;
T_271.28 ;
    %load/vec4 v0000000003224b50_0;
    %assign/vec4 v0000000003224b50_0, 0;
    %load/vec4 v0000000003226310_0;
    %assign/vec4 v0000000003226310_0, 0;
    %load/vec4 v0000000003226ef0_0;
    %assign/vec4 v0000000003226ef0_0, 0;
    %load/vec4 v0000000003223c50_0;
    %assign/vec4 v0000000003223c50_0, 0;
    %jmp T_271.8;
T_271.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000003223cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000003223c50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000003225870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000003224d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003225a50_0, 0;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v0000000003225f50_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0000000003224b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003225910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000003226310_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000003226ef0_0, 0;
    %jmp T_271.8;
T_271.8 ;
    %pop/vec4 1;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_000000000302fe30;
T_272 ;
    %delay 1000, 0;
    %load/vec4 v0000000003226770_0;
    %inv;
    %store/vec4 v0000000003226770_0, 0, 1;
    %jmp T_272;
    .thread T_272;
    .scope S_000000000302fe30;
T_273 ;
    %delay 50000, 0;
    %load/vec4 v0000000003227170_0;
    %inv;
    %store/vec4 v0000000003227170_0, 0, 1;
    %jmp T_273;
    .thread T_273;
    .scope S_000000000302fe30;
T_274 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003227170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003226770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003226f90_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 128000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003226f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
T_274.0 ;
    %load/vec4 v0000000003226d10_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.1, 5;
    %delay 8000, 0;
    %load/vec4 v0000000003226d10_0;
    %pad/s 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %load/vec4 v0000000003226d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
    %jmp T_274.0;
T_274.1 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
T_274.2 ;
    %load/vec4 v0000000003226d10_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.3, 5;
    %delay 8000, 0;
    %load/vec4 v0000000003226d10_0;
    %pad/s 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %load/vec4 v0000000003226d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
    %jmp T_274.2;
T_274.3 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
T_274.4 ;
    %load/vec4 v0000000003226d10_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.5, 5;
    %delay 8000, 0;
    %load/vec4 v0000000003226d10_0;
    %pad/s 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %load/vec4 v0000000003226d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
    %jmp T_274.4;
T_274.5 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 500000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
T_274.6 ;
    %load/vec4 v0000000003226d10_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_274.7, 5;
    %delay 8000, 0;
    %load/vec4 v0000000003226d10_0;
    %pad/s 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %load/vec4 v0000000003226d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003226d10_0, 0, 32;
    %jmp T_274.6;
T_274.7 ;
    %delay 8000, 0;
    %pushi/vec4 250, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65365, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 251, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 255, 0, 24;
    %store/vec4 v0000000003226c70_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %pushi/vec4 504, 0, 16;
    %store/vec4 v0000000003227850_0, 0, 16;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032263b0_0, 0, 1;
    %delay 500000000, 0;
    %vpi_call/w 2 176 "$finish" {0 0 0};
    %end;
    .thread T_274;
    .scope S_000000000302fe30;
T_275 ;
    %vpi_call/w 2 181 "$dumpfile", "dsp_hdlc_ctrl_testbench.vcd" {0 0 0};
    %vpi_call/w 2 182 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000302fe30 {0 0 0};
    %vpi_call/w 2 183 "$display", "dsp_hdlc_ctrl_testbench!" {0 0 0};
    %end;
    .thread T_275;
    .scope S_0000000002d0f860;
T_276 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032264f0_0, 0, 1;
    %end;
    .thread T_276;
    .scope S_0000000002d0f860;
T_277 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003225cd0_0, 0, 1;
    %end;
    .thread T_277;
    .scope S_0000000002d0f860;
T_278 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003226130_0, 0, 1;
    %end;
    .thread T_278;
    .scope S_0000000002d0f860;
T_279 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003226810_0, 0, 1;
    %end;
    .thread T_279;
    .scope S_0000000002d0f860;
T_280 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000000003227ad0_0, 0, 1;
    %end;
    .thread T_280;
    .scope S_0000000002d0f860;
T_281 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000000003227350_0, 0, 1;
    %end;
    .thread T_281;
    .scope S_0000000002d0f860;
T_282 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000000003226630_0, 0, 1;
    %end;
    .thread T_282;
    .scope S_0000000002d0f860;
T_283 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000000003226e50_0, 0, 1;
    %end;
    .thread T_283;
    .scope S_0000000002d0f860;
T_284 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003227210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000032278f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003227210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000032278f0_0, 0, 1;
    %end;
    .thread T_284;
    .scope S_0000000002d0f860;
T_285 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003226950_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003226950_0, 0, 1;
    %end;
    .thread T_285;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "C:\Users\zhang\iverilog_testbench\dsp_hdlc_ctrl_testbench.v";
    "C:\Users\zhang\iverilog_testbench\dsp_hdlc_ctrl.v";
    "C:\Users\zhang\manage_ip\hdlc_tx_ram\sim\hdlc_tx_ram.v";
    "C:\Users\zhang\manage_ip\flag_insert0_ram\simulation\blk_mem_gen_v8_4.v";
    "C:\Users\zhang\iverilog_testbench\hdlctra.v";
    "C:\Users\zhang\iverilog_testbench\insert0.v";
    "C:\Users\zhang\iverilog_testbench\flag_i0.v";
    "C:\Users\zhang\manage_ip\flag_insert0_ram\sim\flag_insert0_ram.v";
    "C:\Users\zhang\manage_ip\insert0_ram\sim\insert0_ram.v";
    "C:\Xilinx\Vivado\2015.1\data\verilog\src/glbl.v";
