[GENERAL]
model_file: verif.vlist[top],reset.ets,init.ssts
abstract_clock: True
vcd: True

[DEFAULT]
bmc_length: 13
solver_name: btor

[NEVER RESET DONE]
description: "Basic cover for reset sequence"
formula: !reset_done
verification: safety
expected: False

# [BOUNDED_EQUIVALENCE]
# description: "Check that valid output data is equivalent"
# formula: (srpop = 1_1) -> (data_out = srdata_out)
# verification: safety
# expected: Unknown
# precondition: reset_done
