# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../2025.1/data/rsb/busdef" \
"../../../../../src/hdl/MatMul_v1_0_S00_AXI.v" \
"../../../../../src/hdl/mat_mul.v" \
"../../../../../src/hdl/MatMul_v1_0.v" \

sv xil_defaultlib  --include "../../../../../../../2025.1/data/rsb/busdef" \
"../../../../../src/hdl/mat_mul_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
