#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Mar  5 13:48:45 2023
# Process ID: 7788
# Current directory: C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1
# Command line: vivado.exe -log pynq_ddrbench_ddrBenchmark_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pynq_ddrbench_ddrBenchmark_0_0.tcl
# Log file: C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1/pynq_ddrbench_ddrBenchmark_0_0.vds
# Journal file: C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1\vivado.jou
# Running On: LenovoPC, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 12723 MB
#-----------------------------------------------------------
source pynq_ddrbench_ddrBenchmark_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/MemBench/ddrbench_sol/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top pynq_ddrbench_ddrBenchmark_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pynq_ddrbench_ddrBenchmark_0_0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ip/pynq_ddrbench_ddrBenchmark_0_0/synth/pynq_ddrbench_ddrBenchmark_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_control_s_axi' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_control_s_axi.v:228]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_control_s_axi' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_store' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_srl' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_srl' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized1' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_mem' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_mem' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized1' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized2' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized1' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized1' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized2' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized3' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized2' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized2' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized3' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_store' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_load' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized4' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_mem__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_mem__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized4' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_load' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_write' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized5' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized3' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized3' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized5' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_throttle' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized6' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized4' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized4' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized6' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized7' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized5' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_srl__parameterized5' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_fifo__parameterized7' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_throttle' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized1' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_write' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_read' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized2' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi_read' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_gmem_m_axi' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_gmem_m_axi.v:11]
WARNING: [Synth 8-689] width (32) of port connection 'WSTRB' does not match port width (8) of module 'ddrBenchmark_gmem_m_axi' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark.v:491]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_store' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_srl' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_srl' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_mem' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_mem' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized1' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized1' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized2' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized1' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized1' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized2' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_store' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_load' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized3' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_mem__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_mem__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized3' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_load' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_write' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_reg_slice' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_reg_slice' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized4' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized2' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized2' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized4' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_throttle' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_reg_slice__parameterized0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_reg_slice__parameterized0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized5' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized3' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized3' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized5' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized6' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized4' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_srl__parameterized4' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_fifo__parameterized6' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_throttle' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_reg_slice__parameterized1' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_reg_slice__parameterized1' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_write' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_read' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_results_m_axi_reg_slice__parameterized2' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_reg_slice__parameterized2' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi_read' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_results_m_axi' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_results_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_entry_proc' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_entry_proc' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_runBench' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_runBench.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_runBench_Pipeline_dataRead' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_runBench_Pipeline_dataRead.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_flow_control_loop_pipe_sequential_init' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_flow_control_loop_pipe_sequential_init' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_runBench_Pipeline_dataRead' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_runBench_Pipeline_dataRead.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_runBench_Pipeline_dataWrite' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_runBench_Pipeline_dataWrite.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_runBench_Pipeline_dataWrite' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_runBench_Pipeline_dataWrite.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_runBench' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_runBench.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_countCycles' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_countCycles.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_countCycles_Pipeline_count' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_countCycles_Pipeline_count.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_countCycles_Pipeline_count' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_countCycles_Pipeline_count.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_countCycles' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_countCycles.v:10]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_fifo_w64_d3_S' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_fifo_w64_d3_S_shiftReg' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_fifo_w64_d3_S_shiftReg' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_fifo_w64_d3_S' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_fifo_w64_d2_S' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_fifo_w64_d2_S_shiftReg' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_fifo_w64_d2_S_shiftReg' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_fifo_w64_d2_S' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_fifo_w64_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_start_for_countCycles_U0' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_start_for_countCycles_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'ddrBenchmark_start_for_countCycles_U0_shiftReg' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_start_for_countCycles_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_start_for_countCycles_U0_shiftReg' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_start_for_countCycles_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark_start_for_countCycles_U0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_start_for_countCycles_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ddrBenchmark' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark.v:10]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_gmem_WSTRB' does not match port width (32) of module 'ddrBenchmark' [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ip/pynq_ddrbench_ddrBenchmark_0_0/synth/pynq_ddrbench_ddrBenchmark_0_0.v:406]
INFO: [Synth 8-6155] done synthesizing module 'pynq_ddrbench_ddrBenchmark_0_0' (0#1) [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ip/pynq_ddrbench_ddrBenchmark_0_0/synth/pynq_ddrbench_ddrBenchmark_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ipshared/62e1/hdl/verilog/ddrBenchmark_control_s_axi.v:307]
WARNING: [Synth 8-7129] Port counterCmd1_dout[63] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[62] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[61] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[60] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[59] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[58] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[57] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[56] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[55] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[54] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[53] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[52] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[51] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[50] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[49] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[48] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[47] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[46] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[45] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[44] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[43] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[42] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[41] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[40] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[39] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[38] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[37] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[36] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[35] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[34] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[33] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[32] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[31] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[30] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[29] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[28] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[27] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[26] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[25] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[24] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[23] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[22] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[21] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[20] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[19] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[18] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[17] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[16] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[15] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[14] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[13] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[12] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[11] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[10] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[9] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[8] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[7] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[6] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[5] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[4] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[3] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[2] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[1] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_dout[0] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_num_data_valid[1] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_num_data_valid[0] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_fifo_cap[1] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_fifo_cap[0] in module ddrBenchmark_countCycles_Pipeline_count is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_num_data_valid[1] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_num_data_valid[0] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_fifo_cap[1] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port counterCmd1_fifo_cap[0] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_ARREADY in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RVALID in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[63] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[62] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[61] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[60] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[59] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[58] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[57] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[56] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[55] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[54] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[53] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[52] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[51] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[50] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[49] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[48] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[47] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[46] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[45] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[44] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[43] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[42] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[41] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[40] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[39] in module ddrBenchmark_countCycles is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_results_RDATA[38] in module ddrBenchmark_countCycles is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.266 ; gain = 35.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.266 ; gain = 35.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.266 ; gain = 35.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1308.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ip/pynq_ddrbench_ddrBenchmark_0_0/constraints/ddrBenchmark_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/FPGA/MemBench/vivado/ddrbench_vivado.gen/sources_1/bd/pynq_ddrbench/ip/pynq_ddrbench_ddrBenchmark_0_0/constraints/ddrBenchmark_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1405.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1408.379 ; gain = 2.555
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.379 ; gain = 135.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.379 ; gain = 135.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.379 ; gain = 135.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ddrBenchmark_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ddrBenchmark_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_results_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_results_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_results_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddrBenchmark_results_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ddrBenchmark_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ddrBenchmark_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_results_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_results_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_results_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ddrBenchmark_results_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1408.379 ; gain = 135.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 8     
	   2 Input   52 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 38    
	   2 Input    4 Bit       Adders := 29    
	   2 Input    3 Bit       Adders := 17    
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               96 Bit    Registers := 12    
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 7     
	               66 Bit    Registers := 2     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 30    
	               61 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 8     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 182   
+---RAMs : 
	              16K Bit	(255 X 66 bit)          RAMs := 2     
	               1K Bit	(15 X 72 bit)          RAMs := 1     
	              864 Bit	(3 X 288 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 21    
	   2 Input   52 Bit        Muxes := 4     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  25 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 13    
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 17    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 35    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 30    
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 22    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 128   
	   3 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 229   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ddrBenchmark_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ddrBenchmark_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module ddrBenchmark_results_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module ddrBenchmark_results_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1408.379 ; gain = 135.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U    | store_unit/buff_wdata/U_fifo_mem/mem_reg | 3 x 288(READ_FIRST)    | W |   | 3 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/gmem_m_axi_U    | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 66(READ_FIRST)   | W |   | 255 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/results_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1408.379 ; gain = 135.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1408.379 ; gain = 135.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U    | store_unit/buff_wdata/U_fifo_mem/mem_reg | 3 x 288(READ_FIRST)    | W |   | 3 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|inst/gmem_m_axi_U    | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 66(READ_FIRST)   | W |   | 255 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/results_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 72(READ_FIRST)    | W |   | 15 x 72(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]    | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 73     | 73         | 73     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[3]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[3]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]    | 73     | 73         | 73     | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[2] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   261|
|2     |LUT1     |    98|
|3     |LUT2     |   229|
|4     |LUT3     |   811|
|5     |LUT4     |   621|
|6     |LUT5     |   567|
|7     |LUT6     |   519|
|8     |RAMB36E1 |     4|
|10    |SRL16E   |   623|
|11    |FDRE     |  4282|
|12    |FDSE     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1412.629 ; gain = 139.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1412.629 ; gain = 39.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1412.629 ; gain = 139.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1423.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 265 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1426.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 131488d5
INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:09 . Memory (MB): peak = 1426.770 ; gain = 153.695
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1/pynq_ddrbench_ddrBenchmark_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pynq_ddrbench_ddrBenchmark_0_0, cache-ID = 6b316ec0e7d9fd03
INFO: [Coretcl 2-1174] Renamed 77 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/MemBench/vivado/ddrbench_vivado.runs/pynq_ddrbench_ddrBenchmark_0_0_synth_1/pynq_ddrbench_ddrBenchmark_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pynq_ddrbench_ddrBenchmark_0_0_utilization_synth.rpt -pb pynq_ddrbench_ddrBenchmark_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 13:50:04 2023...
