var structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet =
[
    [ "grandmaster_clock_quality", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#a5af6fe9aab409daed95f2c46b3e97c28", null ],
    [ "grandmaster_identity", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#ae5205d65c8f533e807caf5b632321f2d", null ],
    [ "grandmaster_priority1", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#a189f1ca681e58c4f4f367fd089c26451", null ],
    [ "grandmaster_priority2", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#a1b30d665275624119f5a6d54694f48b8", null ],
    [ "observed_parent_clock_phase_change_rate", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#ab05319485397894a9e9a3639d19f1874", null ],
    [ "observed_parent_offset_scaled_log_variance", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#a066ed09ce9872a4fea9946f0a30f52a6", null ],
    [ "parent_port_identity", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#ae005de22d5d38f8819e1223af4b54300", null ],
    [ "parent_stats", "d9/d15/structIEEE_1_1__1588_1_1PTP_1_1__2019_1_1Clocks_1_1ParentDataSet.html#ac3a224e6116a910c06f78885752ee0f7", null ]
];