$date
	Thu May 23 19:32:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 4 ! data_out [3:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 4 $ data_in [3:0] $end
$var reg 1 % sel $end
$scope module UTTtop $end
$var wire 1 # clk $end
$var wire 4 & data_in [3:0] $end
$var wire 1 % sel $end
$var wire 4 ' mux_out [3:0] $end
$var wire 4 ( data_out [3:0] $end
$scope module ffd_0 $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$scope module ffd_1 $end
$var wire 1 # clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$scope module ffd_2 $end
$var wire 1 # clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$upscope $end
$scope module ffd_3 $end
$var wire 1 # clk $end
$var wire 1 / d $end
$var reg 1 0 q $end
$upscope $end
$scope module mux_0 $end
$var wire 1 1 d0 $end
$var wire 1 2 d1 $end
$var wire 1 % sel $end
$var wire 1 3 q $end
$upscope $end
$scope module mux_1 $end
$var wire 1 4 d0 $end
$var wire 1 5 d1 $end
$var wire 1 % sel $end
$var wire 1 6 q $end
$upscope $end
$scope module mux_2 $end
$var wire 1 7 d0 $end
$var wire 1 8 d1 $end
$var wire 1 % sel $end
$var wire 1 9 q $end
$upscope $end
$scope module mux_3 $end
$var wire 1 : d0 $end
$var wire 1 ; d1 $end
$var wire 1 % sel $end
$var wire 1 < q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
1<
1;
x:
09
08
x7
06
05
x4
13
12
x1
x0
1/
x.
0-
x,
0+
x*
1)
bx (
b1001 '
b1001 &
1%
b1001 $
0#
bx !
$end
#50000
11
04
07
1:
1*
0,
0.
b1001 !
b1001 (
10
1#
#100000
0#
#150000
1#
#200000
1)
1/
18
0;
13
b1001 '
1<
0#
b101 $
b101 &
0%
#250000
1#
#300000
0#
#350000
1#
#400000
0/
1)
1-
0<
13
b101 '
19
0#
1%
#450000
17
0:
1.
b101 !
b101 (
00
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
