*$
* TPS2HB16F-Q1
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS2HB16F-Q1
* Date: 15MAR2021
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.2-2016 S074
* EVM Order Number: HSS-MOTHERBOARDEVM
* EVM Users Guide: SLVUBD4B – JANUARY 2018 – REVISED OCTOBER 2020
* Datasheet: SLVSDV7C –FEBRUARY 2018–REVISED FEBRUARY 2020
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* 1. Junction temperature(TJ) and Controller temperature(TCON) calculation based  
*    on MOSFET power dissipation, RC foster model and ambient temperature.
* 2. Thermal shutdown, thermal swing and retry
* 3. RON variation with temperature
* 4. MUX block current sense ratio is changed from 5000 to 3000. 
*    ISNSFH is changed from 6.9mA to 4.5mA. SNS pin upper clamp is modified.
* 5. FLT1_B and FLT2_B pin functionalities are added.
* 6. Current limit value is made TJ dependent as per the DS.
* 7. Current foldback after 7 consecutive retries.  
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features that have been modelled
*	1. SNS, LATCH, ILIMx, ENx, SELx and DIA_EN pin functionalities modelled.
*	2. Switching and Timing Characteristics
*	3. Current Limit Foldback and Standby Delay
*	4. Open Load and Short to Battery
*	5. RON variation with temperature
*	6. SNS MUX and Fault Detect
*   7. Junction temperature(TJ) and Controller temperature(TCON)
*   8. Thermal shutdown and thermal swing
*	
* B. Model Limitations and Features that haven't been modelled
*	1. During Light Load there is noise/spike at Rising/Falling edge of Output 
*	2. Operating Current and Shutdown Current are not modelled
*
* C. Application Notes
*    1. Parameter TEMP_AMB is used to set the Ambient Temperature.
*
*****************************************************************************
.SUBCKT  TPS2HB16F-Q1_TRANS  DIA_EN EN1 EN2 FLT1_B FLT2_B GND LATCH SEL1 SEL2
+  SNS TCON_1 TCON_2 TJ_1 TJ_2 VBB VOUT1_0 VOUT1_1 VOUT1_2 VOUT2_0 VOUT2_1
+  VOUT2_2 PARAMS: TEMP_AMB=25 
E_E2         EN1_INT 0 EN1 GND 1
V_V105         VBB N336699 0Vdc
R_R4         SEL1 GND  1MEG  
V_V104         VBB N298546 0Vdc
R_R8         LATCH GND  1MEG  
E_E5         SEL1_INT 0 SEL1 GND 1
E_E1         PWR_PAD_INT 0 VBB GND 1
E_E3         EN2_INT 0 EN2 GND 1
R_R5         SEL2 GND  1MEG  
E_E9         LATCH_INT 0 LATCH GND 1
X_U3_U32         EN1_OK U3_N17006391 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R15         FAULT_DETECT2 U3_N17133912  100  
C_U3_C13         FAULT_DETECT2 0  1n   
E_U3_ABM14         U3_N16952866 0 VALUE { IF((V(U3_N16968479)>0.5 &
+  V(DIAG_EN_OK)>0.5),V(I_SENSE_2)/3000,0)    }
X_U3_U47         U3_N17133805 0 U3_VOLT_MATCHED2 U3_N17133831 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U46         U3_N17006391 0 U3_VOLT_MATCHED1 U3_N17007333 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U28         CRNT_LIMIT1 U3_N17007333 U3_N16973109 U3_CRNT_LIMIT_B1
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM15         U3_N16950896 0 VALUE { IF((V(U3_N16960934)>0.5 &
+  V(DIAG_EN_OK)>0.5),V(I_SENSE_1)/3000,0)    }
E_U3_GAIN4         U3_N16960443 0 VALUE {1 * V(EN1_OK)}
X_U3_S1    U3_I_CH1 0 U3_N16950896 U3_N16817708 MUX_U3_S1 
X_U3_U48         OUT2_INT U3_MATCH1 U3_VOLT_MATCHED2 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U40         U3_N16960934 U3_N16960443 D_D1
E_U3_ABM25         U3_MATCH1 0 VALUE { V(PWR_PAD_INT)-1.8    }
G_U3_G1         U3_N17070132 SNS U3_N17070189 0 1
X_U3_U49         U3_N17133646 OPEN_LOAD2 U3_N17133777 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S2    U3_I_CH2 0 U3_N16952866 U3_N16817708 MUX_U3_S2 
E_U3_GAIN5         U3_N16968433 0 VALUE {1 * V(EN2_OK)}
R_U3_R12         U3_N16960934 U3_N16960443  {70u/(0.693*1u)}  
R_U3_R13         U3_N16968479 U3_N16968433  {70u/(0.693*1u)}  
X_U3_U45         OUT1_INT U3_MATCH1 U3_VOLT_MATCHED1 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U3_C10         U3_N16960934 0  1u   
E_U3_GAIN3         U3_N17133912 0 VALUE {1 * V(U3_N17133777)}
C_U3_C11         U3_N16968479 0  1u   
X_U3_U44         U3_N16973109 OPEN_LOAD1 U3_N16835773 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U41         U3_N16968479 U3_N16968433 D_D1
X_U3_U36         EN2_OK U3_N17133805 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R11         U3_N17070189 U3_N17180545  2  
C_U3_C9         U3_N17070189 0  1u   
R_U3_R14         FAULT_DETECT1 U3_N17111950  100  
X_U3_U34         CRNT_LIMIT2 U3_N17133831 U3_N17133646 U3_CRNT_LIMIT_B2
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_C12         FAULT_DETECT1 0  1n   
E_U3_GAIN2         U3_N17111950 0 VALUE {1 * V(U3_N16835773)}
E_U3_ABM11         U3_N17180545 0 VALUE { IF(V(DIAG_EN_OK)>0.5 &
+  V(UVLO_OK)>0.5, V(U3_N16817708), 0)    }
X_U3_U52         FAULT_DETECT1 DIAG_EN_OK U3_N17238846 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U50         FAULT_DETECT1 FAULT_DETECT2 U3_DEVICE_FLT OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM27         U3_N17070132 0 VALUE { if(V(VBB)<2.5,0,V(VBB))    }
X_U3_U54         SNS U3_N17070132 D_D1
X_U3_S6    U3_N17238932 0 FLT2_B GND MUX_U3_S6 
E_U3_ABM26         U3_I_CH2 0 VALUE { if( (V(SEL2_OK)>0.5 &
+  V(U3_DEVICE_FLT)<0.5), 1, 0)    }
X_U3_S5    U3_N17238846 0 FLT1_B GND MUX_U3_S5 
X_U3_U51         SEL2_OK U3_DEVICE_FLT U3_I_CH1 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V23         U3_N17237278 0 4.5m
X_U3_U53         FAULT_DETECT2 DIAG_EN_OK U3_N17238932 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S7    U3_DEVICE_FLT 0 U3_N17237278 U3_N16817708 MUX_U3_S7 
E_E4         DIA_EN_INT 0 DIA_EN GND 1
X_U5_U57         U5_N16880824 U5_N242181 U5_N16896770 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U52         U5_N242181 U5_N242709 U5_OFF_ALL OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U37         STANDBY U5_N16848053 U5_N16859416 N16837690
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U39         U5_N229254 U5_OFF_ALL U5_N249389 N243278 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U31         DIAG_EN_OK U5_N232548 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U54         U5_N16859416 U5_RST_DLY U5_N16880824 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U49         U5_N239391 U5_STDBY_DONE U5_N239695 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U46         U5_N234689 U5_N223047 U5_N235225 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U56         U5_STDBY_DONE U5_RST_DLY U5_N16848053 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U5_ABM2I1         0 U5_N16842875 VALUE { IF(V(U5_N16896770)>0.5, -1,
+  IF(V(STANDBY)>0.5, 25n, 0))    }
X_U5_U36         UVLO_OK U5_N242181 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U55         U5_N16847452 U5_N16848053 STANDBY N16848617
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U30         EN1_OK U5_N231225 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U41         UVLO_OK U5_N239391 U5_ALL_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U50         U5_ALL_OK U5_N239695 U5_N229337 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U43         EN1_OK EN2_OK U5_N239391 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U38         U5_DIAG U5_N227778 U5_N227618 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U15         U5_N227618 U5_N222837 ONE_SHOT PARAMS:  T=1.1k  
R_U5_R16         U5_N249389 U5_N234689  {1.1u/(0.693*1n)}  
X_U5_U216         STANDBY U5_N16875248 STDBY_DLY N16875274 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U48         U5_STDBY_DONE U5_DIAG U5_N227778 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U5_C29         U5_N16842875 0  1n   
X_U5_U35         U5_N222411 DIAG_EN_OK U5_DIAG AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U51         EN1_OK EN2_OK DIAG_EN_OK U5_N242709 NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U32         U5_N222837 U5_OFF_ALL U5_DIAG_ST N222871 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U47         U5_N235225 U5_N235331 U5_N16847452 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U40         EN2_OK U5_N231659 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U217         U5_N16875271 U5_N16875248 ONE_SHOT PARAMS:  T=1.1k  
X_U5_U33         0 U5_N16842875 D_D
C_U5_C28         U5_N234689 0  1n   
X_U5_U45         U5_N223047 U5_N247244 U5_N235331 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U42         UVLO_OK U5_N231225 U5_N231659 U5_N222411 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U220         U5_ALL_OK U5_N16875271 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R15         U5_DIAG_ST U5_N247244  {1.5u/(0.693*1n)}  
X_U5_U53         U5_DIAG_ST U5_N249389 U5_RST_DLY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U44         U5_N232548 U5_N222411 U5_N223047 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U18         U5_N229337 U5_N229254 ONE_SHOT PARAMS:  T=1.1k  
X_U5_U16         U5_N16842875 U5_STDBY_DONE ONE_SHOT PARAMS:  T=1.1k  
C_U5_C27         U5_N247244 0  1n   
R_R2         DIA_EN GND  1MEG  
E_E6         SEL2_INT 0 SEL2 GND 1
R_R1         EN1 GND  1MEG  
X_U1_U1_U38         U1_U1_N16861771 U1_U1_N16847904 U1_U1_N16847911
+  U1_U1_CRNT_LIMIT_N1 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U1_R17         U1_U1_OPEN_OUT_1 U1_U1_N16848046  14.43  
C_U1_U1_C28         U1_U1_N16848046 0  1u IC=0  
X_U1_U1_U33         LATCH_OK U1_U1_N16847917 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_U1_V6         U1_U1_N16848334 0 5
X_U1_U1_U39         U1_U1_N16847888 CRNT_LIMIT1 D_D1
X_U1_U1_U35         U1_U1_N16847917 U1_U1_N16848108 U1_U1_N16847904
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U1_ABM1         U1_U1_N16848321 0 VALUE { V(I_SENSE_1)/3000    }
G_U1_U1_ABMII1         U1_U1_N16848334 U1_U1_VLIM1 VALUE { V(U1_U1_N16848321)  
+   }
R_U1_U1_R18         U1_U1_N16848165 U1_U1_CL1  {0.1u/(0.693*1u)}  
E_U1_U1_GAIN2         U1_U1_N16847888 0 VALUE {1 * V(U1_U1_N16847911)}
V_U1_U1_V11         U1_U1_N16848383 0 3
C_U1_U1_C29         U1_U1_CL1 0  1u IC=0  
R_U1_U1_R13         0 U1_U1_VLIM1  100  
X_U1_U1_U1         OUT1_INT U1_U1_N16848383 U1_U1_OPEN_OUT_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U1_GAIN1         U1_U1_N16847963 0 VALUE {1 * V(EN1_OK)}
R_U1_U1_R19         U1_U1_N16847888 CRNT_LIMIT1  {10u/(0.693*1u)}  
X_U1_U1_U36         U1_U1_N16847963 U1_U1_N16847958 D_D1
C_U1_U1_C30         CRNT_LIMIT1 0  1u IC=0  
C_U1_U1_C25         U1_U1_N16847847 0  5n IC=0  
X_U1_U1_U37         U1_U1_N16847958 U1_U1_N16847997 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U1_U5         U1_U1_VLIM1 U1_U1_N16847845 U1_U1_N16848510 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U10         U1_U1_N16847847 U1_U1_N16848222 U1_U1_N16848108
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U1_U34         U1_U1_N16847997 DIAG_EN_OK U1_U1_N16848046 OPEN_LOAD1
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U1_V3         U1_U1_N16848222 0 1
E_U1_U1_GAIN3         U1_U1_N16848165 0 VALUE {1 * V(U1_U1_N16848510)}
X_U1_U1_S4    U1_U1_CRNT_LIMIT_N1 0 U1_U1_N16847847 0 CURLIM_OPENLD1_U1_U1_S4 
R_U1_U1_R8         U1_U1_N16847963 U1_U1_N16847958  700  
C_U1_U1_C7         U1_U1_N16847958 0  1u IC=0  
E_U1_U1_ABM27         U1_U1_N16847845 0 VALUE { IF( V(U1_CRNT_FB1)>0.5,  
+ +V(U1_U1_N16862525)/2, V(U1_U1_N16862525))   }
X_U1_U1_U68         U1_U1_N16862172 U1_U1_TSW_FALL_1 ONE_SHOT PARAMS: 
+  T=2001000  
X_U1_U1_U63         U1_U1_TSW_FALL_1 U1_U1_CL_FALL_1 U1_U1_N16861993
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U1_ABM2I1         0 U1_U1_N16847847 VALUE {
+  IF(V(U1_U1_N16861993)>0.5,2.5u,if(V(U1_U1_TSD_FALL_1)>0.5, 2.5,0))    }
X_U1_U1_U61         TSD_1 U1_U1_N16862214 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
X_U1_U1_U60         U1_U1_N16862214 TSD_1 U1_U1_TSD_FALL_1 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_U62         TSW_1 TSD_1 U1_U1_CL1 U1_U1_N16861771 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_U66         U1_U1_CL1 U1_U1_N16862134 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_U1_ABM29         U1_U1_N16862525 0 VALUE { V(CUR_LIM1)*100/3000    }
X_U1_U1_U65         U1_U1_N16862134 U1_U1_CL_FALL_1 ONE_SHOT PARAMS:  T=2001000
+   
X_U1_U1_U67         TSW_1 U1_U1_N16862172 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_U2_C69         0 U1_U2_RAMP1  1n IC=0  
R_U1_U2_R82         U1_U2_N18760172 U1_U2_N18760143  1u  
G_U1_U2_G29         U1_U2_N18760220 U1_U2_GATE1 U1_U2_N18760098 0 1
X_U1_U2_U188         U1_U2_N18760603 U1_U2_N18760606 U1_U2_N18760926 0 RVAR
+  PARAMS:  RREF=1
X_U1_U2_U200         U1_U2_N18761520 EN1_OK U1_U2_N18761543 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_F5    U1_U2_N18760406 U1_U2_N18760175 N298546 GND DRIVER1_U1_U2_F5 
X_U1_U2_U196         U1_U2_N18760057 U1_U2_RAMP1 D_D
E_U1_U2_E54         U1_U2_N18760926 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (3, 12) (6,65) (8,78)(13.5,75)(18,76)(28,85)(36,82) )
X_U1_U2_U207         U1_U2_SW_ON1 U1_U2_N18761863 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_U201         U1_U2_VGS1 U1_U2_N18761609 U1_U2_N18761302 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U2_ABM62         U1_U2_N187601081 0 VALUE { IF(V(U1_U2_SW_OFF1)<0.5 &
+  V(U1_U2_SW_ON1)>0.5, LIMIT((V(U1_U2_RAMP1)-V(OUT1_INT))*0.25m,0,200u), 0)    }
X_U1_U2_U202         U1_U2_N18761302 U1_U2_GATE_DRV_N1 U1_U2_ABV_VT1
+  U1_U2_N18760096 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U208         U1_U2_N18760606 U1_U2_N18761815 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U2_E61         U1_U2_N18760406 GND U1_U2_RAMP1 0 1
X_U1_U2_U211         VOUT1_0 U1_U2_N18760179 D_D
G_U1_U2_ABM3I3         0 U1_U2_RAMP1 VALUE { IF(V(U1_U2_SW_ON1)<0.5 &
+  V(U1_U2_SW_OFF1)<0.5,   
+ +V(U1_U2_FALLING1),  
+ +IF(V(U1_U2_SW_ON1)>0.5 & V(U1_U2_ABV_VT1)>0.5, V(U1_U2_RISING1), -4u))  }
E_U1_U2_E59         OUT1_INT 0 VOUT1_0 GND 1
X_U1_U2_U209         U1_ALL_OK1 U1_U2_N18760096 U1_U2_VO_GLTH1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U2_Cgs11         U1_U2_N18760075 U1_U2_OUT1  672p IC=0 
C_U1_U2_C70         0 U1_U2_B4_VT1  1p IC=0  
X_U1_U2_U190         EN1_OK UVLO_OK U1_U2_N18760452 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
M_U1_U2_M13         U1_U2_N18760914 U1_U2_N18760075 U1_U2_OUT1 U1_U2_OUT1
+  NMOS01_TPS2HB08           
X_U1_U2_H13    U1_U2_N18760051 U1_U2_N18761008 I_SENSE_1 0 DRIVER1_U1_U2_H13 
X_U1_U2_S13    U1_U2_N18760191 0 U1_U2_N18760179 U1_U2_N18760177
+  DRIVER1_U1_U2_S13 
R_U1_U2_R80         U1_U2_N18760849 U1_U2_B4_VT1  100  
X_U1_U2_U191         U1_U2_N18760493 U1_U2_N18760452 U1_U2_N18760140
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U2_E56         U1_U2_FALLING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,-144u) (6,-332u) (8, -345.6u)(13.5, -444u)(18, -566u)(28,
+  -738.6u)(36, -812u) )
X_U1_U2_U210         U1_ALL_OK1 U1_U2_N18761815 U1_U2_N18760891 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U2_ABM63         U1_U2_N18760191 0 VALUE { IF(V(U1_U2_RAMPCLAMP1)<0.5 &
+  V(U1_U2_SW_ON1)>0.5, 1, 0)    }
L_U1_U2_L6         U1_U2_N18760177 U1_U2_N18760213  10nH  
X_U1_U2_U214         U1_U2_SW_OFF1 U1_U2_SW_OFF_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U2_R76         U1_U2_OUT1 U1_U2_GATE1  300K  
X_U1_U2_U212         U1_U2_SW_ON1 U1_U2_N18760559 ONE_SHOT PARAMS:  T=20k  
L_U1_U2_L4         U1_U2_N18760764 GND  0.01nH  
X_U1_U2_U192         U1_U2_LIMIT1 U1_U2_N18760493 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U2_S14    U1_U2_EN2_OK 0 VOUT1_0 GND DRIVER1_U1_U2_S14 
X_U1_U2_U203         U1_ALL_OK1 U1_U2_GATE_DRV_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_U2_E57         U1_U2_RISING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,90u) (6,249u) (8, 275u)(13.5, 356u)(18, 433.6u)(28, 523.7u)(36,
+  586.7u) )
C_U1_U2_C72         U1_U2_N18760764 VOUT1_0  1n   
L_U1_U2_L1         U1_U2_GATE1 U1_U2_N18760075  20nH  
E_U1_U2_E55         U1_U2_VGS1 0 VALUE { V(U1_U2_N18760075, U1_U2_OUT1) }
X_U1_U2_U213         U1_U2_N18760891 U1_U2_SW_OFF_N1 U1_U2_SW_ON1
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U2_V103         U1_U2_N18760513 0 0.1
G_U1_U2_ABMII44         U1_U2_GATE1 U1_U2_OUT1 VALUE { IF(V(U1_U2_SW_OFF1)>0.5
+  & V(U1_U2_VGS1)>1m,50u,0)    }
E_U1_U2_GAIN13         U1_U2_N18760603 0 VALUE {1 * V(U1_U2_GATE_DRV_N1)}
V_U1_U2_V104         U1_U2_N18760220 U1_U2_OUT1 1
X_U1_U2_S12    U1_U2_LIMIT1 0 U1_U2_RAMP1 0 DRIVER1_U1_U2_S12 
V_U1_U2_V110         N298546 U1_U2_N187603021 53
X_U1_U2_U215         U1_U2_N18761321 U1_U2_N18761863 U1_U2_RAMPCLAMP1 U1_U2_QBB
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U2_V111         0 U1_U2_N18760057 -5.7mVdc
V_U1_U2_V109         U1_U2_N18760666 GND 40
X_U1_U2_U186         U1_U2_N18760559 U1_U2_N18760920 U1_U2_N18761321
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U204         U1_U2_N187603021 VOUT1_0 D_D
V_U1_U2_V108         U1_U2_N187617650 U1_U2_N18760051 2.1
G_U1_U2_G30         U1_U2_OUT1 U1_U2_GATE1 U1_U2_N18760143 0 1
X_U1_U2_U193         U1_U2_N18760814 N298546 D_D1
X_U1_U2_F4    U1_U2_OUT1 VOUT1_0 N298546 GND DRIVER1_U1_U2_F4 
X_U1_U2_U185         OUT1_INT U1_U2_N18760513 U1_U2_N18760920 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U2_U218         STANDBY U1_U2_N18761319 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U2_U197         U1_U2_N18761596 U1_U2_LIMIT1 U1_U2_SW_OFF1 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U2_U205         U1_U2_GATE1 U1_U2_N187617650 D_D
V_U1_U2_V105         VOUT1_0 U1_U2_N18760814 0.6
E_U1_U2_ABM60         U1_U2_N18760172 0 VALUE { IF(V(U1_U2_SW_OFF1)<0.5 &
+  V(U1_U2_SW_ON1)<0.5 & V(U1_U2_VGS1)>1m,
+  LIMIT((V(U1_U2_RAMP1)-V(OUT1_INT))*1.3m,150u, -150u), 0)    }
R_U1_U2_R78         U1_U2_N187601081 U1_U2_N18760098  1u  
X_U1_U2_U206         N298546 U1_U2_N18760666 D_D
R_U1_U2_R74         U1_U2_N18760582 U1_ALL_OK1  100  
E_U1_U2_E58         U1_U2_N18760175 U1_U2_N18760213 VALUE {
+  IF(V(U1_U2_N18760175, VOUT1_0)>0, -V(U1_U2_N18760175, VOUT1_0), 0) }
C_U1_U2_C68         0 U1_U2_N18760098  1f IC=0  
X_U1_U2_U198         U1_U2_N18761543 U1_U2_N18760606 U1_U2_N18761596
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U2_C65         0 U1_ALL_OK1  0.1n IC=0  
E_U1_U2_GAIN15         U1_U2_N18760849 0 VALUE {48 * V(U1_U2_VO_GLTH1)}
E_U1_U2_E60         U1_U2_N18760522 GND N298546 GND 1
V_U1_U2_V112         CRNT_LIMIT1 U1_U2_LIMIT1 0Vdc
X_U1_U2_U199         U1_U2_N18760606 U1_U2_N18761520 ONE_SHOT PARAMS:  T=120000
+   
X_U1_U2_U187         U1_U2_N18760606 U1_U2_N18760603 D_D1
G_U1_U2_G28         U1_U2_N18760220 U1_U2_GATE1 U1_U2_B4_VT1 0 1u
E_U1_U2_ABM61         U1_U2_N18761347 0 VALUE { V(PWR_PAD_INT)    }
X_U1_U2_U219         U1_U2_N18761319 U1_U2_N18760140 U1_U2_N18760582
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
L_U1_U2_L7         U1_U2_N18760522 U1_U2_N18760051  1nH  
C_U1_U2_C71         0 U1_U2_N18760143  1f IC=0  
V_U1_U2_V107         U1_U2_N18761609 0 2.02
C_U1_U2_C66         U1_U2_N18760606 0  1u IC=1  
X_U1_U2_U195         U1_U2_RAMP1 U1_U2_N18761347 D_D1
X_U1_U2_U220         U1_U2_N18761008 U1_U2_N18760914 VRON_1 0 RVAR PARAMS: 
+  RREF=1
E_U1_U4_ABM36         U1_U4_N657517 0 VALUE { IF(V(U1_U4_VC_CLF1)>7.7, 1, 0)   
+  }
X_U1_U4_U22         U1_U4_VC_CLF1 U1_U4_N6577010 D_D
X_U1_U4_U28         U1_U4_N657239 U1_U4_N657111 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_U55         U1_U4_N657501 STANDBY U1_U4_N657821 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U27         U1_U4_N657269 U1_U4_N657111 U1_U4_CUR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U4_V4         U1_U4_N6577010 0 9
R_U1_U4_R9         U1_U4_N657269 U1_U4_N657239  {1.1u/(0.693*1n)}  
G_U1_U4_ABMII2         U1_U4_N657523 U1_U4_VC_CLF1 VALUE { V(U1_U4_CUR1)    }
V_U1_U4_V3         U1_U4_N657523 0 5Vdc
X_U1_U4_U56         U1_CRNT_FB1 0 STANDBY U1_U4_N657413 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U4_C1         U1_U4_N657239 0  1n IC=0 
C_U1_U4_C2         U1_U4_VC_CLF1 0  1u IC=0  
X_U1_U4_U52         EN1_OK UVLO_OK U1_U4_N657501 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_S6    U1_U4_N657413 0 U1_U4_VC_CLF1 0 CURNT_FOLDBK1_U1_U4_S6 
X_U1_U4_U30         U1_U4_N657239 U1_U4_N657269 D_D
E_U1_U4_ABM37         U1_U4_N657269 0 VALUE { {IF(FOLDBACK>0.5, V(CRNT_LIMIT1),
+  0)}    }
X_U1_U4_U38         U1_U4_N657517 U1_U4_N657821 U1_CRNT_FB1 U1_U4_FLOAT
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V3         U2_N5294513 0 250m
V_U2_V6         U2_N229700 0 1.8
X_U2_U3         EN2_INT U2_N530051 U2_N5299733 U2_N530149 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V4         U2_N529529 0 1.8
X_U2_S1    STDBY_DLY 0 U2_N529839 EN1_OK POWER_UP_U2_S1 
V_U2_V7         U2_N5299733 0 250m
X_U2_U9         SEL1_INT U2_N529345 U2_N5292953 U2_N529795 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V8         U2_N530051 0 1.8
R_U2_R21         U2_N529795 SEL1_OK  14.43  
X_U2_U1         PWR_PAD_INT U2_N229598 U2_N2295123 U2_N520995 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_V11         U2_N5292953 0 250m
V_U2_Vuv_hys         U2_N2295123 0 100m
V_U2_V12         U2_N529345 0 1.8
V_U2_V2         U2_N229598 0 2.6
X_U2_U10         SEL2_INT U2_N529663 U2_N5296133 U2_N529883 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R20         U2_N522418 LATCH_OK  14.43  
R_U2_R18         U2_N520995 UVLO_OK  14.43  
X_U2_U6         LATCH_INT U2_N229416 U2_N2293383 U2_N522418 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_R23         U2_N529883 SEL2_OK  14.43  
V_U2_V13         U2_N5296133 0 250m
X_U2_S2    STDBY_DLY 0 U2_N530149 EN2_OK POWER_UP_U2_S2 
R_U2_R19         U2_N522261 DIAG_EN_OK  14.43  
C_U2_C29         UVLO_OK 0  1u IC=0  
C_U2_C32         SEL1_OK 0  1u IC=0  
V_U2_V9         U2_N2293383 0 250m
C_U2_C31         LATCH_OK 0  1u IC=0  
V_U2_V14         U2_N529663 0 1.8
C_U2_C30         DIAG_EN_OK 0  1u IC=0  
V_U2_V10         U2_N229416 0 1.8
X_U2_U4         DIA_EN_INT U2_N229700 U2_N2296343 U2_N522261 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_C33         EN1_OK 0  1u IC=0  
C_U2_C35         EN2_OK 0  1u IC=0  
X_U2_U2         EN1_INT U2_N529529 U2_N5294513 U2_N529839 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_C34         SEL2_OK 0  1u IC=0  
V_U2_V5         U2_N2296343 0 250m
R_R3         EN2 GND  1MEG  
E_U7_ABM6         U7_N16669423 0 VALUE {
+  if((V(TJ_2)-V(TCON_2))>50-(28*V(TSW_2)),1,0)    }
R_U7_R7         U7_N16652450 U7_N16652464  5.45412103977741  
C_U7_C10         U7_N16652492 U7_TEMP_AMB  9.41390255184894 IC=0 
R_U7_R24         U7_N16663088 U7_N16663102  3.62526274400182  
C_U7_C24         U7_N16663088 U7_N16663102  2.23711363747995 IC=0 
C_U7_C6         U7_N16652436 U7_N16652450  0.0461444382694298 IC=0 
C_U7_C4         U7_N16652408 U7_N16652422  0.0068842300949335 IC=0 
R_U7_R22         U7_N16663060 U7_N16663074  7.97960715361973  
C_U7_C18         U7_N16654712 U7_N16654726  0.249017773015207 IC=0 
C_U7_C31         0 VRON_1  1n  
C_U7_C25         U7_N16663102 U7_TEMP_AMB  9.61342237734603 IC=0 
C_U7_C20         U7_N16654740 U7_TEMP_AMB  9.41390255184894 IC=0 
R_U7_R36         U7_N16669423 TSW_2  1  
C_U7_C8         U7_N16652464 U7_N16652478  0.249017773015207 IC=0 
R_U7_R2         U7_N16652380 U7_N16652394  0.134887638908804  
R_U7_R6         U7_N16652436 U7_N16652450  3.14346584889787  
R_U7_R4         U7_N16652408 U7_N16652422  0.995456855781382  
C_U7_C23         U7_N16663074 U7_N16663088  0.368888662426294 IC=0 
C_U7_C19         U7_N16654726 U7_N16654740  1.36156159620471 IC=0 
R_U7_R29         U7_N16664648 U7_N16664662  3.62526274400182  
R_U7_R14         U7_N16654656 U7_N16654670  0.995456855781382  
R_U7_R10         U7_N16652492 U7_TEMP_AMB  8.7626733668123  
R_U7_R27         U7_N16664620 U7_N16664634  7.97960715361973  
G_U7_ABM3I1         0 TJ_1 VALUE { (V(PWR_PAD_INT)-V(VOUT1_0))*V(I_SENSE_1)   
+  }
C_U7_C35         0 TSW_1  1.443n  
R_U7_R26         TCON_2 U7_N16664620  1.08890568743247  
C_U7_C11         TJ_2 U7_N16654628  0.234883752530347 IC=0 
C_U7_C27         U7_N16664620 U7_N16664634  0.075563261736143 IC=0 
R_U7_R32         U7_N16666176 VRON_2  1  
G_U7_ABM3I3         0 TCON_1 VALUE { (V(PWR_PAD_INT)-V(VOUT1_0))*V(I_SENSE_1)  
+   }
R_U7_R28         U7_N16664634 U7_N16664648  6.76632220306741  
C_U7_C17         U7_N16654698 U7_N16654712  0.106314497438601 IC=0 
C_U7_C28         U7_N16664634 U7_N16664648  0.368888662426294 IC=0 
V_U7_V1         U7_N16669905 0 150
R_U7_R11         TJ_2 U7_N16654628  0.000335305377865173  
C_U7_C15         U7_N16654670 U7_N16654684  0.0149885304392395 IC=0 
R_U7_R13         U7_N16654642 U7_N16654656  0.879935656922178  
C_U7_C1         TJ_1 U7_N16652380  0.234883752530347 IC=0 
X_U7_U220         TJ_1 U7_N16669905 U7_N16670009 TSD_1 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U7_R5         U7_N16652422 U7_N16652436  2.23248416579417  
C_U7_C32         0 VRON_2  1n  
R_U7_R1         TJ_1 U7_N16652380  0.000335305377865173  
R_U7_R23         U7_N16663074 U7_N16663088  6.76632220306741  
C_U7_C2         U7_N16652380 U7_N16652394  0.000693699663842057 IC=0 
C_U7_C5         U7_N16652422 U7_N16652436  0.0149885304392395 IC=0 
V_U7_V4         U7_N16670309 0 28
R_U7_R30         U7_N16664662 U7_TEMP_AMB  8.62502168231938  
R_U7_R31         U7_N16665516 VRON_1  1  
C_U7_C7         U7_N16652450 U7_N16652464  0.106314497438601 IC=0 
R_U7_R17         U7_N16654698 U7_N16654712  5.45412103977741  
C_U7_C29         U7_N16664648 U7_N16664662  2.23711363747995 IC=0 
R_U7_R9         U7_N16652478 U7_N16652492  4.97441291659509  
R_U7_R15         U7_N16654670 U7_N16654684  2.23248416579417  
R_U7_R18         U7_N16654712 U7_N16654726  7.00920124529579  
V_U7_TAMB         U7_TEMP_AMB 0 {Temp_Amb}
C_U7_C36         0 TSW_2  1.443n  
V_U7_V3         U7_N16670285 0 150
C_U7_C3         U7_N16652394 U7_N16652408  0.00104152394042417 IC=0 
C_U7_C26         TCON_2 U7_N16664620  0.553716554248188 IC=0 
R_U7_R21         TCON_1 U7_N16663060  1.08890568743247  
C_U7_C22         U7_N16663060 U7_N16663074  0.075563261736143 IC=0 
R_U7_R35         U7_N16669137 TSW_1  1  
V_U7_V2         U7_N16670009 0 28
R_U7_R8         U7_N16652464 U7_N16652478  7.00920124529579  
C_U7_C12         U7_N16654628 U7_N16654642  0.000693699663842057 IC=0 
R_U7_R3         U7_N16652394 U7_N16652408  0.879935656922178  
E_U7_ABM5         U7_N16669137 0 VALUE {
+  if((V(TJ_1)-V(TCON_1))>50-(28*V(TSW_1)),1,0)    }
G_U7_ABM3I2         0 TJ_2 VALUE { (V(PWR_PAD_INT)-V(VOUT2_0))*V(I_SENSE_2)   
+  }
R_U7_R12         U7_N16654628 U7_N16654642  0.134887638908804  
R_U7_R20         U7_N16654740 U7_TEMP_AMB  8.7626733668123  
C_U7_C14         U7_N16654656 U7_N16654670  0.0068842300949335 IC=0 
C_U7_C16         U7_N16654684 U7_N16654698  0.0461444382694298 IC=0 
R_U7_R19         U7_N16654726 U7_N16654740  4.97441291659509  
C_U7_C30         U7_N16664662 U7_TEMP_AMB  9.61342237734603 IC=0 
C_U7_C13         U7_N16654642 U7_N16654656  0.00104152394042417 IC=0 
G_U7_ABM3I4         0 TCON_2 VALUE { (V(PWR_PAD_INT)-V(VOUT2_0))*V(I_SENSE_2)  
+   }
R_U7_R25         U7_N16663102 U7_TEMP_AMB  8.62502168231938  
C_U7_C9         U7_N16652478 U7_N16652492  1.36156159620471 IC=0 
X_U7_U221         TJ_2 U7_N16670285 U7_N16670309 TSD_2 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U7_C21         TCON_1 U7_N16663060  0.553716554248188 IC=0 
R_U7_R16         U7_N16654684 U7_N16654698  3.14346584889787  
E_U7_ABM7         U7_N16665516 0 VALUE { (0.0003*V(TJ_1)*V(TJ_1) +
+  0.0725*V(TJ_1) + 16.609)*1m    }
E_U7_ABM8         U7_N16666176 0 VALUE { (0.0003*V(TJ_2)*V(TJ_2) +
+  0.0725*V(TJ_2) + 16.609)*1m    }
E_E12         CUR_LIM1 0 TABLE { V(TJ_1, 0) } 
+ ( (60, 60) (150,48) )
R_U8_U1_R13         0 U8_U1_VLIM1  100  
X_U8_U1_U68         U8_U1_N16862172 U8_U1_TSW_FALL_1 ONE_SHOT PARAMS: 
+  T=2001000  
E_U8_U1_GAIN2         U8_U1_N16847888 0 VALUE {1 * V(U8_U1_N16847911)}
X_U8_U1_U35         U8_U1_N16847917 U8_U1_N16848108 U8_U1_N16847904
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U8_U1_C25         U8_U1_N16847847 0  5n IC=0  
X_U8_U1_U63         U8_U1_TSW_FALL_1 U8_U1_CL_FALL_1 U8_U1_N16861993
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U1_U10         U8_U1_N16847847 U8_U1_N16848222 U8_U1_N16848108
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U8_U1_R8         U8_U1_N16847963 U8_U1_N16847958  700  
G_U8_U1_ABM2I1         0 U8_U1_N16847847 VALUE {
+  IF(V(U8_U1_N16861993)>0.5,2.5u,if(V(U8_U1_TSD_FALL_1)>0.5, 2.5,0))    }
X_U8_U1_U61         TSD_2 U8_U1_N16862214 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=100n
R_U8_U1_R19         U8_U1_N16847888 CRNT_LIMIT2  {10u/(0.693*1u)}  
C_U8_U1_C7         U8_U1_N16847958 0  1u IC=0  
R_U8_U1_R18         U8_U1_N16848165 U8_U1_CL1  {0.1u/(0.693*1u)}  
E_U8_U1_GAIN1         U8_U1_N16847963 0 VALUE {1 * V(EN2_OK)}
V_U8_U1_V3         U8_U1_N16848222 0 1
V_U8_U1_V6         U8_U1_N16848334 0 5
C_U8_U1_C30         CRNT_LIMIT2 0  1u IC=0  
X_U8_U1_U60         U8_U1_N16862214 TSD_2 U8_U1_TSD_FALL_1 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U1_U33         LATCH_OK U8_U1_N16847917 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U8_U1_ABM27         U8_U1_N16847845 0 VALUE { IF( V(U8_CRNT_FB1)>0.5,  
+ +V(U8_U1_N16862525)/2, V(U8_U1_N16862525))   }
X_U8_U1_U62         TSW_2 TSD_2 U8_U1_CL1 U8_U1_N16861771 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U8_U1_C29         U8_U1_CL1 0  1u IC=0  
X_U8_U1_U66         U8_U1_CL1 U8_U1_N16862134 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U1_U36         U8_U1_N16847963 U8_U1_N16847958 D_D1
E_U8_U1_ABM1         U8_U1_N16848321 0 VALUE { V(I_SENSE_2)/3000    }
X_U8_U1_U5         U8_U1_VLIM1 U8_U1_N16847845 U8_U1_N16848510 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U8_U1_ABM29         U8_U1_N16862525 0 VALUE { V(CUR_LIM2)*100/3000    }
X_U8_U1_S4    U8_U1_CRNT_LIMIT_N1 0 U8_U1_N16847847 0 CURLIM_OPENLD1_U8_U1_S4 
R_U8_U1_R17         U8_U1_OPEN_OUT_1 U8_U1_N16848046  14.43  
X_U8_U1_U1         OUT2_INT U8_U1_N16848383 U8_U1_OPEN_OUT_1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U1_U39         U8_U1_N16847888 CRNT_LIMIT2 D_D1
X_U8_U1_U65         U8_U1_N16862134 U8_U1_CL_FALL_1 ONE_SHOT PARAMS:  T=2001000
+   
X_U8_U1_U37         U8_U1_N16847958 U8_U1_N16847997 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U8_U1_ABMII1         U8_U1_N16848334 U8_U1_VLIM1 VALUE { V(U8_U1_N16848321)  
+   }
C_U8_U1_C28         U8_U1_N16848046 0  1u IC=0  
E_U8_U1_GAIN3         U8_U1_N16848165 0 VALUE {1 * V(U8_U1_N16848510)}
V_U8_U1_V11         U8_U1_N16848383 0 3
X_U8_U1_U67         TSW_2 U8_U1_N16862172 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U1_U34         U8_U1_N16847997 DIAG_EN_OK U8_U1_N16848046 OPEN_LOAD2
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U1_U38         U8_U1_N16861771 U8_U1_N16847904 U8_U1_N16847911
+  U8_U1_CRNT_LIMIT_N1 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U4_U38         U8_U4_N657517 U8_U4_N657821 U8_CRNT_FB1 U8_U4_FLOAT
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U8_U4_C1         U8_U4_N657239 0  1n IC=0 
X_U8_U4_U28         U8_U4_N657239 U8_U4_N657111 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U8_U4_V4         U8_U4_N6577010 0 9
G_U8_U4_ABMII2         U8_U4_N657523 U8_U4_VC_CLF1 VALUE { V(U8_U4_CUR1)    }
X_U8_U4_S6    U8_U4_N657413 0 U8_U4_VC_CLF1 0 CURNT_FOLDBK1_U8_U4_S6 
X_U8_U4_U27         U8_U4_N657269 U8_U4_N657111 U8_U4_CUR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_U4_ABM36         U8_U4_N657517 0 VALUE { IF(V(U8_U4_VC_CLF1)>7.7, 1, 0)   
+  }
V_U8_U4_V3         U8_U4_N657523 0 5Vdc
X_U8_U4_U55         U8_U4_N657501 STANDBY U8_U4_N657821 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U4_U52         EN2_OK UVLO_OK U8_U4_N657501 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_U4_ABM37         U8_U4_N657269 0 VALUE { {IF(FOLDBACK>0.5, V(CRNT_LIMIT2),
+  0)}    }
R_U8_U4_R9         U8_U4_N657269 U8_U4_N657239  {1.1u/(0.693*1n)}  
X_U8_U4_U22         U8_U4_VC_CLF1 U8_U4_N6577010 D_D
X_U8_U4_U56         U8_CRNT_FB1 0 STANDBY U8_U4_N657413 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U4_U30         U8_U4_N657239 U8_U4_N657269 D_D
C_U8_U4_C2         U8_U4_VC_CLF1 0  1u IC=0  
G_U8_U2_ABMII44         U8_U2_GATE1 U8_U2_OUT1 VALUE { IF(V(U8_U2_SW_OFF1)>0.5
+  & V(U8_U2_VGS1)>1m,50u,0)    }
E_U8_U2_ABM61         U8_U2_N18761347 0 VALUE { V(PWR_PAD_INT)    }
E_U8_U2_ABM63         U8_U2_N18760191 0 VALUE { IF(V(U8_U2_RAMPCLAMP1)<0.5 &
+  V(U8_U2_SW_ON1)>0.5, 1, 0)    }
X_U8_U2_U188         U8_U2_N18760603 U8_U2_N18760606 U8_U2_N18760926 0 RVAR
+  PARAMS:  RREF=1
X_U8_U2_U186         U8_U2_N18760559 U8_U2_N18760920 U8_U2_N18761321
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_U2_GAIN15         U8_U2_N18760849 0 VALUE {48 * V(U8_U2_VO_GLTH1)}
V_U8_U2_V108         U8_U2_N187617650 U8_U2_N18760051 2.1
X_U8_U2_U198         U8_U2_N18761543 U8_U2_N18760606 U8_U2_N18761596
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U2_U207         U8_U2_SW_ON1 U8_U2_N18761863 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U8_U2_C72         U8_U2_N18760764 VOUT2_0  1n   
X_U8_U2_U195         U8_U2_RAMP1 U8_U2_N18761347 D_D1
X_U8_U2_U213         U8_U2_N18760891 U8_U2_SW_OFF_N1 U8_U2_SW_ON1
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U8_U2_C71         0 U8_U2_N18760143  1f IC=0  
C_U8_U2_C70         0 U8_U2_B4_VT1  1p IC=0  
E_U8_U2_E58         U8_U2_N18760175 U8_U2_N18760213 VALUE {
+  IF(V(U8_U2_N18760175, VOUT2_0)>0, -V(U8_U2_N18760175, VOUT2_0), 0) }
X_U8_U2_U185         OUT2_INT U8_U2_N18760513 U8_U2_N18760920 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_U2_U205         U8_U2_GATE1 U8_U2_N187617650 D_D
V_U8_U2_V111         0 U8_U2_N18760057 -5.7mVdc
R_U8_U2_R82         U8_U2_N18760172 U8_U2_N18760143  1u  
X_U8_U2_U190         EN2_OK UVLO_OK U8_U2_N18760452 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U8_U2_E57         U8_U2_RISING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,90u) (6,249u) (8, 275u)(13.5, 356u)(18, 433.6u)(28, 523.7u)(36,
+  586.7u) )
X_U8_U2_S14    U8_U2_EN2_OK 0 VOUT2_0 GND DRIVER1_U8_U2_S14 
R_U8_U2_R80         U8_U2_N18760849 U8_U2_B4_VT1  100  
R_U8_U2_R76         U8_U2_OUT1 U8_U2_GATE1  300K  
X_U8_U2_U196         U8_U2_N18760057 U8_U2_RAMP1 D_D
X_U8_U2_U215         U8_U2_N18761321 U8_U2_N18761863 U8_U2_RAMPCLAMP1 U8_U2_QBB
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
L_U8_U2_L7         U8_U2_N18760522 U8_U2_N18760051  1nH  
X_U8_U2_U199         U8_U2_N18760606 U8_U2_N18761520 ONE_SHOT PARAMS:  T=120000
+   
X_U8_U2_U208         U8_U2_N18760606 U8_U2_N18761815 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U8_U2_G30         U8_U2_OUT1 U8_U2_GATE1 U8_U2_N18760143 0 1
V_U8_U2_V112         CRNT_LIMIT2 U8_U2_LIMIT1 0Vdc
X_U8_U2_U191         U8_U2_N18760493 U8_U2_N18760452 U8_U2_N18760140
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U2_U206         N336699 U8_U2_N18760666 D_D
E_U8_U2_E61         U8_U2_N18760406 GND U8_U2_RAMP1 0 1
X_U8_U2_F4    U8_U2_OUT1 VOUT2_0 N336699 GND DRIVER1_U8_U2_F4 
X_U8_U2_H13    U8_U2_N18760051 U8_U2_N18761008 I_SENSE_2 0 DRIVER1_U8_U2_H13 
V_U8_U2_V107         U8_U2_N18761609 0 2.02
E_U8_U2_ABM62         U8_U2_N187601081 0 VALUE { IF(V(U8_U2_SW_OFF1)<0.5 &
+  V(U8_U2_SW_ON1)>0.5, LIMIT((V(U8_U2_RAMP1)-V(OUT2_INT))*0.25m,0,200u), 0)    }
X_U8_U2_U209         U8_ALL_OK1 U8_U2_N18760096 U8_U2_VO_GLTH1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U8_U2_R74         U8_U2_N18760582 U8_ALL_OK1  100  
X_U8_U2_U219         U8_U2_N18761319 U8_U2_N18760140 U8_U2_N18760582
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_U2_E55         U8_U2_VGS1 0 VALUE { V(U8_U2_N18760075, U8_U2_OUT1) }
E_U8_U2_E59         OUT2_INT 0 VOUT2_0 GND 1
E_U8_U2_E54         U8_U2_N18760926 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (3, 12) (6,65) (8,78)(13.5,75)(18,76)(28,85)(36,82) )
X_U8_U2_U192         U8_U2_LIMIT1 U8_U2_N18760493 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U8_U2_ABM60         U8_U2_N18760172 0 VALUE { IF(V(U8_U2_SW_OFF1)<0.5 &
+  V(U8_U2_SW_ON1)<0.5 & V(U8_U2_VGS1)>1m,
+  LIMIT((V(U8_U2_RAMP1)-V(OUT2_INT))*1.3m,150u, -150u), 0)    }
X_U8_U2_U193         U8_U2_N18760814 N336699 D_D1
V_U8_U2_V110         N336699 U8_U2_N187603021 53
X_U8_U2_U200         U8_U2_N18761520 EN2_OK U8_U2_N18761543 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U2_U203         U8_ALL_OK1 U8_U2_GATE_DRV_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U8_U2_G28         U8_U2_N18760220 U8_U2_GATE1 U8_U2_B4_VT1 0 1u
X_U8_U2_U211         VOUT2_0 U8_U2_N18760179 D_D
E_U8_U2_E60         U8_U2_N18760522 GND N336699 GND 1
C_U8_U2_C65         0 U8_ALL_OK1  0.1n IC=0  
R_U8_U2_R78         U8_U2_N187601081 U8_U2_N18760098  1u  
M_U8_U2_M13         U8_U2_N18760914 U8_U2_N18760075 U8_U2_OUT1 U8_U2_OUT1
+  NMOS01_TPS2HB08           
X_U8_U2_U204         U8_U2_N187603021 VOUT2_0 D_D
X_U8_U2_U214         U8_U2_SW_OFF1 U8_U2_SW_OFF_N1 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U8_U2_ABM3I3         0 U8_U2_RAMP1 VALUE { IF(V(U8_U2_SW_ON1)<0.5 &
+  V(U8_U2_SW_OFF1)<0.5,   
+ +V(U8_U2_FALLING1),  
+ +IF(V(U8_U2_SW_ON1)>0.5 & V(U8_U2_ABV_VT1)>0.5, V(U8_U2_RISING1), -4u))  }
X_U8_U2_F5    U8_U2_N18760406 U8_U2_N18760175 N336699 GND DRIVER1_U8_U2_F5 
X_U8_U2_S12    U8_U2_LIMIT1 0 U8_U2_RAMP1 0 DRIVER1_U8_U2_S12 
X_U8_U2_U210         U8_ALL_OK1 U8_U2_N18761815 U8_U2_N18760891 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U8_U2_V105         VOUT2_0 U8_U2_N18760814 0.6
X_U8_U2_U187         U8_U2_N18760606 U8_U2_N18760603 D_D1
X_U8_U2_U201         U8_U2_VGS1 U8_U2_N18761609 U8_U2_N18761302 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U8_U2_C68         0 U8_U2_N18760098  1f IC=0  
G_U8_U2_G29         U8_U2_N18760220 U8_U2_GATE1 U8_U2_N18760098 0 1
X_U8_U2_U197         U8_U2_N18761596 U8_U2_LIMIT1 U8_U2_SW_OFF1 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
L_U8_U2_L6         U8_U2_N18760177 U8_U2_N18760213  10nH  
V_U8_U2_V103         U8_U2_N18760513 0 0.1
E_U8_U2_GAIN13         U8_U2_N18760603 0 VALUE {1 * V(U8_U2_GATE_DRV_N1)}
X_U8_U2_U218         STANDBY U8_U2_N18761319 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U2_U212         U8_U2_SW_ON1 U8_U2_N18760559 ONE_SHOT PARAMS:  T=20k  
X_U8_U2_U202         U8_U2_N18761302 U8_U2_GATE_DRV_N1 U8_U2_ABV_VT1
+  U8_U2_N18760096 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U8_U2_C69         0 U8_U2_RAMP1  1n IC=0  
X_U8_U2_U220         U8_U2_N18761008 U8_U2_N18760914 VRON_2 0 RVAR PARAMS: 
+  RREF=1
X_U8_U2_S13    U8_U2_N18760191 0 U8_U2_N18760179 U8_U2_N18760177
+  DRIVER1_U8_U2_S13 
V_U8_U2_V104         U8_U2_N18760220 U8_U2_OUT1 1
C_U8_U2_C66         U8_U2_N18760606 0  1u IC=1  
V_U8_U2_V109         U8_U2_N18760666 GND 40
E_U8_U2_E56         U8_U2_FALLING1 0 TABLE { V(PWR_PAD_INT, 0) } 
+ ( (0, 0) (3,-144u) (6,-332u) (8, -345.6u)(13.5, -444u)(18, -566u)(28,
+  -738.6u)(36, -812u) )
L_U8_U2_L4         U8_U2_N18760764 GND  0.01nH  
L_U8_U2_L1         U8_U2_GATE1 U8_U2_N18760075  20nH  
C_U8_U2_Cgs11         U8_U2_N18760075 U8_U2_OUT1  672p IC=0 
E_E13         CUR_LIM2 0 TABLE { V(TJ_2, 0) } 
+ ( (60, 60) (150,48) )
.PARAM  foldback=1
.ENDS   TPS2HB16F-Q1_TRANS
*$
.subckt MUX_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S1
*$
.subckt MUX_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S2
*$
.subckt MUX_U3_S6 1 2 3 4  
S_U3_S6         3 4 1 2 _U3_S6
RS_U3_S6         1 2 1G
.MODEL         _U3_S6 VSWITCH Roff=100 Ron=1T Voff=0.2 Von=0.8
.ends MUX_U3_S6
*$
.subckt MUX_U3_S5 1 2 3 4  
S_U3_S5         3 4 1 2 _U3_S5
RS_U3_S5         1 2 1G
.MODEL         _U3_S5 VSWITCH Roff=100 Ron=1T Voff=0.2 Von=0.8
.ends MUX_U3_S5
*$
.subckt MUX_U3_S7 1 2 3 4  
S_U3_S7         3 4 1 2 _U3_S7
RS_U3_S7         1 2 1G
.MODEL         _U3_S7 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends MUX_U3_S7
*$
.subckt CURLIM_OPENLD1_U1_U1_S4 1 2 3 4  
S_U1_U1_S4         3 4 1 2 _U1_U1_S4
RS_U1_U1_S4         1 2 1G
.MODEL         _U1_U1_S4 VSWITCH Roff=1T Ron=1m Voff=0.1V Von=0.9V
.ends CURLIM_OPENLD1_U1_U1_S4
*$
.subckt DRIVER1_U1_U2_F5 1 2 3 4  
F_U1_U2_F5         3 4 VF_U1_U2_F5 1
VF_U1_U2_F5         1 2 0V
.ends DRIVER1_U1_U2_F5
*$
.subckt DRIVER1_U1_U2_H13 1 2 3 4  
H_U1_U2_H13         3 4 VH_U1_U2_H13 1
VH_U1_U2_H13         1 2 0V
.ends DRIVER1_U1_U2_H13
*$
.subckt DRIVER1_U1_U2_S13 1 2 3 4  
S_U1_U2_S13         3 4 1 2 _U1_U2_S13
RS_U1_U2_S13         1 2 1G
.MODEL         _U1_U2_S13 VSWITCH Roff=1e5 Ron=1u Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S13
*$
.subckt DRIVER1_U1_U2_S14 1 2 3 4  
S_U1_U2_S14         3 4 1 2 _U1_U2_S14
RS_U1_U2_S14         1 2 1G
.MODEL         _U1_U2_S14 VSWITCH Roff=1e7 Ron=10K Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S14
*$
.subckt DRIVER1_U1_U2_S12 1 2 3 4  
S_U1_U2_S12         3 4 1 2 _U1_U2_S12
RS_U1_U2_S12         1 2 1G
.MODEL         _U1_U2_S12 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends DRIVER1_U1_U2_S12
*$
.subckt DRIVER1_U1_U2_F4 1 2 3 4  
F_U1_U2_F4         3 4 VF_U1_U2_F4 1
VF_U1_U2_F4         1 2 0V
.ends DRIVER1_U1_U2_F4
*$
.subckt CURNT_FOLDBK1_U1_U4_S6 1 2 3 4  
S_U1_U4_S6         3 4 1 2 _U1_U4_S6
RS_U1_U4_S6         1 2 1G
.MODEL         _U1_U4_S6 VSWITCH Roff=1E7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U1_U4_S6
*$
.subckt POWER_UP_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=14.33 Ron=36 Voff=0.1 Von=0.9
.ends POWER_UP_U2_S1
*$
.subckt POWER_UP_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=14.33 Ron=36 Voff=0.1 Von=0.9
.ends POWER_UP_U2_S2
*$
.subckt CURLIM_OPENLD1_U8_U1_S4 1 2 3 4  
S_U8_U1_S4         3 4 1 2 _U8_U1_S4
RS_U8_U1_S4         1 2 1G
.MODEL         _U8_U1_S4 VSWITCH Roff=1T Ron=1m Voff=0.1V Von=0.9V
.ends CURLIM_OPENLD1_U8_U1_S4
*$
.subckt CURNT_FOLDBK1_U8_U4_S6 1 2 3 4  
S_U8_U4_S6         3 4 1 2 _U8_U4_S6
RS_U8_U4_S6         1 2 1G
.MODEL         _U8_U4_S6 VSWITCH Roff=1E7 Ron=1m Voff=0.1V Von=0.9V
.ends CURNT_FOLDBK1_U8_U4_S6
*$
.subckt DRIVER1_U8_U2_S14 1 2 3 4  
S_U8_U2_S14         3 4 1 2 _U8_U2_S14
RS_U8_U2_S14         1 2 1G
.MODEL         _U8_U2_S14 VSWITCH Roff=1e7 Ron=10K Voff=0.1 Von=0.9
.ends DRIVER1_U8_U2_S14
*$
.subckt DRIVER1_U8_U2_F4 1 2 3 4  
F_U8_U2_F4         3 4 VF_U8_U2_F4 1
VF_U8_U2_F4         1 2 0V
.ends DRIVER1_U8_U2_F4
*$
.subckt DRIVER1_U8_U2_H13 1 2 3 4  
H_U8_U2_H13         3 4 VH_U8_U2_H13 1
VH_U8_U2_H13         1 2 0V
.ends DRIVER1_U8_U2_H13
*$
.subckt DRIVER1_U8_U2_F5 1 2 3 4  
F_U8_U2_F5         3 4 VF_U8_U2_F5 1
VF_U8_U2_F5         1 2 0V
.ends DRIVER1_U8_U2_F5
*$
.subckt DRIVER1_U8_U2_S12 1 2 3 4  
S_U8_U2_S12         3 4 1 2 _U8_U2_S12
RS_U8_U2_S12         1 2 1G
.MODEL         _U8_U2_S12 VSWITCH Roff=1e7 Ron=1m Voff=0.1 Von=0.9
.ends DRIVER1_U8_U2_S12
*$
.subckt DRIVER1_U8_U2_S13 1 2 3 4  
S_U8_U2_S13         3 4 1 2 _U8_U2_S13
RS_U8_U2_S13         1 2 1G
.MODEL         _U8_U2_S13 VSWITCH Roff=1e5 Ron=1u Voff=0.1 Von=0.9
.ends DRIVER1_U8_U2_S13
*$
.model NMOS01_TPS2HB08 nmos
+ vto=2.02
+ kp=156250
+ lambda=0.001
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.subckt srlatchshp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(s) > {vthresh},5,if(v(r)>{vthresh},-5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)} 
cdummy1 q 0 1n 
cdummy2 qb 0 1n 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends srlatchshp_basic_gen
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.SUBCKT RVAR 101 102 201 202 PARAMS: RREF=1
rin 201 202 1G
r 301 0 {rref}
fcopy 0 301 vsense 1
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1
vsense 106 102 0
.ENDS RVAR
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qb 0 value = {1-v(q)} 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.model SMCJ33A D(IS=.1u RS=0.2 CJO=80000p M=1.3 VJ=0.4 ISR=.008u N=1.05 
+IKF=1m BV=34.3 NBV=20 IBV=10u TT=4n EG=.84 TRS1=.1m) 
*$