; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_replication_pad2d_1(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 8, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 254, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 1, !dbg !13
  %11 = icmp slt i32 %9, 1600, !dbg !14
  %.frozen = freeze i32 %9, !dbg !15
  %12 = sdiv i32 %.frozen, 10, !dbg !15
  %13 = mul i32 %12, 10, !dbg !16
  %.decomposed = sub i32 %.frozen, %13, !dbg !16
  %14 = srem i32 %10, 10, !dbg !16
  %15 = srem i32 %12, 10, !dbg !17
  %16 = sdiv i32 %9, 100, !dbg !18
  %17 = icmp sgt i32 %15, 1, !dbg !19
  %18 = tail call i32 @llvm.smin.i32(i32 %15, i32 8), !dbg !20
  %19 = shl nsw i32 %18, 3, !dbg !21
  %20 = add nsw i32 %19, -8, !dbg !21
  %21 = select i1 %17, i32 %20, i32 0, !dbg !22
  %22 = shl nsw i32 %16, 6, !dbg !23
  %23 = add nsw i32 %21, %22, !dbg !24
  %24 = icmp sgt i32 %.decomposed, 1, !dbg !25
  %25 = icmp sgt i32 %14, 1, !dbg !25
  %26 = tail call i32 @llvm.smin.i32(i32 %.decomposed, i32 8), !dbg !26
  %27 = add nsw i32 %26, -1, !dbg !26
  %28 = select i1 %24, i32 %27, i32 0, !dbg !27
  %29 = tail call i32 @llvm.smin.i32(i32 %14, i32 8), !dbg !26
  %30 = add nsw i32 %29, -1, !dbg !26
  %31 = select i1 %25, i32 %30, i32 0, !dbg !27
  %32 = add nsw i32 %23, %28, !dbg !28
  %33 = add nsw i32 %23, %31, !dbg !28
  %34 = sext i32 %32 to i64, !dbg !29
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !29
  %36 = sext i32 %33 to i64, !dbg !29
  %37 = getelementptr float, ptr addrspace(1) %0, i64 %36, !dbg !29
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %11) #2, !dbg !30
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 %11) #2, !dbg !30
  %40 = sext i32 %9 to i64, !dbg !31
  %41 = getelementptr float, ptr addrspace(1) %1, i64 %40, !dbg !31
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %38, i32 %39, ptr addrspace(1) %41, i1 %11) #2, !dbg !32
  ret void, !dbg !33
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smin.i32(i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cwrwtb4qejsvw6az7yqykvjek73ztwf3oiyyfsc3gzlcdtgdslnu.py", directory: "inductor_cache/wr")
!4 = !{ptr @triton_poi_fused_convolution_replication_pad2d_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_replication_pad2d_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_replication_pad2d_1", linkageName: "triton_poi_fused_convolution_replication_pad2d_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 25, column: 27, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 108, scope: !7)
!20 = !DILocation(line: 28, column: 117, scope: !7)
!21 = !DILocation(line: 28, column: 33, scope: !7)
!22 = !DILocation(line: 28, column: 93, scope: !7)
!23 = !DILocation(line: 28, column: 267, scope: !7)
!24 = !DILocation(line: 28, column: 264, scope: !7)
!25 = !DILocation(line: 28, column: 348, scope: !7)
!26 = !DILocation(line: 28, column: 357, scope: !7)
!27 = !DILocation(line: 28, column: 333, scope: !7)
!28 = !DILocation(line: 28, column: 273, scope: !7)
!29 = !DILocation(line: 28, column: 30, scope: !7)
!30 = !DILocation(line: 28, column: 504, scope: !7)
!31 = !DILocation(line: 29, column: 25, scope: !7)
!32 = !DILocation(line: 29, column: 36, scope: !7)
!33 = !DILocation(line: 29, column: 4, scope: !7)
