[
	{
		"opcode": 71,
		"bytes": 2,
		"minimumCycles": 5,
		"maximumCycles": 0,
		"mnemonic": "SRE oper"
	},
	{
		"opcode": 87,
		"bytes": 2,
		"minimumCycles": 6,
		"maximumCycles": 0,
		"mnemonic": "SRE oper,X"
	},
	{
		"opcode": 79,
		"bytes": 3,
		"minimumCycles": 6,
		"maximumCycles": 0,
		"mnemonic": "SRE oper"
	},
	{
		"opcode": 95,
		"bytes": 3,
		"minimumCycles": 7,
		"maximumCycles": 0,
		"mnemonic": "SRE oper,X"
	},
	{
		"opcode": 91,
		"bytes": 3,
		"minimumCycles": 7,
		"maximumCycles": 0,
		"mnemonic": "SRE oper,Y"
	},
	{
		"opcode": 67,
		"bytes": 2,
		"minimumCycles": 8,
		"maximumCycles": 0,
		"mnemonic": "SRE (oper,X)"
	},
	{
		"opcode": 83,
		"bytes": 2,
		"minimumCycles": 8,
		"maximumCycles": 0,
		"mnemonic": "SRE (oper),Y"
	}
]