{
    "xor/range_xor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xor/range_xor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "range_xor_int_wide_generated.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 32.8,
        "simulation_time(ms)": 19.2,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 35,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 35
    },
    "xor/range_xor_int_wide/no_arch": {
        "test_name": "xor/range_xor_int_wide/no_arch",
        "generated_blif": "range_xor_int_wide_generated.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 21.2,
        "simulation_time(ms)": 19.1,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 35,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 35,
        "Total Node": 35
    },
    "xor/range_xor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xor/range_xor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "range_xor_ultra_wide_generated.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 163.3,
        "simulation_time(ms)": 144.9,
        "test_coverage(%)": 100,
        "Pi": 512,
        "Po": 256,
        "logic element": 259,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 427,
        "Total Node": 259
    },
    "xor/range_xor_ultra_wide/no_arch": {
        "test_name": "xor/range_xor_ultra_wide/no_arch",
        "generated_blif": "range_xor_ultra_wide_generated.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 151.3,
        "simulation_time(ms)": 144.6,
        "test_coverage(%)": 100,
        "Pi": 512,
        "Po": 256,
        "logic element": 259,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 259,
        "Total Node": 259
    },
    "xor/range_xor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xor/range_xor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "range_xor_wide_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.9,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "xor/range_xor_wide/no_arch": {
        "test_name": "xor/range_xor_wide/no_arch",
        "generated_blif": "range_xor_wide_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "xor/xor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xor/xor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "xor_indexed_port_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 15.5,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "xor/xor_indexed_port/no_arch": {
        "test_name": "xor/xor_indexed_port/no_arch",
        "generated_blif": "xor_indexed_port_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "xor/xor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "xor/xor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "xor_wire_generated.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "xor/xor_wire/no_arch": {
        "test_name": "xor/xor_wire/no_arch",
        "generated_blif": "xor_wire_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 3.2,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
