# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# Date created = 19:52:18  June 02, 2024
#
# -------------------------------------------------------------------------- #

QUARTUS_VERSION = "23.1"
DATE = "19:52:18  June 02, 2024"

# Revisions

PROJECT_REVISION = "OddThing"

LIBRARY ieee ;
USE ieee.std_logic_1164.all;

LIBRARY ieee ;
USE ieee.std_logic_1164.all;

ENTITY OddThing IS
PORT (x1, x2, x3, x4:IN STD_LOGIC;
		F 			  :OUT STD_LOGIC);
END OddThing;

ARCHITECTURE OddFunc OF OddThing IS
BEGIN
	F <= (NOT x1 AND NOT x2 AND NOT x3 AND x4) OR (NOT x1 AND NOT x2 AND x3 AND NOT x4) OR (NOT x1 AND x2 AND NOT x3 AND NOT x4) OR (NOT x1 AND x2 AND x3 AND x4) OR (x1 AND NOT x2 AND NOT x3 AND NOT x4); OR (x1 AND NOT x2 AND x3 AND x4) OR (x1 AND x2 AND NOT x3 AND x4) OR (x1 AND x2 AND x3 AND NOT x4);
END OddFunc;


