
---------- Begin Simulation Statistics ----------
final_tick                                55498086500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 477598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675452                       # Number of bytes of host memory used
host_op_rate                                   522641                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   209.38                       # Real time elapsed on the host
host_tick_rate                              265057599                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055498                       # Number of seconds simulated
sim_ticks                                 55498086500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.109962                       # CPI: cycles per instruction
system.cpu.discardedOps                        372297                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2539115                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.900932                       # IPC: instructions per cycle
system.cpu.numCycles                        110996173                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       108457058                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          361                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        65308                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            367                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20343196                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16280359                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53390                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8734286                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8732836                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983399                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050586                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434005                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133966                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1045                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     34788833                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34788833                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34792166                       # number of overall hits
system.cpu.dcache.overall_hits::total        34792166                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        43052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          43052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        43080                       # number of overall misses
system.cpu.dcache.overall_misses::total         43080                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2519315500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2519315500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2519315500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2519315500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34831885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34831885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34835246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34835246                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001236                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001237                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001237                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58517.966645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58517.966645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58479.932683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58479.932683                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30085                       # number of writebacks
system.cpu.dcache.writebacks::total             30085                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10330                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32722                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32737                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32737                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1880375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1880375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1881074500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1881074500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000939                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000939                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000940                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000940                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57465.161054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57465.161054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57460.197941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57460.197941                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20606816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20606816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    234979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    234979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20622190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20622190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15284.181085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15284.181085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2066                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2066                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    186332000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    186332000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000645                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000645                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14001.502855                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14001.502855                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27678                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27678                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2284336500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2284336500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14209695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14209695                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82532.570995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82532.570995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1694043000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1694043000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87258.833831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87258.833831                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3333                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3333                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008331                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008331                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       699500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       699500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 46633.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46633.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.754306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35003063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32737                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1069.220240                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.754306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         280139985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        280139985                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49216841                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17099890                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9758837                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26890408                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26890408                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26890408                       # number of overall hits
system.cpu.icache.overall_hits::total        26890408                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          346                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          346                       # number of overall misses
system.cpu.icache.overall_misses::total           346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28681500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28681500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28681500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28681500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26890754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26890754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26890754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26890754                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82894.508671                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82894.508671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82894.508671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82894.508671                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28335500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28335500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81894.508671                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81894.508671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81894.508671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81894.508671                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26890408                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26890408                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          346                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28681500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28681500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26890754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26890754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82894.508671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82894.508671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28335500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28335500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81894.508671                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81894.508671                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           345.611781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26890754                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          77718.942197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   345.611781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.337512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.337512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.337891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         215126378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        215126378                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  55498086500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431277                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12992                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13004                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               12992                       # number of overall hits
system.l2.overall_hits::total                   13004                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19745                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20079                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data             19745                       # number of overall misses
system.l2.overall_misses::total                 20079                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27651500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1695536500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1723188000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27651500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1695536500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1723188000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                33083                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               33083                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.965318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.603140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.606928                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.965318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.603140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.606928                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82788.922156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85871.689035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85820.409383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82788.922156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85871.689035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85820.409383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3290                       # number of writebacks
system.l2.writebacks::total                      3290                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20077                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1497961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1522273000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1497961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1522273000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.965318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.603079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.606868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.965318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.603079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.606868                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72788.922156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75873.043610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75821.736315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72788.922156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75873.043610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75821.736315                       # average overall mshr miss latency
system.l2.replacements                           3693                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30085                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30085                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30085                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           19414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1664921500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1664921500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85758.808077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85758.808077                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1470781500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1470781500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75758.808077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75758.808077                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27651500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27651500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.965318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82788.922156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82788.922156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24311500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24311500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.965318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72788.922156                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72788.922156                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30615000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30615000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.024844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92492.447130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92492.447130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27180000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.024694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82613.981763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82613.981763                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13271.706250                       # Cycle average of tags in use
system.l2.tags.total_refs                       65284                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.251681                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       209.408646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13062.297605                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.012781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810041                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14220                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    542365                       # Number of tag accesses
system.l2.tags.data_accesses                   542365                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010305773750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               77748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6214                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20077                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3290                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40154                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6580                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40154                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6580                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.296703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.021059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1728.270449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          363     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.019231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.018313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.188260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              360     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.27%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2569856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               421120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     46.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   55495816000                       # Total gap between requests
system.mem_ctrls.avgGap                    2374965.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2527104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       419776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 770332.865440324647                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 45534975.336492002010                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7563792.312010613270                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39486                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6580                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19588000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1273183250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 428471709250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29323.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32243.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  65117281.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2527104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2569856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       421120                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       421120                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19743                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20077                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3290                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3290                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       770333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     45534975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         46305308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       770333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       770333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      7588009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         7588009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      7588009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       770333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     45534975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        53893318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40154                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6559                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          450                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               539883750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200770000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1292771250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13445.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32195.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               31236                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5622                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.71                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9854                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   303.379744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   237.517292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.748452                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           49      0.50%      0.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4029     40.89%     41.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3473     35.24%     76.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          717      7.28%     83.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          188      1.91%     85.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          368      3.73%     89.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          277      2.81%     92.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          182      1.85%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          571      5.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9854                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2569856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             419776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               46.305308                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.563792                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35721420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18982590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      142757160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17053740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4380539280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10159323750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12756045600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27510423540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.700398                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33063750250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1853020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  20581316250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        34643280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18413340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143942400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17184240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4380539280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9986896470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12901247520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27482866530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.203858                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33442386750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1853020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  20202679750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                663                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3290                       # Transaction distribution
system.membus.trans_dist::CleanEvict               36                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19414                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43480                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43480                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2990976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2990976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20077                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            54924500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          187912500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             13669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           346                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          692                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97699                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 98391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        44288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8041216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8085504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3693                       # Total snoops (count)
system.tol2bus.snoopTraffic                    421120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010931                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105537                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36380     98.92%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    390      1.06%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36776                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  55498086500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           92824000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            865000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81843498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
