Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 13:13:31 2021
| Host         : DESKTOP-N24P1LS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (8)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.867        0.000                      0                 6963        0.006        0.000                      0                 6931        7.500        0.000                       0                  2969  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
System_i/ClockingWizard/inst/clk_in1  {0.000 40.714}     81.427          12.281          
  ClkAudio_System_clk_wiz_0_0         {0.000 40.714}     81.427          12.281          
  clkfbout_System_clk_wiz_0_0         {0.000 40.714}     81.427          12.281          
clk_fpga_0                            {0.000 10.000}     20.000          50.000          
clk_fpga_1                            {0.000 40.714}     81.428          12.281          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/ClockingWizard/inst/clk_in1                                                                                                                                                   18.573        0.000                       0                     1  
  ClkAudio_System_clk_wiz_0_0              76.029        0.000                      0                  207        0.109        0.000                      0                  207       39.734        0.000                       0                   198  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                          18.573        0.000                       0                     3  
clk_fpga_0                                 10.867        0.000                      0                 6724        0.006        0.000                      0                 6724        7.500        0.000                       0                  2766  
clk_fpga_1                                                                                                                                                                             79.273        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   ClkAudio_System_clk_wiz_0_0       18.666        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/ClockingWizard/inst/clk_in1
  To Clock:  System_i/ClockingWizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/ClockingWizard/inst/clk_in1
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.427
Sources:            { System_i/ClockingWizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         81.427      80.178     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       81.427      18.573     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        40.714      30.714     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        40.714      30.714     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        40.714      30.714     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        40.714      30.714     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkAudio_System_clk_wiz_0_0
  To Clock:  ClkAudio_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       76.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.029ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 2.055ns (45.667%)  route 2.445ns (54.333%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 82.918 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.114     6.166    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.488    82.918    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[28]/C
                         clock pessimism              0.138    83.056    
                         clock uncertainty           -0.337    82.719    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    82.195    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[28]
  -------------------------------------------------------------------
                         required time                         82.195    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 76.029    

Slack (MET) :             76.029ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 2.055ns (45.667%)  route 2.445ns (54.333%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 82.918 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.114     6.166    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.488    82.918    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[29]/C
                         clock pessimism              0.138    83.056    
                         clock uncertainty           -0.337    82.719    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    82.195    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[29]
  -------------------------------------------------------------------
                         required time                         82.195    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 76.029    

Slack (MET) :             76.029ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 2.055ns (45.667%)  route 2.445ns (54.333%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 82.918 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.114     6.166    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.488    82.918    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[30]/C
                         clock pessimism              0.138    83.056    
                         clock uncertainty           -0.337    82.719    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    82.195    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[30]
  -------------------------------------------------------------------
                         required time                         82.195    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 76.029    

Slack (MET) :             76.029ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 2.055ns (45.667%)  route 2.445ns (54.333%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 82.918 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          1.114     6.166    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.488    82.918    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y57         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[31]/C
                         clock pessimism              0.138    83.056    
                         clock uncertainty           -0.337    82.719    
    SLICE_X20Y57         FDRE (Setup_fdre_C_R)       -0.524    82.195    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[31]
  -------------------------------------------------------------------
                         required time                         82.195    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 76.029    

Slack (MET) :             76.173ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 2.055ns (47.167%)  route 2.302ns (52.833%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 82.919 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.971     6.023    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.489    82.919    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[20]/C
                         clock pessimism              0.138    83.057    
                         clock uncertainty           -0.337    82.720    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.524    82.196    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[20]
  -------------------------------------------------------------------
                         required time                         82.196    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 76.173    

Slack (MET) :             76.173ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 2.055ns (47.167%)  route 2.302ns (52.833%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 82.919 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.971     6.023    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.489    82.919    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[21]/C
                         clock pessimism              0.138    83.057    
                         clock uncertainty           -0.337    82.720    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.524    82.196    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[21]
  -------------------------------------------------------------------
                         required time                         82.196    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 76.173    

Slack (MET) :             76.173ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 2.055ns (47.167%)  route 2.302ns (52.833%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 82.919 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.971     6.023    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.489    82.919    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[22]/C
                         clock pessimism              0.138    83.057    
                         clock uncertainty           -0.337    82.720    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.524    82.196    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[22]
  -------------------------------------------------------------------
                         required time                         82.196    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 76.173    

Slack (MET) :             76.173ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 2.055ns (47.167%)  route 2.302ns (52.833%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 82.919 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.971     6.023    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.489    82.919    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[23]/C
                         clock pessimism              0.138    83.057    
                         clock uncertainty           -0.337    82.720    
    SLICE_X20Y55         FDRE (Setup_fdre_C_R)       -0.524    82.196    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[23]
  -------------------------------------------------------------------
                         required time                         82.196    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 76.173    

Slack (MET) :             76.280ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.055ns (48.356%)  route 2.195ns (51.644%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 82.919 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.864     5.916    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.489    82.919    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]/C
                         clock pessimism              0.138    83.057    
                         clock uncertainty           -0.337    82.720    
    SLICE_X20Y56         FDRE (Setup_fdre_C_R)       -0.524    82.196    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[24]
  -------------------------------------------------------------------
                         required time                         82.196    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                 76.280    

Slack (MET) :             76.280ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.427ns  (ClkAudio_System_clk_wiz_0_0 rise@81.427ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.055ns (48.356%)  route 2.195ns (51.644%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 82.919 - 81.427 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.671ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.663     1.666    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y50         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518     2.184 f  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]/Q
                         net (fo=2, routed)           0.820     3.004    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[3]
    SLICE_X21Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.128 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     3.128    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_i_4_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.678 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.678    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.792 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.792    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__0_n_0
    SLICE_X21Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.906 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.906    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__1_n_0
    SLICE_X21Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.020 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    System_i/AXIS_I2S_Transmitter/U0/Counter1
    SLICE_X21Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.242 r  System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3/O[0]
                         net (fo=2, routed)           0.510     4.753    System_i/AXIS_I2S_Transmitter/U0/Counter1_carry__3_n_7
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.299     5.052 r  System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1/O
                         net (fo=32, routed)          0.864     5.916    System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0
    SLICE_X20Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                     81.427    81.427 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    81.427 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    82.917    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.740 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.339    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.430 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         1.489    82.919    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X20Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]/C
                         clock pessimism              0.138    83.057    
                         clock uncertainty           -0.337    82.720    
    SLICE_X20Y56         FDRE (Setup_fdre_C_R)       -0.524    82.196    System_i/AXIS_I2S_Transmitter/U0/Counter_reg[25]
  -------------------------------------------------------------------
                         required time                         82.196    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                 76.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 System_i/Reset_Audio/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.808%)  route 0.281ns (60.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.558     0.560    System_i/Reset_Audio/U0/slowest_sync_clk
    SLICE_X25Y56         FDRE                                         r  System_i/Reset_Audio/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y56         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  System_i/Reset_Audio/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.281     0.982    System_i/AXIS_I2S_Transmitter/U0/nReset
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.027 r  System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_i_1/O
                         net (fo=1, routed)           0.000     1.027    System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_i_1_n_0
    SLICE_X21Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.830     0.832    System_i/AXIS_I2S_Transmitter/U0/MCLK
    SLICE_X21Y51         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_reg/C
                         clock pessimism             -0.005     0.827    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.091     0.918    System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][19]
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.076     0.642    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.563     0.565    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.762    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][1]
    SLICE_X7Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.832     0.834    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.076     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][24]
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X11Y55         FDRE (Hold_fdre_C_D)         0.076     0.642    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.562     0.564    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y60          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][30]/Q
                         net (fo=1, routed)           0.056     0.761    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][30]
    SLICE_X7Y60          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.831     0.833    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y60          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][30]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X7Y60          FDRE (Hold_fdre_C_D)         0.076     0.640    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.563     0.565    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.762    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][6]
    SLICE_X9Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.832     0.834    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X9Y57          FDRE (Hold_fdre_C_D)         0.076     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.563     0.565    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.762    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][0]
    SLICE_X7Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.832     0.834    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X7Y58          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.075     0.640    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][16]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][16]
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][16]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.075     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][23]
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][23]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X11Y55         FDRE (Hold_fdre_C_D)         0.075     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkAudio_System_clk_wiz_0_0 rise@0.000ns - ClkAudio_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.564     0.566    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X11Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/Q
                         net (fo=1, routed)           0.056     0.763    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff[0][25]
    SLICE_X11Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkAudio_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=197, routed)         0.833     0.835    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_clk
    SLICE_X11Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.075     0.641    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkAudio_System_clk_wiz_0_0
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.427
Sources:            { System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.427      79.272     BUFGCTRL_X0Y0    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.427      80.178     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X10Y56     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][20]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][22]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X11Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X11Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X11Y56     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X7Y60      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][26]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.427      80.427     SLICE_X6Y59      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.427      131.933    MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.713      39.734     SLICE_X24Y58     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.714      39.734     SLICE_X24Y58     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X10Y56     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X11Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X11Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X11Y56     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X6Y59      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.713      40.214     SLICE_X6Y59      System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][28]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.714      39.734     SLICE_X24Y58     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.714      39.734     SLICE_X24Y58     System_i/Reset_Audio/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X10Y56     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X10Y56     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X10Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X11Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X11Y55     System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.427
Sources:            { System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         81.427      79.272     BUFGCTRL_X0Y2    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         81.427      80.178     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         81.427      80.178     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       81.427      18.573     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       81.427      131.933    MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.867ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 1.339ns (15.147%)  route 7.501ns (84.853%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         4.886     9.055    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X30Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.179 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_13/O
                         net (fo=1, routed)           0.000     9.179    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_13_n_0
    SLICE_X30Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     9.393 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[13]_i_6/O
                         net (fo=1, routed)           0.941    10.334    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[13]_i_6_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.297    10.631 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_3/O
                         net (fo=1, routed)           1.193    11.824    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[13]
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.948 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[13]_i_2/O
                         net (fo=1, routed)           0.482    12.429    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[13]_i_2_n_0
    SLICE_X17Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.553 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[13]_i_1/O
                         net (fo=1, routed)           0.000    12.553    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[18]
    SLICE_X17Y45         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.503    23.261    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.431    23.691    
                         clock uncertainty           -0.302    23.389    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031    23.420    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         23.420    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                 10.867    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.580ns (7.160%)  route 7.521ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.844     5.013    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.137 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.677    11.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.504    23.262    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]/C
                         clock pessimism              0.296    23.558    
                         clock uncertainty           -0.302    23.256    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.524    22.732    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]
  -------------------------------------------------------------------
                         required time                         22.732    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.580ns (7.160%)  route 7.521ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.844     5.013    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.137 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.677    11.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.504    23.262    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]/C
                         clock pessimism              0.296    23.558    
                         clock uncertainty           -0.302    23.256    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.524    22.732    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]
  -------------------------------------------------------------------
                         required time                         22.732    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.580ns (7.160%)  route 7.521ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.844     5.013    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.137 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.677    11.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.504    23.262    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][18]/C
                         clock pessimism              0.296    23.558    
                         clock uncertainty           -0.302    23.256    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.524    22.732    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][18]
  -------------------------------------------------------------------
                         required time                         22.732    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.580ns (7.160%)  route 7.521ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.844     5.013    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.137 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.677    11.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.504    23.262    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][1]/C
                         clock pessimism              0.296    23.558    
                         clock uncertainty           -0.302    23.256    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.524    22.732    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][1]
  -------------------------------------------------------------------
                         required time                         22.732    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             10.917ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][9]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.580ns (7.160%)  route 7.521ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.844     5.013    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.137 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.677    11.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X32Y49         FDSE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.504    23.262    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y49         FDSE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][9]/C
                         clock pessimism              0.296    23.558    
                         clock uncertainty           -0.302    23.256    
    SLICE_X32Y49         FDSE (Setup_fdse_C_S)       -0.524    22.732    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][9]
  -------------------------------------------------------------------
                         required time                         22.732    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 10.917    

Slack (MET) :             10.976ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 1.334ns (15.196%)  route 7.445ns (84.804%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 23.261 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         4.687     8.856    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.980 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_10/O
                         net (fo=1, routed)           0.000     8.980    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_10_n_0
    SLICE_X32Y55         MUXF7 (Prop_muxf7_I0_O)      0.209     9.189 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[14]_i_5/O
                         net (fo=1, routed)           1.276    10.465    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[14]_i_5_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I1_O)        0.297    10.762 r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_rdata_i[14]_i_3/O
                         net (fo=1, routed)           0.911    11.674    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[14]
    SLICE_X19Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.798 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[14]_i_2/O
                         net (fo=1, routed)           0.570    12.368    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[14]_i_2_n_0
    SLICE_X16Y44         LUT5 (Prop_lut5_I0_O)        0.124    12.492 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[14]_i_1/O
                         net (fo=1, routed)           0.000    12.492    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[17]
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.503    23.261    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism              0.431    23.691    
                         clock uncertainty           -0.302    23.389    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.079    23.468    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         23.468    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                 10.976    

Slack (MET) :             11.012ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.580ns (7.160%)  route 7.521ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.844     5.013    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.137 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.677    11.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X33Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.504    23.262    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X33Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][18]/C
                         clock pessimism              0.296    23.558    
                         clock uncertainty           -0.302    23.256    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    22.827    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][18]
  -------------------------------------------------------------------
                         required time                         22.827    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 11.012    

Slack (MET) :             11.012ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.580ns (7.160%)  route 7.521ns (92.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     4.169 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          0.844     5.013    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.137 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.677    11.814    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X33Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.504    23.262    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X33Y49         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][9]/C
                         clock pessimism              0.296    23.558    
                         clock uncertainty           -0.302    23.256    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.429    22.827    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][9]
  -------------------------------------------------------------------
                         required time                         22.827    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 11.012    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 1.560ns (18.837%)  route 6.721ns (81.163%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 23.244 - 20.000 ) 
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.674     3.713    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     4.231 f  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         2.050     6.281    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.146     6.427 f  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_8/O
                         net (fo=4, routed)           0.610     7.037    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_8_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I5_O)        0.328     7.365 f  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_4/O
                         net (fo=1, routed)           1.078     8.443    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_4_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.567 f  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.659     9.226    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.118     9.344 f  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.780    10.124    System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I4_O)        0.326    10.450 r  System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[16][31]_i_1/O
                         net (fo=32, routed)          1.545    11.995    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][31]_0[0]
    SLICE_X33Y54         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        1.487    23.244    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]/C
                         clock pessimism              0.282    23.526    
                         clock uncertainty           -0.302    23.224    
    SLICE_X33Y54         FDRE (Setup_fdre_C_CE)      -0.205    23.019    System_i/ClockingWizard/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]
  -------------------------------------------------------------------
                         required time                         23.019    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                 11.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.258%)  route 0.176ns (51.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.586     1.416    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.176     1.756    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X1Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.849     1.797    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.070     1.749    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.921%)  route 0.195ns (58.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.563     1.393    System_i/FIFO/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.534 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/Q
                         net (fo=4, routed)           0.195     1.729    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[0]
    SLICE_X9Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.837     1.785    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X9Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.046     1.713    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.581%)  route 0.213ns (50.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.580     1.410    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.574 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.213     1.787    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.832    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X0Y49          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.854     1.802    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.118     1.684    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.805    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.268%)  route 0.176ns (43.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.586     1.416    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.544 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.176     1.720    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.098     1.818 r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.818    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X2Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.851     1.799    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.773    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.123%)  route 0.080ns (17.877%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.569     1.399    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/Q
                         net (fo=5, routed)           0.079     1.642    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.793    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.846 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_7
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.832     1.780    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.796    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.567     1.397    System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.538 r  System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.653    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y40          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.835     1.783    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.370     1.413    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.596    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.380ns (82.628%)  route 0.080ns (17.372%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.569     1.399    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/Q
                         net (fo=5, routed)           0.079     1.642    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.793    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.859 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_5
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.832     1.780    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.796    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.466%)  route 0.201ns (57.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.586     1.416    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.564 r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.201     1.764    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[28]
    SLICE_X1Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.849     1.797    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.019     1.698    System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.403ns (83.455%)  route 0.080ns (16.545%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.569     1.399    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/Q
                         net (fo=5, routed)           0.079     1.642    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.793    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.882 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.882    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_6
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.832     1.780    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.796    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.405ns (83.524%)  route 0.080ns (16.476%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.569     1.399    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y49          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.563 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/Q
                         net (fo=5, routed)           0.079     1.642    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
    SLICE_X6Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.792 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.793    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.884 r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_4
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2766, routed)        0.832     1.780    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X6Y50          FDRE                                         r  System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.796    System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y46     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y47     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y47     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y47     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y46     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y46     System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clkfbout_reg_reg[15]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.501      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.501      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y40      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y42      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.500      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         10.000      7.500      MMCME2_ADV_X0Y0  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y43      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y44      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y46      System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.428
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         81.428      79.273     BUFGCTRL_X0Y17  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ClkAudio_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.666ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.092ns  (logic 0.478ns (43.778%)  route 0.614ns (56.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[25]/C
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[25]/Q
                         net (fo=1, routed)           0.614     1.092    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[25]
    SLICE_X11Y56         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)       -0.242    19.758    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][25]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 18.666    

Slack (MET) :             18.694ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.960%)  route 0.609ns (56.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.609     1.087    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[9]
    SLICE_X12Y59         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.219    19.781    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 18.694    

Slack (MET) :             18.699ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.083ns  (logic 0.478ns (44.141%)  route 0.605ns (55.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/C
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[27]/Q
                         net (fo=1, routed)           0.605     1.083    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[27]
    SLICE_X6Y59          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)       -0.218    19.782    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][27]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 18.699    

Slack (MET) :             18.708ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.996%)  route 0.603ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[23]/Q
                         net (fo=1, routed)           0.603     1.022    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[23]
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.270    19.730    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][23]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 18.708    

Slack (MET) :             18.726ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.640%)  route 0.587ns (58.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[5]/C
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.587     1.006    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[5]
    SLICE_X9Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)       -0.268    19.732    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                 18.726    

Slack (MET) :             18.728ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.611%)  route 0.588ns (58.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[19]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[19]/Q
                         net (fo=1, routed)           0.588     1.007    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[19]
    SLICE_X9Y56          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)       -0.265    19.735    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][19]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 18.728    

Slack (MET) :             18.748ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.561%)  route 0.614ns (59.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[3]/C
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.614     1.033    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[3]
    SLICE_X8Y57          FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)       -0.219    19.781    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 18.748    

Slack (MET) :             18.763ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.199%)  route 0.598ns (58.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[21]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[21]/Q
                         net (fo=1, routed)           0.598     1.017    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[21]
    SLICE_X10Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y55         FDRE (Setup_fdre_C_D)       -0.220    19.780    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][21]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 18.763    

Slack (MET) :             18.780ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.996ns  (logic 0.478ns (47.971%)  route 0.518ns (52.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[13]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.518     0.996    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[13]
    SLICE_X10Y58         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.224    19.776    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         19.776    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 18.780    

Slack (MET) :             18.793ns  (required time - arrival time)
  Source:                 System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by ClkAudio_System_clk_wiz_0_0  {rise@0.000ns fall@40.714ns period=81.427ns})
  Path Group:             ClkAudio_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.114ns  (logic 0.518ns (46.492%)  route 0.596ns (53.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56                                       0.000     0.000 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[24]/C
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/src_gray_ff_reg[24]/Q
                         net (fo=1, routed)           0.596     1.114    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/async_path[24]
    SLICE_X11Y55         FDRE                                         r  System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.093    19.907    System_i/AXIS_I2S_Transmitter/U0/xpm_cdc_Data/dest_graysync_ff_reg[0][24]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                 18.793    





