//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_split_4188989507366143489_kernel0

.visible .entry Fused_Mul_split_4188989507366143489_kernel0(
	.param .u64 Fused_Mul_split_4188989507366143489_kernel0_param_0,
	.param .u64 Fused_Mul_split_4188989507366143489_kernel0_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [Fused_Mul_split_4188989507366143489_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Mul_split_4188989507366143489_kernel0_param_1];
	mov.u32 	%r1, %tid.x;
	setp.gt.s32	%p1, %r1, 23;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 2;
	mad.lo.s32 	%r4, %r2, 96, %r3;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6];
	add.s64 	%rd7, %rd3, %rd5;
	mul.f32 	%f9, %f4, 0f3A800000;
	mul.f32 	%f10, %f3, 0f3A800000;
	mul.f32 	%f11, %f2, 0f3A800000;
	mul.f32 	%f12, %f1, 0f3A800000;
	st.global.v4.f32 	[%rd7], {%f12, %f11, %f10, %f9};

BB0_2:
	ret;
}


