# VHDL files
SRC_FILES := OR_Gate.vhdl OR_tb.vhdl

# Main target
all: compile simulate

# Compile VHDL files
compile:
	ghdl -a  $(SRC_FILES)

# Simulate the design and generate VCD file
simulate:
	ghdl -e  OR_tb
	ghdl -r  OR_tb --vcd=result.vcd --stop-time=50us 

# Clean up temporary files
clean:
	rm -f *.o *.cf result.vcd work-obj93.cf

# Remove all generated files
distclean: clean
	rm -f or_tb
