

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s'
================================================================
* Date:           Fri Oct 10 22:54:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.233 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     4097|   415745|  20.485 us|  2.079 ms|  4097|  415745|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                    |                                                                         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s_fu_310  |compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s  |        2|      404|  10.000 ns|  2.020 us|    2|  404|       no|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4096|   415744|   4 ~ 406|          -|          -|  1024|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer2_out, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %w2, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b2_0_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_0"   --->   Operation 8 'read' 'b2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b2_1_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_1"   --->   Operation 9 'read' 'b2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b2_2_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_2"   --->   Operation 10 'read' 'b2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b2_3_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_3"   --->   Operation 11 'read' 'b2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b2_4_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_4"   --->   Operation 12 'read' 'b2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b2_5_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_5"   --->   Operation 13 'read' 'b2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b2_6_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_6"   --->   Operation 14 'read' 'b2_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b2_7_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_7"   --->   Operation 15 'read' 'b2_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b2_8_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_8"   --->   Operation 16 'read' 'b2_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b2_9_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_9"   --->   Operation 17 'read' 'b2_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b2_10_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_10"   --->   Operation 18 'read' 'b2_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b2_11_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_11"   --->   Operation 19 'read' 'b2_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b2_12_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_12"   --->   Operation 20 'read' 'b2_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b2_13_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_13"   --->   Operation 21 'read' 'b2_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b2_14_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_14"   --->   Operation 22 'read' 'b2_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b2_15_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_15"   --->   Operation 23 'read' 'b2_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b2_16_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_16"   --->   Operation 24 'read' 'b2_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b2_17_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_17"   --->   Operation 25 'read' 'b2_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%b2_18_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_18"   --->   Operation 26 'read' 'b2_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%b2_19_read = read i20 @_ssdm_op_Read.ap_auto.i20P0A, i20 %b2_19"   --->   Operation 27 'read' 'b2_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body12.i" [firmware/nnet_utils/nnet_conv2d_stream.h:24->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 29 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:24->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [firmware/nnet_utils/nnet_conv2d_stream.h:24->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln24 = add i11 %indvar_flatten_load, i11 1" [firmware/nnet_utils/nnet_conv2d_stream.h:24->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 32 'add' 'add_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.cond.cleanup11.i, void %_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj20EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.18.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:24->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 33 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%input_1_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_1" [firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 34 'read' 'input_1_read' <Predicate = (!icmp_ln24)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %input_1_read" [firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 35 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.64ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>, i20 %trunc_ln31, i400 %layer2_out, i20 %w2, i20 %b2_0_read, i20 %b2_1_read, i20 %b2_2_read, i20 %b2_3_read, i20 %b2_4_read, i20 %b2_5_read, i20 %b2_6_read, i20 %b2_7_read, i20 %b2_8_read, i20 %b2_9_read, i20 %b2_10_read, i20 %b2_11_read, i20 %b2_12_read, i20 %b2_13_read, i20 %b2_14_read, i20 %b2_15_read, i20 %b2_16_read, i20 %b2_17_read, i20 %b2_18_read, i20 %b2_19_read, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX, i32 %sY, i32 %pY, i32 %pX" [firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 36 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 1.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln24 = store i11 %add_ln24, i11 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:24->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 37 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 38 'ret' 'ret_ln79' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_conv2d_stream.h:28->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 41 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>, i20 %trunc_ln31, i400 %layer2_out, i20 %w2, i20 %b2_0_read, i20 %b2_1_read, i20 %b2_2_read, i20 %b2_3_read, i20 %b2_4_read, i20 %b2_5_read, i20 %b2_6_read, i20 %b2_7_read, i20 %b2_8_read, i20 %b2_9_read, i20 %b2_10_read, i20 %b2_11_read, i20 %b2_12_read, i20 %b2_13_read, i20 %b2_14_read, i20 %b2_15_read, i20 %b2_16_read, i20 %b2_17_read, i20 %b2_18_read, i20 %b2_19_read, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1, i20 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10, i20 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i20 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX, i32 %sY, i32 %pY, i32 %pX" [firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 42 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body12.i" [firmware/nnet_utils/nnet_conv2d_stream.h:26->firmware/nnet_utils/nnet_conv2d_stream.h:75]   --->   Operation 43 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ b2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
b2_0_read             (read             ) [ 0011]
b2_1_read             (read             ) [ 0011]
b2_2_read             (read             ) [ 0011]
b2_3_read             (read             ) [ 0011]
b2_4_read             (read             ) [ 0011]
b2_5_read             (read             ) [ 0011]
b2_6_read             (read             ) [ 0011]
b2_7_read             (read             ) [ 0011]
b2_8_read             (read             ) [ 0011]
b2_9_read             (read             ) [ 0011]
b2_10_read            (read             ) [ 0011]
b2_11_read            (read             ) [ 0011]
b2_12_read            (read             ) [ 0011]
b2_13_read            (read             ) [ 0011]
b2_14_read            (read             ) [ 0011]
b2_15_read            (read             ) [ 0011]
b2_16_read            (read             ) [ 0011]
b2_17_read            (read             ) [ 0011]
b2_18_read            (read             ) [ 0011]
b2_19_read            (read             ) [ 0011]
store_ln0             (store            ) [ 0000]
br_ln24               (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln24             (icmp             ) [ 0011]
add_ln24              (add              ) [ 0000]
br_ln24               (br               ) [ 0000]
input_1_read          (read             ) [ 0000]
trunc_ln31            (trunc            ) [ 0001]
store_ln24            (store            ) [ 0000]
ret_ln79              (ret              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln28     (specpipeline     ) [ 0000]
call_ln31             (call             ) [ 0000]
br_ln26               (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b2_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b2_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="b2_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b2_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b2_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b2_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b2_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b2_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="b2_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b2_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="b2_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b2_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="b2_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="b2_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="b2_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="b2_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="b2_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="sX">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="sY">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="pY">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="pX">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20P0A"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="b2_0_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="20" slack="0"/>
<pin id="186" dir="0" index="1" bw="20" slack="0"/>
<pin id="187" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_0_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="b2_1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="20" slack="0"/>
<pin id="192" dir="0" index="1" bw="20" slack="0"/>
<pin id="193" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="b2_2_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="20" slack="0"/>
<pin id="198" dir="0" index="1" bw="20" slack="0"/>
<pin id="199" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_2_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="b2_3_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="20" slack="0"/>
<pin id="204" dir="0" index="1" bw="20" slack="0"/>
<pin id="205" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_3_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="b2_4_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="20" slack="0"/>
<pin id="210" dir="0" index="1" bw="20" slack="0"/>
<pin id="211" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_4_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="b2_5_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="20" slack="0"/>
<pin id="216" dir="0" index="1" bw="20" slack="0"/>
<pin id="217" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_5_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="b2_6_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="20" slack="0"/>
<pin id="222" dir="0" index="1" bw="20" slack="0"/>
<pin id="223" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_6_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="b2_7_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="20" slack="0"/>
<pin id="228" dir="0" index="1" bw="20" slack="0"/>
<pin id="229" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_7_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="b2_8_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="20" slack="0"/>
<pin id="234" dir="0" index="1" bw="20" slack="0"/>
<pin id="235" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_8_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="b2_9_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="20" slack="0"/>
<pin id="240" dir="0" index="1" bw="20" slack="0"/>
<pin id="241" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_9_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="b2_10_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="20" slack="0"/>
<pin id="246" dir="0" index="1" bw="20" slack="0"/>
<pin id="247" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_10_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="b2_11_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="20" slack="0"/>
<pin id="252" dir="0" index="1" bw="20" slack="0"/>
<pin id="253" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_11_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="b2_12_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="0"/>
<pin id="258" dir="0" index="1" bw="20" slack="0"/>
<pin id="259" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_12_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="b2_13_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="20" slack="0"/>
<pin id="264" dir="0" index="1" bw="20" slack="0"/>
<pin id="265" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_13_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="b2_14_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="20" slack="0"/>
<pin id="270" dir="0" index="1" bw="20" slack="0"/>
<pin id="271" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_14_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="b2_15_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="20" slack="0"/>
<pin id="276" dir="0" index="1" bw="20" slack="0"/>
<pin id="277" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_15_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="b2_16_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="20" slack="0"/>
<pin id="282" dir="0" index="1" bw="20" slack="0"/>
<pin id="283" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_16_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="b2_17_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="20" slack="0"/>
<pin id="288" dir="0" index="1" bw="20" slack="0"/>
<pin id="289" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_17_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="b2_18_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="20" slack="0"/>
<pin id="294" dir="0" index="1" bw="20" slack="0"/>
<pin id="295" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_18_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="b2_19_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="20" slack="0"/>
<pin id="300" dir="0" index="1" bw="20" slack="0"/>
<pin id="301" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_19_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="input_1_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_read/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="20" slack="0"/>
<pin id="313" dir="0" index="2" bw="400" slack="0"/>
<pin id="314" dir="0" index="3" bw="20" slack="0"/>
<pin id="315" dir="0" index="4" bw="20" slack="1"/>
<pin id="316" dir="0" index="5" bw="20" slack="1"/>
<pin id="317" dir="0" index="6" bw="20" slack="1"/>
<pin id="318" dir="0" index="7" bw="20" slack="1"/>
<pin id="319" dir="0" index="8" bw="20" slack="1"/>
<pin id="320" dir="0" index="9" bw="20" slack="1"/>
<pin id="321" dir="0" index="10" bw="20" slack="1"/>
<pin id="322" dir="0" index="11" bw="20" slack="1"/>
<pin id="323" dir="0" index="12" bw="20" slack="1"/>
<pin id="324" dir="0" index="13" bw="20" slack="1"/>
<pin id="325" dir="0" index="14" bw="20" slack="1"/>
<pin id="326" dir="0" index="15" bw="20" slack="1"/>
<pin id="327" dir="0" index="16" bw="20" slack="1"/>
<pin id="328" dir="0" index="17" bw="20" slack="1"/>
<pin id="329" dir="0" index="18" bw="20" slack="1"/>
<pin id="330" dir="0" index="19" bw="20" slack="1"/>
<pin id="331" dir="0" index="20" bw="20" slack="1"/>
<pin id="332" dir="0" index="21" bw="20" slack="1"/>
<pin id="333" dir="0" index="22" bw="20" slack="1"/>
<pin id="334" dir="0" index="23" bw="20" slack="1"/>
<pin id="335" dir="0" index="24" bw="20" slack="0"/>
<pin id="336" dir="0" index="25" bw="20" slack="0"/>
<pin id="337" dir="0" index="26" bw="20" slack="0"/>
<pin id="338" dir="0" index="27" bw="20" slack="0"/>
<pin id="339" dir="0" index="28" bw="20" slack="0"/>
<pin id="340" dir="0" index="29" bw="20" slack="0"/>
<pin id="341" dir="0" index="30" bw="20" slack="0"/>
<pin id="342" dir="0" index="31" bw="20" slack="0"/>
<pin id="343" dir="0" index="32" bw="20" slack="0"/>
<pin id="344" dir="0" index="33" bw="20" slack="0"/>
<pin id="345" dir="0" index="34" bw="20" slack="0"/>
<pin id="346" dir="0" index="35" bw="20" slack="0"/>
<pin id="347" dir="0" index="36" bw="20" slack="0"/>
<pin id="348" dir="0" index="37" bw="20" slack="0"/>
<pin id="349" dir="0" index="38" bw="20" slack="0"/>
<pin id="350" dir="0" index="39" bw="20" slack="0"/>
<pin id="351" dir="0" index="40" bw="20" slack="0"/>
<pin id="352" dir="0" index="41" bw="20" slack="0"/>
<pin id="353" dir="0" index="42" bw="20" slack="0"/>
<pin id="354" dir="0" index="43" bw="20" slack="0"/>
<pin id="355" dir="0" index="44" bw="20" slack="0"/>
<pin id="356" dir="0" index="45" bw="20" slack="0"/>
<pin id="357" dir="0" index="46" bw="20" slack="0"/>
<pin id="358" dir="0" index="47" bw="20" slack="0"/>
<pin id="359" dir="0" index="48" bw="20" slack="0"/>
<pin id="360" dir="0" index="49" bw="20" slack="0"/>
<pin id="361" dir="0" index="50" bw="20" slack="0"/>
<pin id="362" dir="0" index="51" bw="20" slack="0"/>
<pin id="363" dir="0" index="52" bw="20" slack="0"/>
<pin id="364" dir="0" index="53" bw="20" slack="0"/>
<pin id="365" dir="0" index="54" bw="20" slack="0"/>
<pin id="366" dir="0" index="55" bw="20" slack="0"/>
<pin id="367" dir="0" index="56" bw="20" slack="0"/>
<pin id="368" dir="0" index="57" bw="20" slack="0"/>
<pin id="369" dir="0" index="58" bw="20" slack="0"/>
<pin id="370" dir="0" index="59" bw="20" slack="0"/>
<pin id="371" dir="0" index="60" bw="20" slack="0"/>
<pin id="372" dir="0" index="61" bw="20" slack="0"/>
<pin id="373" dir="0" index="62" bw="20" slack="0"/>
<pin id="374" dir="0" index="63" bw="20" slack="0"/>
<pin id="375" dir="0" index="64" bw="20" slack="0"/>
<pin id="376" dir="0" index="65" bw="20" slack="0"/>
<pin id="377" dir="0" index="66" bw="20" slack="0"/>
<pin id="378" dir="0" index="67" bw="32" slack="0"/>
<pin id="379" dir="0" index="68" bw="32" slack="0"/>
<pin id="380" dir="0" index="69" bw="32" slack="0"/>
<pin id="381" dir="0" index="70" bw="32" slack="0"/>
<pin id="382" dir="1" index="71" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln0_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="11" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="indvar_flatten_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="1"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln24_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln24_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln31_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln24_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="1"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="indvar_flatten_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="470" class="1005" name="b2_0_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="20" slack="1"/>
<pin id="472" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_0_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="b2_1_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="20" slack="1"/>
<pin id="477" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_1_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="b2_2_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="20" slack="1"/>
<pin id="482" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_2_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="b2_3_read_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="20" slack="1"/>
<pin id="487" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_3_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="b2_4_read_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="20" slack="1"/>
<pin id="492" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_4_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="b2_5_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="20" slack="1"/>
<pin id="497" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_5_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="b2_6_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="20" slack="1"/>
<pin id="502" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_6_read "/>
</bind>
</comp>

<comp id="505" class="1005" name="b2_7_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="20" slack="1"/>
<pin id="507" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_7_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="b2_8_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="20" slack="1"/>
<pin id="512" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_8_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="b2_9_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="20" slack="1"/>
<pin id="517" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_9_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="b2_10_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="20" slack="1"/>
<pin id="522" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_10_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="b2_11_read_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="20" slack="1"/>
<pin id="527" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_11_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="b2_12_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="20" slack="1"/>
<pin id="532" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_12_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="b2_13_read_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="20" slack="1"/>
<pin id="537" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_13_read "/>
</bind>
</comp>

<comp id="540" class="1005" name="b2_14_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="20" slack="1"/>
<pin id="542" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_14_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="b2_15_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="20" slack="1"/>
<pin id="547" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_15_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="b2_16_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="20" slack="1"/>
<pin id="552" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_16_read "/>
</bind>
</comp>

<comp id="555" class="1005" name="b2_17_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="20" slack="1"/>
<pin id="557" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_17_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="b2_18_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="20" slack="1"/>
<pin id="562" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_18_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="b2_19_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="20" slack="1"/>
<pin id="567" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="b2_19_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln31_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="20" slack="1"/>
<pin id="575" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="183"><net_src comp="140" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="158" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="158" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="158" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="158" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="158" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="158" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="158" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="158" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="158" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="158" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="158" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="158" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="158" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="158" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="158" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="158" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="158" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="158" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="158" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="158" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="166" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="383"><net_src comp="168" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="384"><net_src comp="2" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="385"><net_src comp="4" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="310" pin=24"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="310" pin=25"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="310" pin=26"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="310" pin=27"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="310" pin=28"/></net>

<net id="391"><net_src comp="56" pin="0"/><net_sink comp="310" pin=29"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="310" pin=30"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="310" pin=31"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="310" pin=32"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="310" pin=33"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="310" pin=34"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="310" pin=35"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="310" pin=36"/></net>

<net id="399"><net_src comp="72" pin="0"/><net_sink comp="310" pin=37"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="310" pin=38"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="310" pin=39"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="310" pin=40"/></net>

<net id="403"><net_src comp="80" pin="0"/><net_sink comp="310" pin=41"/></net>

<net id="404"><net_src comp="82" pin="0"/><net_sink comp="310" pin=42"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="310" pin=43"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="310" pin=44"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="310" pin=45"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="310" pin=46"/></net>

<net id="409"><net_src comp="92" pin="0"/><net_sink comp="310" pin=47"/></net>

<net id="410"><net_src comp="94" pin="0"/><net_sink comp="310" pin=48"/></net>

<net id="411"><net_src comp="96" pin="0"/><net_sink comp="310" pin=49"/></net>

<net id="412"><net_src comp="98" pin="0"/><net_sink comp="310" pin=50"/></net>

<net id="413"><net_src comp="100" pin="0"/><net_sink comp="310" pin=51"/></net>

<net id="414"><net_src comp="102" pin="0"/><net_sink comp="310" pin=52"/></net>

<net id="415"><net_src comp="104" pin="0"/><net_sink comp="310" pin=53"/></net>

<net id="416"><net_src comp="106" pin="0"/><net_sink comp="310" pin=54"/></net>

<net id="417"><net_src comp="108" pin="0"/><net_sink comp="310" pin=55"/></net>

<net id="418"><net_src comp="110" pin="0"/><net_sink comp="310" pin=56"/></net>

<net id="419"><net_src comp="112" pin="0"/><net_sink comp="310" pin=57"/></net>

<net id="420"><net_src comp="114" pin="0"/><net_sink comp="310" pin=58"/></net>

<net id="421"><net_src comp="116" pin="0"/><net_sink comp="310" pin=59"/></net>

<net id="422"><net_src comp="118" pin="0"/><net_sink comp="310" pin=60"/></net>

<net id="423"><net_src comp="120" pin="0"/><net_sink comp="310" pin=61"/></net>

<net id="424"><net_src comp="122" pin="0"/><net_sink comp="310" pin=62"/></net>

<net id="425"><net_src comp="124" pin="0"/><net_sink comp="310" pin=63"/></net>

<net id="426"><net_src comp="126" pin="0"/><net_sink comp="310" pin=64"/></net>

<net id="427"><net_src comp="128" pin="0"/><net_sink comp="310" pin=65"/></net>

<net id="428"><net_src comp="130" pin="0"/><net_sink comp="310" pin=66"/></net>

<net id="429"><net_src comp="132" pin="0"/><net_sink comp="310" pin=67"/></net>

<net id="430"><net_src comp="134" pin="0"/><net_sink comp="310" pin=68"/></net>

<net id="431"><net_src comp="136" pin="0"/><net_sink comp="310" pin=69"/></net>

<net id="432"><net_src comp="138" pin="0"/><net_sink comp="310" pin=70"/></net>

<net id="437"><net_src comp="160" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="162" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="438" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="164" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="304" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="462"><net_src comp="447" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="180" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="473"><net_src comp="184" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="478"><net_src comp="190" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="310" pin=5"/></net>

<net id="483"><net_src comp="196" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="488"><net_src comp="202" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="310" pin=7"/></net>

<net id="493"><net_src comp="208" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="310" pin=8"/></net>

<net id="498"><net_src comp="214" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="310" pin=9"/></net>

<net id="503"><net_src comp="220" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="310" pin=10"/></net>

<net id="508"><net_src comp="226" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="310" pin=11"/></net>

<net id="513"><net_src comp="232" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="310" pin=12"/></net>

<net id="518"><net_src comp="238" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="310" pin=13"/></net>

<net id="523"><net_src comp="244" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="310" pin=14"/></net>

<net id="528"><net_src comp="250" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="310" pin=15"/></net>

<net id="533"><net_src comp="256" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="310" pin=16"/></net>

<net id="538"><net_src comp="262" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="310" pin=17"/></net>

<net id="543"><net_src comp="268" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="310" pin=18"/></net>

<net id="548"><net_src comp="274" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="310" pin=19"/></net>

<net id="553"><net_src comp="280" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="310" pin=20"/></net>

<net id="558"><net_src comp="286" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="310" pin=21"/></net>

<net id="563"><net_src comp="292" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="310" pin=22"/></net>

<net id="568"><net_src comp="298" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="310" pin=23"/></net>

<net id="576"><net_src comp="453" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="310" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10 | {2 3 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL | {2 3 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {2 3 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {2 3 }
	Port: void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {2 3 }
	Port: sX | {2 3 }
	Port: sY | {2 3 }
	Port: pY | {2 3 }
	Port: pX | {2 3 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : input_1 | {2 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : w2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_0 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_1 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_2 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_3 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_4 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_5 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_6 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_7 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_8 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_9 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_10 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_11 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_12 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_13 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_14 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_15 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_16 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_17 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_18 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : b2_19 | {1 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : sX | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : sY | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : pY | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2> : pX | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		call_ln31 : 1
		store_ln24 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s_fu_310 |   1600  |  12.064 |  25394  |  34623  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                  icmp_ln24_fu_441                                  |    0    |    0    |    0    |    18   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                   add_ln24_fu_447                                  |    0    |    0    |    0    |    18   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                b2_0_read_read_fu_184                               |    0    |    0    |    0    |    0    |
|          |                                b2_1_read_read_fu_190                               |    0    |    0    |    0    |    0    |
|          |                                b2_2_read_read_fu_196                               |    0    |    0    |    0    |    0    |
|          |                                b2_3_read_read_fu_202                               |    0    |    0    |    0    |    0    |
|          |                                b2_4_read_read_fu_208                               |    0    |    0    |    0    |    0    |
|          |                                b2_5_read_read_fu_214                               |    0    |    0    |    0    |    0    |
|          |                                b2_6_read_read_fu_220                               |    0    |    0    |    0    |    0    |
|          |                                b2_7_read_read_fu_226                               |    0    |    0    |    0    |    0    |
|          |                                b2_8_read_read_fu_232                               |    0    |    0    |    0    |    0    |
|          |                                b2_9_read_read_fu_238                               |    0    |    0    |    0    |    0    |
|   read   |                               b2_10_read_read_fu_244                               |    0    |    0    |    0    |    0    |
|          |                               b2_11_read_read_fu_250                               |    0    |    0    |    0    |    0    |
|          |                               b2_12_read_read_fu_256                               |    0    |    0    |    0    |    0    |
|          |                               b2_13_read_read_fu_262                               |    0    |    0    |    0    |    0    |
|          |                               b2_14_read_read_fu_268                               |    0    |    0    |    0    |    0    |
|          |                               b2_15_read_read_fu_274                               |    0    |    0    |    0    |    0    |
|          |                               b2_16_read_read_fu_280                               |    0    |    0    |    0    |    0    |
|          |                               b2_17_read_read_fu_286                               |    0    |    0    |    0    |    0    |
|          |                               b2_18_read_read_fu_292                               |    0    |    0    |    0    |    0    |
|          |                               b2_19_read_read_fu_298                               |    0    |    0    |    0    |    0    |
|          |                              input_1_read_read_fu_304                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                  trunc_ln31_fu_453                                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                    |   1600  |  12.064 |  25394  |  34659  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   b2_0_read_reg_470  |   20   |
|  b2_10_read_reg_520  |   20   |
|  b2_11_read_reg_525  |   20   |
|  b2_12_read_reg_530  |   20   |
|  b2_13_read_reg_535  |   20   |
|  b2_14_read_reg_540  |   20   |
|  b2_15_read_reg_545  |   20   |
|  b2_16_read_reg_550  |   20   |
|  b2_17_read_reg_555  |   20   |
|  b2_18_read_reg_560  |   20   |
|  b2_19_read_reg_565  |   20   |
|   b2_1_read_reg_475  |   20   |
|   b2_2_read_reg_480  |   20   |
|   b2_3_read_reg_485  |   20   |
|   b2_4_read_reg_490  |   20   |
|   b2_5_read_reg_495  |   20   |
|   b2_6_read_reg_500  |   20   |
|   b2_7_read_reg_505  |   20   |
|   b2_8_read_reg_510  |   20   |
|   b2_9_read_reg_515  |   20   |
|indvar_flatten_reg_463|   11   |
|  trunc_ln31_reg_573  |   20   |
+----------------------+--------+
|         Total        |   431  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                        Comp                                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s_fu_310 |  p1  |   2  |  20  |   40   ||    9    |
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                        Total                                       |      |      |      |   40   ||  0.427  ||    9    |
|------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1600  |   12   |  25394 |  34659 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   431  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1600  |   12   |  25825 |  34668 |
+-----------+--------+--------+--------+--------+
