;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	MOV -17, <-20
	SPL -700, -600
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL <-700, 600
	ADD @20, @70
	MOV -17, <-20
	JMP -502, @-326
	SUB <10, <462
	JMP -502, @-326
	JMP -502, @-326
	MOV @-122, -5
	SUB @121, 103
	SPL 0, <-54
	MOV @-122, -105
	MOV @-122, -5
	JMZ <130, 9
	JMZ <130, 9
	SUB 304, 97
	SUB 304, 97
	MOV @-120, -596
	MOV @-120, -596
	JMP -502, @-326
	SUB #150, <32
	SUB #150, <32
	SUB #150, <32
	DJN 0, <-54
	JMZ <130, 9
	MOV @-90, 812
	SLT 102, 620
	SLT 102, 620
	SLT 102, 620
	JMZ <130, 9
	SLT 102, 620
	ADD #70, 60
	MOV @-122, -605
	MOV #-900, <-126
	MOV @-22, @260
	SUB @2, -1
	SUB @2, -1
	SUB @2, -1
	SUB @2, -1
	JMP 502, @-326
	MOV @-122, -105
	SUB #10, <462
	SPL 0, <-54
	SUB #10, <462
