/*
 * Copyright (c) 2021 Arm Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#include <cstddef>
#include <cstdint>

namespace arm_conv {
namespace depthwise {

void a64_fp32_nhwc_5x5_s1_output2x2_mla_depthfirst_direct_impl(
  const unsigned int n_tile_rows,
  const unsigned int n_tile_cols,
  const float *inptr,
  int64_t ld_input_row,
  int64_t ld_input_col,
  float *outptr,
  int64_t ld_output_row,
  int64_t ld_output_col,
  const void *params,
  unsigned int n_channels,
  const float activation_min,
  const float activation_max
)
{
  struct Args
  {
    const uint64_t n_tile_rows, n_tile_cols;
    const float *inptr;
    const uint64_t ld_input_row;
    const uint64_t ld_input_col;
    float *outptr;
    const uint64_t ld_output_row;
    const uint64_t ld_output_col;
    const void *params;
    const float min, max;

    uint64_t tile_i = 0, tile_j = 0;

    Args(
      const unsigned int n_tile_rows,
      const unsigned int n_tile_cols,
      const float *inptr,
      int64_t ld_input_row,
      int64_t ld_input_col,
      float *outptr,
      int64_t ld_output_row,
      int64_t ld_output_col,
      const void *params,
      const float activation_min,
      const float activation_max
    ) : n_tile_rows(n_tile_rows), n_tile_cols(n_tile_cols), inptr(inptr),
        ld_input_row(ld_input_row), ld_input_col(ld_input_col), outptr(outptr),
        ld_output_row(ld_output_row), ld_output_col(ld_output_col),
        params(params), min(activation_min), max(activation_max)
    {
    }
  };

  Args params_struct(
    n_tile_rows, n_tile_cols,
    inptr, ld_input_row, ld_input_col,
    outptr, ld_output_row, ld_output_col,
    params, activation_min, activation_max
  );

  __asm__ __volatile__(
    "mov x26, #0x0\n"
    "mov x25, #0x0\n"
    "1:"  // Tile loop
    "str x26, [%x[params_struct], %[offsetof_args_tile_i]]\n"
    "mov x22, #0x2\n"
    "mov x21, #0x2\n"
    "str x25, [%x[params_struct], %[offsetof_args_tile_j]]\n"
    "ldr x24, [%x[params_struct], %[offsetof_args_ld_input_row]]\n"
    "ldr x3, [%x[params_struct], %[offsetof_args_ld_input_col]]\n"
    "mul x20, x26, x24\n"  // offset = tile_i * ld_input_row
    "ldr x23, [%x[params_struct], %[offsetof_args_ld_output_row]]\n"
    "madd x20, x25, x3, x20\n"  // offset += tile_j * ld_input_col
    "ldr x4, [%x[params_struct], %[offsetof_args_ld_output_col]]\n"
    "lsl x3, x3, #0x2\n"
    "mul x19, x26, x23\n"  // offset = tile_i * ld_output_row
    "ldr x5, [%x[params_struct], %[offsetof_args_inptr]]\n"
    "ldr x6, [%x[params_struct], %[offsetof_args_outptr]]\n"
    "add x7, x3, x3\n"
    "mul x20, x20, x22\n"  // offset *= kernel_stride * output_size
    "add x5, x5, x20, LSL #2\n"  // inptr[0] += offset * sizeof(float)
    "add x8, x5, x24, LSL #2\n"
    "ldr x17, [%x[params_struct], %[offsetof_args_params]]\n"
    "madd x19, x25, x4, x19\n"  // offset += tile_j * ld_output_col
    "add x16, x8, x24, LSL #2\n"
    "mov x22, #0x10\n"  // cntb _, ALL, #1
    "mul x19, x19, x21\n"  // offset *= output_tile_size
    "lsr x21, %x[n_channels], #0x2\n"
    "add x15, x16, x24, LSL #2\n"
    "add x14, x7, x3\n"
    "add x13, x15, x24, LSL #2\n"
    "add x12, x14, x3\n"
    "add x6, x6, x19, LSL #2\n"  // outptrs[0] += offset * sizeof(float)
    "add x20, %x[params_struct], %[offsetof_args_min]\n"
    "add x19, %x[params_struct], %[offsetof_args_max]\n"
    "ld1r { v18.4s }, [x20]\n"
    "ld1r { v17.4s }, [x19]\n"
    "add x11, x13, x24, LSL #2\n"
    "add x10, x12, x3\n"
    "add x9, x6, x23, LSL #2\n"
    "lsl x4, x4, #0x2\n"
    "mov x20, #0x0\n"
    "sub x19, XZR, x22\n"
    "cbz x21, 4f\n"
    "ldr q16, [x17, #0x0]\n"
    "cmp x22, x21, LSL #4\n"
    "ldr q0, [x17, #0x10]\n"
    "ldr q1, [x17, #0x20]\n"
    "ldr q2, [x17, #0x30]\n"
    "ldr q3, [x17, #0x40]\n"
    "ldr q4, [x17, #0x50]\n"
    "ld1 { v5.4s }, [x5]\n"
    "add x17, x17, #0x60\n"
    "ldr q6, [x5, x3]\n"
    "ld1 { v7.4s }, [x8]\n"
    "ldr q8, [x8, x3]\n"
    "ldr q9, [x5, x7]\n"
    "ldr q13, [x8, x7]\n"
    "ldr q11, [x5, x14]\n"
    "ldr q12, [x5, x12]\n"
    "ldr q10, [x8, x10]\n"
    "ld1 { v14.4s }, [x16]\n"
    "bge 3f\n"
    "2:"  // Tile loop: Channel loop
    "mov v28.16b, v16.16b\n fmla v28.4s, v0.4s, v5.4s\n"
    "mov v29.16b, v16.16b\n fmla v29.4s, v0.4s, v6.4s\n"
    "ldr q5, [x8, x14]\n"
    "add x22, x22, #0x10\n"
    "mov v30.16b, v16.16b\n fmla v30.4s, v0.4s, v7.4s\n"
    "mov v31.16b, v16.16b\n fmla v31.4s, v0.4s, v8.4s\n"
    "ldr q0, [x17, #0x0]\n"
    "cmp x22, x21, LSL #4\n"
    "fmla v28.4s, v1.4s, v6.4s\n"
    "fmla v29.4s, v1.4s, v9.4s\n"
    "ldr q6, [x8, x12]\n"
    "add x8, x8, #0x10\n"
    "fmla v30.4s, v1.4s, v8.4s\n"
    "fmla v31.4s, v1.4s, v13.4s\n"
    "ldr q1, [x17, #0x10]\n"
    "add x19, x19, #0x10\n"
    "fmla v28.4s, v2.4s, v9.4s\n"
    "fmla v29.4s, v2.4s, v11.4s\n"
    "ldr q9, [x5, x10]\n"
    "add x5, x5, #0x10\n"
    "fmla v30.4s, v2.4s, v13.4s\n"
    "fmla v31.4s, v2.4s, v5.4s\n"
    "ldr q2, [x17, #0x20]\n"
    "add x20, x20, #0x10\n"
    "fmla v28.4s, v3.4s, v11.4s\n"
    "fmla v29.4s, v3.4s, v12.4s\n"
    "ldr q11, [x16, x3]\n"
    "ldr q16, [x17, #0x140]\n"
    "fmla v30.4s, v3.4s, v5.4s\n"
    "fmla v31.4s, v3.4s, v6.4s\n"
    "ldr q3, [x17, #0x30]\n"
    "fmla v28.4s, v4.4s, v12.4s\n"
    "fmla v29.4s, v4.4s, v9.4s\n"
    "ldr q12, [x16, x7]\n"
    "ldr q9, [x16, x14]\n"
    "fmla v30.4s, v4.4s, v6.4s\n"
    "fmla v31.4s, v4.4s, v10.4s\n"
    "ldr q4, [x17, #0x40]\n"
    "fmla v28.4s, v0.4s, v7.4s\n"
    "fmla v29.4s, v0.4s, v8.4s\n"
    "ld1 { v7.4s }, [x8]\n"
    "fmla v30.4s, v0.4s, v14.4s\n"
    "fmla v31.4s, v0.4s, v11.4s\n"
    "ldr q0, [x17, #0x50]\n"
    "fmla v28.4s, v1.4s, v8.4s\n"
    "fmla v29.4s, v1.4s, v13.4s\n"
    "ldr q8, [x16, x10]\n"
    "fmla v30.4s, v1.4s, v11.4s\n"
    "fmla v31.4s, v1.4s, v12.4s\n"
    "ldr q1, [x17, #0x60]\n"
    "fmla v28.4s, v2.4s, v13.4s\n"
    "fmla v29.4s, v2.4s, v5.4s\n"
    "ldr q13, [x16, x12]\n"
    "add x16, x16, #0x10\n"
    "fmla v30.4s, v2.4s, v12.4s\n"
    "fmla v31.4s, v2.4s, v9.4s\n"
    "ldr q2, [x17, #0x70]\n"
    "fmla v28.4s, v3.4s, v5.4s\n"
    "fmla v29.4s, v3.4s, v6.4s\n"
    "ld1 { v5.4s }, [x15]\n"
    "fmla v30.4s, v3.4s, v9.4s\n"
    "fmla v31.4s, v3.4s, v13.4s\n"
    "ldr q3, [x17, #0x80]\n"
    "fmla v28.4s, v4.4s, v6.4s\n"
    "fmla v29.4s, v4.4s, v10.4s\n"
    "ldr q6, [x15, x3]\n"
    "ldr q10, [x15, x7]\n"
    "fmla v30.4s, v4.4s, v13.4s\n"
    "fmla v31.4s, v4.4s, v8.4s\n"
    "ldr q4, [x17, #0x90]\n"
    "fmla v28.4s, v0.4s, v14.4s\n"
    "fmla v29.4s, v0.4s, v11.4s\n"
    "ldr q14, [x15, x10]\n"
    "fmla v30.4s, v0.4s, v5.4s\n"
    "fmla v31.4s, v0.4s, v6.4s\n"
    "ldr q0, [x17, #0xa0]\n"
    "fmla v28.4s, v1.4s, v11.4s\n"
    "fmla v29.4s, v1.4s, v12.4s\n"
    "ldr q11, [x15, x14]\n"
    "fmla v30.4s, v1.4s, v6.4s\n"
    "fmla v31.4s, v1.4s, v10.4s\n"
    "ldr q1, [x17, #0xb0]\n"
    "fmla v28.4s, v2.4s, v12.4s\n"
    "fmla v29.4s, v2.4s, v9.4s\n"
    "ldr q12, [x15, x12]\n"
    "add x15, x15, #0x10\n"
    "fmla v30.4s, v2.4s, v10.4s\n"
    "fmla v31.4s, v2.4s, v11.4s\n"
    "ldr q2, [x17, #0xc0]\n"
    "fmla v28.4s, v3.4s, v9.4s\n"
    "fmla v29.4s, v3.4s, v13.4s\n"
    "ld1 { v9.4s }, [x13]\n"
    "fmla v30.4s, v3.4s, v11.4s\n"
    "fmla v31.4s, v3.4s, v12.4s\n"
    "ldr q3, [x17, #0xd0]\n"
    "fmla v28.4s, v4.4s, v13.4s\n"
    "fmla v29.4s, v4.4s, v8.4s\n"
    "ldr q13, [x13, x3]\n"
    "ldr q8, [x13, x12]\n"
    "fmla v30.4s, v4.4s, v12.4s\n"
    "fmla v31.4s, v4.4s, v14.4s\n"
    "ldr q4, [x17, #0xe0]\n"
    "fmla v28.4s, v0.4s, v5.4s\n"
    "fmla v29.4s, v0.4s, v6.4s\n"
    "ldr q5, [x13, x7]\n"
    "fmla v30.4s, v0.4s, v9.4s\n"
    "fmla v31.4s, v0.4s, v13.4s\n"
    "ldr q0, [x17, #0xf0]\n"
    "fmla v28.4s, v1.4s, v6.4s\n"
    "fmla v29.4s, v1.4s, v10.4s\n"
    "ldr q6, [x13, x14]\n"
    "fmla v30.4s, v1.4s, v13.4s\n"
    "fmla v31.4s, v1.4s, v5.4s\n"
    "ldr q1, [x17, #0x100]\n"
    "fmla v28.4s, v2.4s, v10.4s\n"
    "fmla v29.4s, v2.4s, v11.4s\n"
    "ldr q10, [x13, x10]\n"
    "add x13, x13, #0x10\n"
    "fmla v30.4s, v2.4s, v5.4s\n"
    "fmla v31.4s, v2.4s, v6.4s\n"
    "ldr q2, [x17, #0x110]\n"
    "fmla v28.4s, v3.4s, v11.4s\n"
    "fmla v29.4s, v3.4s, v12.4s\n"
    "ld1 { v11.4s }, [x11]\n"
    "fmla v30.4s, v3.4s, v6.4s\n"
    "fmla v31.4s, v3.4s, v8.4s\n"
    "ldr q3, [x17, #0x120]\n"
    "fmla v28.4s, v4.4s, v12.4s\n"
    "fmla v29.4s, v4.4s, v14.4s\n"
    "ldr q12, [x11, x3]\n"
    "ld1 { v14.4s }, [x16]\n"
    "fmla v30.4s, v4.4s, v8.4s\n"
    "fmla v31.4s, v4.4s, v10.4s\n"
    "ldr q4, [x17, #0x130]\n"
    "fmla v28.4s, v0.4s, v9.4s\n"
    "fmla v29.4s, v0.4s, v13.4s\n"
    "ldr q9, [x11, x7]\n"
    "fmla v30.4s, v0.4s, v11.4s\n"
    "fmla v31.4s, v0.4s, v12.4s\n"
    "ldr q11, [x11, x14]\n"
    "ldr q0, [x17, #0x150]\n"
    "fmla v28.4s, v1.4s, v13.4s\n"
    "fmla v29.4s, v1.4s, v5.4s\n"
    "ldr q13, [x8, x7]\n"
    "fmla v30.4s, v1.4s, v12.4s\n"
    "fmla v31.4s, v1.4s, v9.4s\n"
    "ldr q12, [x11, x12]\n"
    "ldr q1, [x17, #0x160]\n"
    "fmla v28.4s, v2.4s, v5.4s\n"
    "fmla v29.4s, v2.4s, v6.4s\n"
    "ld1 { v5.4s }, [x5]\n"
    "fmla v30.4s, v2.4s, v9.4s\n"
    "fmla v31.4s, v2.4s, v11.4s\n"
    "ldr q9, [x11, x10]\n"
    "add x11, x11, #0x10\n"
    "fmla v28.4s, v3.4s, v6.4s\n"
    "fmla v29.4s, v3.4s, v8.4s\n"
    "ldr q6, [x5, x3]\n"
    "ldr q2, [x17, #0x170]\n"
    "fmla v30.4s, v3.4s, v11.4s\n"
    "fmla v31.4s, v3.4s, v12.4s\n"
    "ldr q11, [x5, x14]\n"
    "ldr q3, [x17, #0x180]\n"
    "fmla v28.4s, v4.4s, v8.4s\n"
    "fmla v29.4s, v4.4s, v10.4s\n"
    "fmax v28.4s, v28.4s, v18.4s\n"
    "ldr q8, [x8, x3]\n"
    "fmla v30.4s, v4.4s, v12.4s\n"
    "fmla v31.4s, v4.4s, v9.4s\n"
    "fmax v29.4s, v29.4s, v18.4s\n"
    "ldr q9, [x5, x7]\n"
    "fmax v30.4s, v30.4s, v18.4s\n"
    "fmax v31.4s, v31.4s, v18.4s\n"
    "ldr q12, [x5, x12]\n"
    "ldr q10, [x8, x10]\n"
    "fmin v28.4s, v28.4s, v17.4s\n"
    "fmin v29.4s, v29.4s, v17.4s\n"
    "st1 { v28.4s }, [x6]\n"
    "ldr q4, [x17, #0x190]\n"
    "fmin v30.4s, v30.4s, v17.4s\n"
    "fmin v31.4s, v31.4s, v17.4s\n"
    "str q29, [x6, x4]\n"
    "add x6, x6, #0x10\n"
    "st1 { v30.4s }, [x9]\n"
    "add x17, x17, #0x1a0\n"
    "str q31, [x9, x4]\n"
    "add x9, x9, #0x10\n"
    "blt 2b\n"
    "3:"  // Tile loop: Channel tail
    "mov v28.16b, v16.16b\n fmla v28.4s, v0.4s, v5.4s\n"
    "mov v29.16b, v16.16b\n fmla v29.4s, v0.4s, v6.4s\n"
    "ldr q5, [x8, x14]\n"
    "mov v30.16b, v16.16b\n fmla v30.4s, v0.4s, v7.4s\n"
    "mov v31.16b, v16.16b\n fmla v31.4s, v0.4s, v8.4s\n"
    "ldr q0, [x17, #0x0]\n"
    "fmla v28.4s, v1.4s, v6.4s\n"
    "fmla v29.4s, v1.4s, v9.4s\n"
    "ldr q6, [x8, x12]\n"
    "add x8, x8, #0x10\n"
    "fmla v30.4s, v1.4s, v8.4s\n"
    "fmla v31.4s, v1.4s, v13.4s\n"
    "ldr q1, [x17, #0x10]\n"
    "fmla v28.4s, v2.4s, v9.4s\n"
    "fmla v29.4s, v2.4s, v11.4s\n"
    "ldr q9, [x5, x10]\n"
    "add x5, x5, #0x10\n"
    "fmla v30.4s, v2.4s, v13.4s\n"
    "fmla v31.4s, v2.4s, v5.4s\n"
    "ldr q2, [x17, #0x20]\n"
    "fmla v28.4s, v3.4s, v11.4s\n"
    "fmla v29.4s, v3.4s, v12.4s\n"
    "ldr q11, [x16, x3]\n"
    "fmla v30.4s, v3.4s, v5.4s\n"
    "fmla v31.4s, v3.4s, v6.4s\n"
    "ldr q3, [x17, #0x30]\n"
    "fmla v28.4s, v4.4s, v12.4s\n"
    "fmla v29.4s, v4.4s, v9.4s\n"
    "ldr q12, [x16, x7]\n"
    "ldr q9, [x16, x14]\n"
    "fmla v30.4s, v4.4s, v6.4s\n"
    "fmla v31.4s, v4.4s, v10.4s\n"
    "ldr q4, [x17, #0x40]\n"
    "fmla v28.4s, v0.4s, v7.4s\n"
    "fmla v29.4s, v0.4s, v8.4s\n"
    "fmla v30.4s, v0.4s, v14.4s\n"
    "fmla v31.4s, v0.4s, v11.4s\n"
    "ldr q0, [x17, #0x50]\n"
    "fmla v28.4s, v1.4s, v8.4s\n"
    "fmla v29.4s, v1.4s, v13.4s\n"
    "ldr q8, [x16, x10]\n"
    "fmla v30.4s, v1.4s, v11.4s\n"
    "fmla v31.4s, v1.4s, v12.4s\n"
    "ldr q1, [x17, #0x60]\n"
    "fmla v28.4s, v2.4s, v13.4s\n"
    "fmla v29.4s, v2.4s, v5.4s\n"
    "ldr q13, [x16, x12]\n"
    "add x16, x16, #0x10\n"
    "fmla v30.4s, v2.4s, v12.4s\n"
    "fmla v31.4s, v2.4s, v9.4s\n"
    "ldr q2, [x17, #0x70]\n"
    "fmla v28.4s, v3.4s, v5.4s\n"
    "fmla v29.4s, v3.4s, v6.4s\n"
    "ld1 { v5.4s }, [x15]\n"
    "fmla v30.4s, v3.4s, v9.4s\n"
    "fmla v31.4s, v3.4s, v13.4s\n"
    "ldr q3, [x17, #0x80]\n"
    "fmla v28.4s, v4.4s, v6.4s\n"
    "fmla v29.4s, v4.4s, v10.4s\n"
    "ldr q6, [x15, x3]\n"
    "ldr q10, [x15, x7]\n"
    "fmla v30.4s, v4.4s, v13.4s\n"
    "fmla v31.4s, v4.4s, v8.4s\n"
    "ldr q4, [x17, #0x90]\n"
    "fmla v28.4s, v0.4s, v14.4s\n"
    "fmla v29.4s, v0.4s, v11.4s\n"
    "ldr q14, [x15, x10]\n"
    "fmla v30.4s, v0.4s, v5.4s\n"
    "fmla v31.4s, v0.4s, v6.4s\n"
    "ldr q0, [x17, #0xa0]\n"
    "fmla v28.4s, v1.4s, v11.4s\n"
    "fmla v29.4s, v1.4s, v12.4s\n"
    "ldr q11, [x15, x14]\n"
    "fmla v30.4s, v1.4s, v6.4s\n"
    "fmla v31.4s, v1.4s, v10.4s\n"
    "ldr q1, [x17, #0xb0]\n"
    "fmla v28.4s, v2.4s, v12.4s\n"
    "fmla v29.4s, v2.4s, v9.4s\n"
    "ldr q12, [x15, x12]\n"
    "add x15, x15, #0x10\n"
    "fmla v30.4s, v2.4s, v10.4s\n"
    "fmla v31.4s, v2.4s, v11.4s\n"
    "ldr q2, [x17, #0xc0]\n"
    "fmla v28.4s, v3.4s, v9.4s\n"
    "fmla v29.4s, v3.4s, v13.4s\n"
    "ld1 { v9.4s }, [x13]\n"
    "fmla v30.4s, v3.4s, v11.4s\n"
    "fmla v31.4s, v3.4s, v12.4s\n"
    "ldr q3, [x17, #0xd0]\n"
    "fmla v28.4s, v4.4s, v13.4s\n"
    "fmla v29.4s, v4.4s, v8.4s\n"
    "ldr q13, [x13, x3]\n"
    "ldr q8, [x13, x12]\n"
    "fmla v30.4s, v4.4s, v12.4s\n"
    "fmla v31.4s, v4.4s, v14.4s\n"
    "ldr q4, [x17, #0xe0]\n"
    "fmla v28.4s, v0.4s, v5.4s\n"
    "fmla v29.4s, v0.4s, v6.4s\n"
    "ldr q5, [x13, x7]\n"
    "fmla v30.4s, v0.4s, v9.4s\n"
    "fmla v31.4s, v0.4s, v13.4s\n"
    "ldr q0, [x17, #0xf0]\n"
    "fmla v28.4s, v1.4s, v6.4s\n"
    "fmla v29.4s, v1.4s, v10.4s\n"
    "ldr q6, [x13, x14]\n"
    "fmla v30.4s, v1.4s, v13.4s\n"
    "fmla v31.4s, v1.4s, v5.4s\n"
    "ldr q1, [x17, #0x100]\n"
    "fmla v28.4s, v2.4s, v10.4s\n"
    "fmla v29.4s, v2.4s, v11.4s\n"
    "ldr q10, [x13, x10]\n"
    "add x13, x13, #0x10\n"
    "fmla v30.4s, v2.4s, v5.4s\n"
    "fmla v31.4s, v2.4s, v6.4s\n"
    "ldr q2, [x17, #0x110]\n"
    "fmla v28.4s, v3.4s, v11.4s\n"
    "fmla v29.4s, v3.4s, v12.4s\n"
    "ld1 { v11.4s }, [x11]\n"
    "fmla v30.4s, v3.4s, v6.4s\n"
    "fmla v31.4s, v3.4s, v8.4s\n"
    "ldr q3, [x17, #0x120]\n"
    "fmla v28.4s, v4.4s, v12.4s\n"
    "fmla v29.4s, v4.4s, v14.4s\n"
    "ldr q12, [x11, x3]\n"
    "fmla v30.4s, v4.4s, v8.4s\n"
    "fmla v31.4s, v4.4s, v10.4s\n"
    "ldr q4, [x17, #0x130]\n"
    "add x17, x17, #0x140\n"
    "fmla v28.4s, v0.4s, v9.4s\n"
    "fmla v29.4s, v0.4s, v13.4s\n"
    "ldr q9, [x11, x7]\n"
    "fmla v30.4s, v0.4s, v11.4s\n"
    "fmla v31.4s, v0.4s, v12.4s\n"
    "ldr q11, [x11, x14]\n"
    "fmla v28.4s, v1.4s, v13.4s\n"
    "fmla v29.4s, v1.4s, v5.4s\n"
    "fmla v30.4s, v1.4s, v12.4s\n"
    "fmla v31.4s, v1.4s, v9.4s\n"
    "ldr q12, [x11, x12]\n"
    "fmla v28.4s, v2.4s, v5.4s\n"
    "fmla v29.4s, v2.4s, v6.4s\n"
    "fmla v30.4s, v2.4s, v9.4s\n"
    "fmla v31.4s, v2.4s, v11.4s\n"
    "ldr q9, [x11, x10]\n"
    "add x11, x11, #0x10\n"
    "fmla v28.4s, v3.4s, v6.4s\n"
    "fmla v29.4s, v3.4s, v8.4s\n"
    "fmla v30.4s, v3.4s, v11.4s\n"
    "fmla v31.4s, v3.4s, v12.4s\n"
    "fmla v28.4s, v4.4s, v8.4s\n"
    "fmla v29.4s, v4.4s, v10.4s\n"
    "fmax v28.4s, v28.4s, v18.4s\n"
    "fmla v30.4s, v4.4s, v12.4s\n"
    "fmla v31.4s, v4.4s, v9.4s\n"
    "fmax v29.4s, v29.4s, v18.4s\n"
    "fmax v30.4s, v30.4s, v18.4s\n"
    "fmax v31.4s, v31.4s, v18.4s\n"
    "fmin v28.4s, v28.4s, v17.4s\n"
    "fmin v29.4s, v29.4s, v17.4s\n"
    "st1 { v28.4s }, [x6]\n"
    "fmin v30.4s, v30.4s, v17.4s\n"
    "fmin v31.4s, v31.4s, v17.4s\n"
    "str q29, [x6, x4]\n"
    "add x6, x6, #0x10\n"
    "st1 { v30.4s }, [x9]\n"
    "str q31, [x9, x4]\n"
    "add x9, x9, #0x10\n"
    "4:"  // Tile loop: Oddments
    "tst %x[n_channels], #0x3\n"
    "beq 61f\n"
    "ldr q16, [x17, #0x0]\n"
    "ldr q0, [x17, #0x10]\n"
    "ldr q1, [x17, #0x20]\n"
    "ldr q2, [x17, #0x30]\n"
    "add x28, x5, XZR\n"
    "add x27, x5, x3\n"
    "ldr q3, [x17, #0x40]\n"
    "ldr q4, [x17, #0x50]\n"
    "add x26, x8, XZR\n"
    "add x25, x8, x3\n"
    "add x24, x5, x7\n"
    "add x23, x8, x7\n"
    "add x22, x5, x14\n"
    "add x21, x5, x12\n"
    "add x20, x8, x10\n"
    "add x19, x16, XZR\n"
    "add x17, x17, #0x60\n"
    "tbz %x[n_channels], #1, 5f\n"
    "ldr d5, [x28], #0x8\n"
    "ldr d6, [x27], #0x8\n"
    "ldr d7, [x26], #0x8\n"
    "ldr d8, [x25], #0x8\n"
    "ldr d9, [x24], #0x8\n"
    "ldr d13, [x23], #0x8\n"
    "ldr d11, [x22], #0x8\n"
    "ldr d12, [x21], #0x8\n"
    "ldr d10, [x20], #0x8\n"
    "ldr d14, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 6f\n"
    "ld1 { v5.s }[2], [x28]\n"
    "ld1 { v6.s }[2], [x27]\n"
    "ld1 { v7.s }[2], [x26]\n"
    "ld1 { v8.s }[2], [x25]\n"
    "ld1 { v9.s }[2], [x24]\n"
    "ld1 { v13.s }[2], [x23]\n"
    "ld1 { v11.s }[2], [x22]\n"
    "ld1 { v12.s }[2], [x21]\n"
    "ld1 { v10.s }[2], [x20]\n"
    "ld1 { v14.s }[2], [x19]\n"
    "b 6f\n"
    "5:"  // Tile loop: Oddments: Load inputs: (0, 0), (0, 1), (1, 0), (1, 1), (0, 2), (1, 2), (0, 3), (0, 4), (1, 5), (2, 0): Bit 1: Unset
    "ldr s5, [x28, #0x0]\n"
    "ldr s6, [x27, #0x0]\n"
    "ldr s7, [x26, #0x0]\n"
    "ldr s8, [x25, #0x0]\n"
    "ldr s9, [x24, #0x0]\n"
    "ldr s13, [x23, #0x0]\n"
    "ldr s11, [x22, #0x0]\n"
    "ldr s12, [x21, #0x0]\n"
    "ldr s10, [x20, #0x0]\n"
    "ldr s14, [x19, #0x0]\n"
    "6:"  // Tile loop: Oddments: Load inputs: (0, 0), (0, 1), (1, 0), (1, 1), (0, 2), (1, 2), (0, 3), (0, 4), (1, 5), (2, 0): Bit 1: End
    "mov v28.16b, v16.16b\n fmla v28.4s, v0.4s, v5.4s\n"
    "mov v29.16b, v16.16b\n fmla v29.4s, v0.4s, v6.4s\n"
    "add x19, x8, x14\n"
    "mov v30.16b, v16.16b\n fmla v30.4s, v0.4s, v7.4s\n"
    "mov v31.16b, v16.16b\n fmla v31.4s, v0.4s, v8.4s\n"
    "fmla v28.4s, v1.4s, v6.4s\n"
    "fmla v29.4s, v1.4s, v9.4s\n"
    "fmla v30.4s, v1.4s, v8.4s\n"
    "fmla v31.4s, v1.4s, v13.4s\n"
    "fmla v28.4s, v2.4s, v9.4s\n"
    "fmla v29.4s, v2.4s, v11.4s\n"
    "fmla v30.4s, v2.4s, v13.4s\n"
    "tbz %x[n_channels], #1, 7f\n"
    "ldr d5, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 8f\n"
    "ld1 { v5.s }[2], [x19]\n"
    "b 8f\n"
    "7:"  // Tile loop: Oddments: Load inputs: (1, 3): Bit 1: Unset
    "ldr s5, [x19, #0x0]\n"
    "8:"  // Tile loop: Oddments: Load inputs: (1, 3): Bit 1: End
    "fmla v31.4s, v2.4s, v5.4s\n"
    "fmla v28.4s, v3.4s, v11.4s\n"
    "add x19, x8, x12\n"
    "fmla v29.4s, v3.4s, v12.4s\n"
    "fmla v30.4s, v3.4s, v5.4s\n"
    "tbz %x[n_channels], #1, 9f\n"
    "ldr d6, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 10f\n"
    "ld1 { v6.s }[2], [x19]\n"
    "b 10f\n"
    "9:"  // Tile loop: Oddments: Load inputs: (1, 4): Bit 1: Unset
    "ldr s6, [x19, #0x0]\n"
    "10:"  // Tile loop: Oddments: Load inputs: (1, 4): Bit 1: End
    "fmla v31.4s, v3.4s, v6.4s\n"
    "fmla v28.4s, v4.4s, v12.4s\n"
    "add x19, x5, x10\n"
    "tbz %x[n_channels], #1, 11f\n"
    "ldr d9, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 12f\n"
    "ld1 { v9.s }[2], [x19]\n"
    "b 12f\n"
    "11:"  // Tile loop: Oddments: Load inputs: (0, 5): Bit 1: Unset
    "ldr s9, [x19, #0x0]\n"
    "12:"  // Tile loop: Oddments: Load inputs: (0, 5): Bit 1: End
    "fmla v29.4s, v4.4s, v9.4s\n"
    "fmla v30.4s, v4.4s, v6.4s\n"
    "ldr q0, [x17, #0x0]\n"
    "add x19, x16, x3\n"
    "fmla v31.4s, v4.4s, v10.4s\n"
    "fmla v28.4s, v0.4s, v7.4s\n"
    "add x17, x17, #0x10\n"
    "fmla v29.4s, v0.4s, v8.4s\n"
    "fmla v30.4s, v0.4s, v14.4s\n"
    "tbz %x[n_channels], #1, 13f\n"
    "ldr d11, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 14f\n"
    "ld1 { v11.s }[2], [x19]\n"
    "b 14f\n"
    "13:"  // Tile loop: Oddments: Load inputs: (2, 1): Bit 1: Unset
    "ldr s11, [x19, #0x0]\n"
    "14:"  // Tile loop: Oddments: Load inputs: (2, 1): Bit 1: End
    "ldr q1, [x17, #0x0]\n"
    "fmla v31.4s, v0.4s, v11.4s\n"
    "fmla v28.4s, v1.4s, v8.4s\n"
    "add x19, x16, x7\n"
    "fmla v29.4s, v1.4s, v13.4s\n"
    "fmla v30.4s, v1.4s, v11.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 15f\n"
    "ldr d12, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 16f\n"
    "ld1 { v12.s }[2], [x19]\n"
    "b 16f\n"
    "15:"  // Tile loop: Oddments: Load inputs: (2, 2): Bit 1: Unset
    "ldr s12, [x19, #0x0]\n"
    "16:"  // Tile loop: Oddments: Load inputs: (2, 2): Bit 1: End
    "ldr q2, [x17, #0x0]\n"
    "fmla v31.4s, v1.4s, v12.4s\n"
    "fmla v28.4s, v2.4s, v13.4s\n"
    "add x19, x16, x14\n"
    "fmla v29.4s, v2.4s, v5.4s\n"
    "fmla v30.4s, v2.4s, v12.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 17f\n"
    "ldr d9, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 18f\n"
    "ld1 { v9.s }[2], [x19]\n"
    "b 18f\n"
    "17:"  // Tile loop: Oddments: Load inputs: (2, 3): Bit 1: Unset
    "ldr s9, [x19, #0x0]\n"
    "18:"  // Tile loop: Oddments: Load inputs: (2, 3): Bit 1: End
    "ldr q3, [x17, #0x0]\n"
    "fmla v31.4s, v2.4s, v9.4s\n"
    "fmla v28.4s, v3.4s, v5.4s\n"
    "add x19, x16, x12\n"
    "fmla v29.4s, v3.4s, v6.4s\n"
    "fmla v30.4s, v3.4s, v9.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 19f\n"
    "ldr d13, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 20f\n"
    "ld1 { v13.s }[2], [x19]\n"
    "b 20f\n"
    "19:"  // Tile loop: Oddments: Load inputs: (2, 4): Bit 1: Unset
    "ldr s13, [x19, #0x0]\n"
    "20:"  // Tile loop: Oddments: Load inputs: (2, 4): Bit 1: End
    "ldr q4, [x17, #0x0]\n"
    "fmla v31.4s, v3.4s, v13.4s\n"
    "fmla v28.4s, v4.4s, v6.4s\n"
    "add x19, x16, x10\n"
    "fmla v29.4s, v4.4s, v10.4s\n"
    "fmla v30.4s, v4.4s, v13.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 21f\n"
    "ldr d8, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 22f\n"
    "ld1 { v8.s }[2], [x19]\n"
    "b 22f\n"
    "21:"  // Tile loop: Oddments: Load inputs: (2, 5): Bit 1: Unset
    "ldr s8, [x19, #0x0]\n"
    "22:"  // Tile loop: Oddments: Load inputs: (2, 5): Bit 1: End
    "ldr q0, [x17, #0x0]\n"
    "fmla v31.4s, v4.4s, v8.4s\n"
    "fmla v28.4s, v0.4s, v14.4s\n"
    "add x19, x15, XZR\n"
    "fmla v29.4s, v0.4s, v11.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 23f\n"
    "ldr d5, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 24f\n"
    "ld1 { v5.s }[2], [x19]\n"
    "b 24f\n"
    "23:"  // Tile loop: Oddments: Load inputs: (3, 0): Bit 1: Unset
    "ldr s5, [x19, #0x0]\n"
    "24:"  // Tile loop: Oddments: Load inputs: (3, 0): Bit 1: End
    "fmla v30.4s, v0.4s, v5.4s\n"
    "add x19, x15, x3\n"
    "tbz %x[n_channels], #1, 25f\n"
    "ldr d6, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 26f\n"
    "ld1 { v6.s }[2], [x19]\n"
    "b 26f\n"
    "25:"  // Tile loop: Oddments: Load inputs: (3, 1): Bit 1: Unset
    "ldr s6, [x19, #0x0]\n"
    "26:"  // Tile loop: Oddments: Load inputs: (3, 1): Bit 1: End
    "ldr q1, [x17, #0x0]\n"
    "fmla v31.4s, v0.4s, v6.4s\n"
    "fmla v28.4s, v1.4s, v11.4s\n"
    "add x19, x15, x7\n"
    "fmla v29.4s, v1.4s, v12.4s\n"
    "fmla v30.4s, v1.4s, v6.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 27f\n"
    "ldr d10, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 28f\n"
    "ld1 { v10.s }[2], [x19]\n"
    "b 28f\n"
    "27:"  // Tile loop: Oddments: Load inputs: (3, 2): Bit 1: Unset
    "ldr s10, [x19, #0x0]\n"
    "28:"  // Tile loop: Oddments: Load inputs: (3, 2): Bit 1: End
    "ldr q2, [x17, #0x0]\n"
    "fmla v31.4s, v1.4s, v10.4s\n"
    "fmla v28.4s, v2.4s, v12.4s\n"
    "add x19, x15, x14\n"
    "fmla v29.4s, v2.4s, v9.4s\n"
    "fmla v30.4s, v2.4s, v10.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 29f\n"
    "ldr d11, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 30f\n"
    "ld1 { v11.s }[2], [x19]\n"
    "b 30f\n"
    "29:"  // Tile loop: Oddments: Load inputs: (3, 3): Bit 1: Unset
    "ldr s11, [x19, #0x0]\n"
    "30:"  // Tile loop: Oddments: Load inputs: (3, 3): Bit 1: End
    "ldr q3, [x17, #0x0]\n"
    "fmla v31.4s, v2.4s, v11.4s\n"
    "fmla v28.4s, v3.4s, v9.4s\n"
    "add x19, x15, x12\n"
    "fmla v29.4s, v3.4s, v13.4s\n"
    "fmla v30.4s, v3.4s, v11.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 31f\n"
    "ldr d12, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 32f\n"
    "ld1 { v12.s }[2], [x19]\n"
    "b 32f\n"
    "31:"  // Tile loop: Oddments: Load inputs: (3, 4): Bit 1: Unset
    "ldr s12, [x19, #0x0]\n"
    "32:"  // Tile loop: Oddments: Load inputs: (3, 4): Bit 1: End
    "ldr q4, [x17, #0x0]\n"
    "fmla v31.4s, v3.4s, v12.4s\n"
    "fmla v28.4s, v4.4s, v13.4s\n"
    "add x19, x15, x10\n"
    "fmla v29.4s, v4.4s, v8.4s\n"
    "fmla v30.4s, v4.4s, v12.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 33f\n"
    "ldr d14, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 34f\n"
    "ld1 { v14.s }[2], [x19]\n"
    "b 34f\n"
    "33:"  // Tile loop: Oddments: Load inputs: (3, 5): Bit 1: Unset
    "ldr s14, [x19, #0x0]\n"
    "34:"  // Tile loop: Oddments: Load inputs: (3, 5): Bit 1: End
    "ldr q0, [x17, #0x0]\n"
    "fmla v31.4s, v4.4s, v14.4s\n"
    "fmla v28.4s, v0.4s, v5.4s\n"
    "add x19, x13, XZR\n"
    "fmla v29.4s, v0.4s, v6.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 35f\n"
    "ldr d9, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 36f\n"
    "ld1 { v9.s }[2], [x19]\n"
    "b 36f\n"
    "35:"  // Tile loop: Oddments: Load inputs: (4, 0): Bit 1: Unset
    "ldr s9, [x19, #0x0]\n"
    "36:"  // Tile loop: Oddments: Load inputs: (4, 0): Bit 1: End
    "fmla v30.4s, v0.4s, v9.4s\n"
    "add x19, x13, x3\n"
    "tbz %x[n_channels], #1, 37f\n"
    "ldr d13, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 38f\n"
    "ld1 { v13.s }[2], [x19]\n"
    "b 38f\n"
    "37:"  // Tile loop: Oddments: Load inputs: (4, 1): Bit 1: Unset
    "ldr s13, [x19, #0x0]\n"
    "38:"  // Tile loop: Oddments: Load inputs: (4, 1): Bit 1: End
    "ldr q1, [x17, #0x0]\n"
    "fmla v31.4s, v0.4s, v13.4s\n"
    "fmla v28.4s, v1.4s, v6.4s\n"
    "add x19, x13, x7\n"
    "fmla v29.4s, v1.4s, v10.4s\n"
    "fmla v30.4s, v1.4s, v13.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 39f\n"
    "ldr d5, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 40f\n"
    "ld1 { v5.s }[2], [x19]\n"
    "b 40f\n"
    "39:"  // Tile loop: Oddments: Load inputs: (4, 2): Bit 1: Unset
    "ldr s5, [x19, #0x0]\n"
    "40:"  // Tile loop: Oddments: Load inputs: (4, 2): Bit 1: End
    "ldr q2, [x17, #0x0]\n"
    "fmla v31.4s, v1.4s, v5.4s\n"
    "fmla v28.4s, v2.4s, v10.4s\n"
    "add x19, x13, x14\n"
    "fmla v29.4s, v2.4s, v11.4s\n"
    "fmla v30.4s, v2.4s, v5.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 41f\n"
    "ldr d6, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 42f\n"
    "ld1 { v6.s }[2], [x19]\n"
    "b 42f\n"
    "41:"  // Tile loop: Oddments: Load inputs: (4, 3): Bit 1: Unset
    "ldr s6, [x19, #0x0]\n"
    "42:"  // Tile loop: Oddments: Load inputs: (4, 3): Bit 1: End
    "ldr q3, [x17, #0x0]\n"
    "fmla v31.4s, v2.4s, v6.4s\n"
    "fmla v28.4s, v3.4s, v11.4s\n"
    "add x19, x13, x12\n"
    "fmla v29.4s, v3.4s, v12.4s\n"
    "fmla v30.4s, v3.4s, v6.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 43f\n"
    "ldr d8, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 44f\n"
    "ld1 { v8.s }[2], [x19]\n"
    "b 44f\n"
    "43:"  // Tile loop: Oddments: Load inputs: (4, 4): Bit 1: Unset
    "ldr s8, [x19, #0x0]\n"
    "44:"  // Tile loop: Oddments: Load inputs: (4, 4): Bit 1: End
    "ldr q4, [x17, #0x0]\n"
    "fmla v31.4s, v3.4s, v8.4s\n"
    "fmla v28.4s, v4.4s, v12.4s\n"
    "add x19, x13, x10\n"
    "fmla v29.4s, v4.4s, v14.4s\n"
    "fmla v30.4s, v4.4s, v8.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 45f\n"
    "ldr d10, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 46f\n"
    "ld1 { v10.s }[2], [x19]\n"
    "b 46f\n"
    "45:"  // Tile loop: Oddments: Load inputs: (4, 5): Bit 1: Unset
    "ldr s10, [x19, #0x0]\n"
    "46:"  // Tile loop: Oddments: Load inputs: (4, 5): Bit 1: End
    "ldr q0, [x17, #0x0]\n"
    "fmla v31.4s, v4.4s, v10.4s\n"
    "fmla v28.4s, v0.4s, v9.4s\n"
    "add x19, x11, XZR\n"
    "fmla v29.4s, v0.4s, v13.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 47f\n"
    "ldr d11, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 48f\n"
    "ld1 { v11.s }[2], [x19]\n"
    "b 48f\n"
    "47:"  // Tile loop: Oddments: Load inputs: (5, 0): Bit 1: Unset
    "ldr s11, [x19, #0x0]\n"
    "48:"  // Tile loop: Oddments: Load inputs: (5, 0): Bit 1: End
    "fmla v30.4s, v0.4s, v11.4s\n"
    "add x19, x11, x3\n"
    "tbz %x[n_channels], #1, 49f\n"
    "ldr d12, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 50f\n"
    "ld1 { v12.s }[2], [x19]\n"
    "b 50f\n"
    "49:"  // Tile loop: Oddments: Load inputs: (5, 1): Bit 1: Unset
    "ldr s12, [x19, #0x0]\n"
    "50:"  // Tile loop: Oddments: Load inputs: (5, 1): Bit 1: End
    "ldr q1, [x17, #0x0]\n"
    "fmla v31.4s, v0.4s, v12.4s\n"
    "fmla v28.4s, v1.4s, v13.4s\n"
    "add x19, x11, x7\n"
    "fmla v29.4s, v1.4s, v5.4s\n"
    "fmla v30.4s, v1.4s, v12.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 51f\n"
    "ldr d9, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 52f\n"
    "ld1 { v9.s }[2], [x19]\n"
    "b 52f\n"
    "51:"  // Tile loop: Oddments: Load inputs: (5, 2): Bit 1: Unset
    "ldr s9, [x19, #0x0]\n"
    "52:"  // Tile loop: Oddments: Load inputs: (5, 2): Bit 1: End
    "ldr q2, [x17, #0x0]\n"
    "fmla v31.4s, v1.4s, v9.4s\n"
    "fmla v28.4s, v2.4s, v5.4s\n"
    "add x19, x11, x14\n"
    "fmla v29.4s, v2.4s, v6.4s\n"
    "fmla v30.4s, v2.4s, v9.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 53f\n"
    "ldr d11, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 54f\n"
    "ld1 { v11.s }[2], [x19]\n"
    "b 54f\n"
    "53:"  // Tile loop: Oddments: Load inputs: (5, 3): Bit 1: Unset
    "ldr s11, [x19, #0x0]\n"
    "54:"  // Tile loop: Oddments: Load inputs: (5, 3): Bit 1: End
    "ldr q3, [x17, #0x0]\n"
    "fmla v31.4s, v2.4s, v11.4s\n"
    "fmla v28.4s, v3.4s, v6.4s\n"
    "add x19, x11, x12\n"
    "fmla v29.4s, v3.4s, v8.4s\n"
    "fmla v30.4s, v3.4s, v11.4s\n"
    "add x17, x17, #0x10\n"
    "tbz %x[n_channels], #1, 55f\n"
    "ldr d12, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 56f\n"
    "ld1 { v12.s }[2], [x19]\n"
    "b 56f\n"
    "55:"  // Tile loop: Oddments: Load inputs: (5, 4): Bit 1: Unset
    "ldr s12, [x19, #0x0]\n"
    "56:"  // Tile loop: Oddments: Load inputs: (5, 4): Bit 1: End
    "ldr q4, [x17, #0x0]\n"
    "fmla v31.4s, v3.4s, v12.4s\n"
    "fmla v28.4s, v4.4s, v8.4s\n"
    "add x19, x11, x10\n"
    "fmla v29.4s, v4.4s, v10.4s\n"
    "fmla v30.4s, v4.4s, v12.4s\n"
    "tbz %x[n_channels], #1, 57f\n"
    "ldr d9, [x19], #0x8\n"
    "tbz %x[n_channels], #0, 58f\n"
    "ld1 { v9.s }[2], [x19]\n"
    "b 58f\n"
    "57:"  // Tile loop: Oddments: Load inputs: (5, 5): Bit 1: Unset
    "ldr s9, [x19, #0x0]\n"
    "58:"  // Tile loop: Oddments: Load inputs: (5, 5): Bit 1: End
    "fmla v31.4s, v4.4s, v9.4s\n"
    "fmax v28.4s, v28.4s, v18.4s\n"
    "fmax v29.4s, v29.4s, v18.4s\n"
    "fmax v30.4s, v30.4s, v18.4s\n"
    "fmax v31.4s, v31.4s, v18.4s\n"
    "fmin v28.4s, v28.4s, v17.4s\n"
    "fmin v29.4s, v29.4s, v17.4s\n"
    "fmin v30.4s, v30.4s, v17.4s\n"
    "fmin v31.4s, v31.4s, v17.4s\n"
    "tbz %x[n_channels], #1, 59f\n"
    "mov x20, x6\n"
    "mov x19, x9\n"
    "st1 { v28.d }[0], [x20], x4\n"
    "add x6, x6, #0x8\n"
    "add x9, x9, #0x8\n"
    "st1 { v30.d }[0], [x19], x4\n"
    "st1 { v29.d }[0], [x20]\n"
    "st1 { v31.d }[0], [x19]\n"
    "tbz %x[n_channels], #0, 60f\n"
    "mov x20, x6\n"
    "mov x19, x9\n"
    "st1 { v28.s }[2], [x20], x4\n"
    "st1 { v30.s }[2], [x19], x4\n"
    "st1 { v29.s }[2], [x20]\n"
    "st1 { v31.s }[2], [x19]\n"
    "b 60f\n"
    "59:"  // Tile loop: Oddments: Store: Bit 1: Unset
    "mov x20, x6\n"
    "mov x19, x9\n"
    "st1 { v28.s }[0], [x20], x4\n"
    "st1 { v30.s }[0], [x19], x4\n"
    "st1 { v29.s }[0], [x20]\n"
    "st1 { v31.s }[0], [x19]\n"
    "60:"  // Tile loop: Oddments: Store: Bit 1: End

    "61:"  // Tile loop: End
    "ldr x25, [%x[params_struct], %[offsetof_args_tile_j]]\n"
    "ldr x26, [%x[params_struct], %[offsetof_args_tile_i]]\n"
    "add x25, x25, #0x1\n"
    "add x20, x26, #0x1\n"
    "ldr x19, [%x[params_struct], %[offsetof_args_n_tile_cols]]\n"
    "cmp x25, x19\n"
    "ldr x19, [%x[params_struct], %[offsetof_args_n_tile_rows]]\n"
    "csel x26, x26, x20, LT\n"
    "csel x25, x25, XZR, LT\n"
    "cmp x26, x19\n"
    "blt 1b\n"
    :
    : [n_channels] "r" ((unsigned long) n_channels), [offsetof_args_inptr] "I" (offsetof(Args, inptr)), [offsetof_args_ld_input_col] "I" (offsetof(Args, ld_input_col)), [offsetof_args_ld_input_row] "I" (offsetof(Args, ld_input_row)), [offsetof_args_ld_output_col] "I" (offsetof(Args, ld_output_col)), [offsetof_args_ld_output_row] "I" (offsetof(Args, ld_output_row)), [offsetof_args_max] "I" (offsetof(Args, max)), [offsetof_args_min] "I" (offsetof(Args, min)), [offsetof_args_n_tile_cols] "I" (offsetof(Args, n_tile_cols)), [offsetof_args_n_tile_rows] "I" (offsetof(Args, n_tile_rows)), [offsetof_args_outptr] "I" (offsetof(Args, outptr)), [offsetof_args_params] "I" (offsetof(Args, params)), [offsetof_args_tile_i] "I" (offsetof(Args, tile_i)), [offsetof_args_tile_j] "I" (offsetof(Args, tile_j)), [params_struct] "r" (&params_struct)
    : "cc", "memory", "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v16", "v17", "v18", "v28", "v29", "v30", "v31", "x3", "x4", "x5", "x6", "x7", "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17", "x19", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28"
  );
}

}  // namespace depthwise
}  // namespace arm_conv
