# esim-bjt-pulse-generator
# Design and Simulation of a BJT-Based Pulse Generator using eSim

## 1. Objective üéØ

To design and simulate a monostable multivibrator circuit using two Bipolar Junction Transistors (BJTs) within the eSim environment. The circuit aims to generate a single output pulse of a fixed duration in response to a short input trigger pulse. The duration of the output pulse should be primarily determined by the time constant of an RC network, matching the behavior described in the reference literature [1].

## 2. Software Used üíª

* eSim Version 2.5
* KiCad (Integrated Schematic Editor)
* Ngspice (Simulation Engine)

## 3. Circuit Description ‚öôÔ∏è

The circuit is based on a standard two-stage BJT monostable multivibrator configuration. It consists of two NPN BJT stages (Q1, Q2 - using BC547B models). The input trigger is applied to the base of Q1. An RC network (R3=10kŒ©, C1=100nF) couples the collector of Q1 to the base of Q2. Resistors R1(10kŒ©), R2(1kŒ©), and R4(1kŒ©) provide biasing. The power supply (Vcc) is 5V. The output is taken from the collector of Q2.

**(Optional: You can embed your schematic image here if you know Markdown image syntax)**
`![Schematic](path/to/your/schematic_image.png)`

## 4. Simulation and Results üìä

Transient analysis was performed using Ngspice.

* **Input:** A short positive pulse (0V to 5V, 10¬µs width, starting at 1ms) applied to `vin`.
* **Output:** Voltage measured at `vout`.

**(Optional: You can embed your plot image here)**
`![Simulation Plot](path/to/your/plot_image.png)`

The simulation successfully demonstrated the generation of an output pulse (approx. 0.7ms duration) in response to the short input trigger, confirming the expected monostable operation controlled by the R3*C1 time constant.

**Important Note on Simulation Method:**
During this project, persistent errors were encountered with the standard eSim "KiCad to Ngspice" conversion process, preventing successful simulation directly through the eSim interface (specifically, Ngspice reported `UTF-8 syntax errors` or generated incorrect `.cir` files). The Ngspice engine itself was confirmed to be working correctly. To obtain the simulation results, the `.cir` file generated by eSim had to be **manually corrected** (fixing source values, replacing `GND` with `0`, embedding the `.model` definition, and removing invalid comments). The final, successful simulation was performed by running Ngspice **directly from the terminal** using this manually corrected `.cir` file. The schematic and `.net` files generated by KiCad/eSim are provided, along with the corrected `.cir` file and the `.raw` simulation output.

## 5. Files Included üìÇ

* `pulse_gen_final.kicad_sch`: KiCad schematic file.
* `pulse_gen_final.net`: Netlist generated from KiCad.
* `pulse_gen_final.cir`: Manually corrected SPICE circuit file used for simulation.
* `BC547B.lib`: SPICE model file for the BC547B transistor.
* `pulse_gen_final.raw`: Raw simulation output data file.
* `eSimReport.pdf`: Project report in PDF format.
* (Include image files for schematic and plot if used).

## 6. Reference üìñ

[1] Krushna P. Yerawar, "Design and Analysis of Capacitor Charge-Discharge Pulse Generator Using BJT," (Literature provided for the project).

## 7. Contributor ‚ú®

* **[Your Name Here]**
    * [Your Affiliation/Details if desired]
