$date
	Mon Jul  8 08:41:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module barrel_shifter_tb $end
$var wire 8 ! o_y [7:0] $end
$var reg 8 " i_a [7:0] $end
$var reg 1 # i_clk $end
$var reg 1 $ i_rstn $end
$var reg 3 % i_sel [2:0] $end
$var reg 256 & vcd_file [255:0] $end
$var integer 32 ' i [31:0] $end
$scope module u_barrel_shifter $end
$var wire 8 ( i_a [7:0] $end
$var wire 1 # i_clk $end
$var wire 1 $ i_rstn $end
$var wire 3 ) i_sel [2:0] $end
$var wire 8 * r4 [7:0] $end
$var wire 8 + r2 [7:0] $end
$var wire 8 , o_y [7:0] $end
$scope module u_mux_r1_0 $end
$var wire 1 # i_clk $end
$var wire 1 - i_data_a $end
$var wire 1 . i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 / i_sel $end
$var reg 1 0 o_data $end
$upscope $end
$scope module u_mux_r1_1 $end
$var wire 1 # i_clk $end
$var wire 1 1 i_data_a $end
$var wire 1 2 i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 3 i_sel $end
$var reg 1 4 o_data $end
$upscope $end
$scope module u_mux_r1_2 $end
$var wire 1 # i_clk $end
$var wire 1 5 i_data_a $end
$var wire 1 6 i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 7 i_sel $end
$var reg 1 8 o_data $end
$upscope $end
$scope module u_mux_r1_3 $end
$var wire 1 # i_clk $end
$var wire 1 9 i_data_a $end
$var wire 1 : i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 ; i_sel $end
$var reg 1 < o_data $end
$upscope $end
$scope module u_mux_r1_4 $end
$var wire 1 # i_clk $end
$var wire 1 = i_data_a $end
$var wire 1 > i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 ? i_sel $end
$var reg 1 @ o_data $end
$upscope $end
$scope module u_mux_r1_5 $end
$var wire 1 # i_clk $end
$var wire 1 A i_data_a $end
$var wire 1 B i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 C i_sel $end
$var reg 1 D o_data $end
$upscope $end
$scope module u_mux_r1_6 $end
$var wire 1 # i_clk $end
$var wire 1 E i_data_a $end
$var wire 1 F i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 G i_sel $end
$var reg 1 H o_data $end
$upscope $end
$scope module u_mux_r1_7 $end
$var wire 1 # i_clk $end
$var wire 1 I i_data_a $end
$var wire 1 J i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 K i_sel $end
$var reg 1 L o_data $end
$upscope $end
$scope module u_mux_r2_0 $end
$var wire 1 # i_clk $end
$var wire 1 M i_data_a $end
$var wire 1 N i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 O i_sel $end
$var reg 1 P o_data $end
$upscope $end
$scope module u_mux_r2_1 $end
$var wire 1 # i_clk $end
$var wire 1 Q i_data_a $end
$var wire 1 R i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 S i_sel $end
$var reg 1 T o_data $end
$upscope $end
$scope module u_mux_r2_2 $end
$var wire 1 # i_clk $end
$var wire 1 U i_data_a $end
$var wire 1 V i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 W i_sel $end
$var reg 1 X o_data $end
$upscope $end
$scope module u_mux_r2_3 $end
$var wire 1 # i_clk $end
$var wire 1 Y i_data_a $end
$var wire 1 Z i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 [ i_sel $end
$var reg 1 \ o_data $end
$upscope $end
$scope module u_mux_r2_4 $end
$var wire 1 # i_clk $end
$var wire 1 ] i_data_a $end
$var wire 1 ^ i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 _ i_sel $end
$var reg 1 ` o_data $end
$upscope $end
$scope module u_mux_r2_5 $end
$var wire 1 # i_clk $end
$var wire 1 a i_data_a $end
$var wire 1 b i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 c i_sel $end
$var reg 1 d o_data $end
$upscope $end
$scope module u_mux_r2_6 $end
$var wire 1 # i_clk $end
$var wire 1 e i_data_a $end
$var wire 1 f i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 g i_sel $end
$var reg 1 h o_data $end
$upscope $end
$scope module u_mux_r2_7 $end
$var wire 1 # i_clk $end
$var wire 1 i i_data_a $end
$var wire 1 j i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 k i_sel $end
$var reg 1 l o_data $end
$upscope $end
$scope module u_mux_r4_0 $end
$var wire 1 # i_clk $end
$var wire 1 m i_data_a $end
$var wire 1 n i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 o i_sel $end
$var reg 1 p o_data $end
$upscope $end
$scope module u_mux_r4_1 $end
$var wire 1 # i_clk $end
$var wire 1 q i_data_a $end
$var wire 1 r i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 s i_sel $end
$var reg 1 t o_data $end
$upscope $end
$scope module u_mux_r4_2 $end
$var wire 1 # i_clk $end
$var wire 1 u i_data_a $end
$var wire 1 v i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 w i_sel $end
$var reg 1 x o_data $end
$upscope $end
$scope module u_mux_r4_3 $end
$var wire 1 # i_clk $end
$var wire 1 y i_data_a $end
$var wire 1 z i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 { i_sel $end
$var reg 1 | o_data $end
$upscope $end
$scope module u_mux_r4_4 $end
$var wire 1 # i_clk $end
$var wire 1 } i_data_a $end
$var wire 1 ~ i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 !" i_sel $end
$var reg 1 "" o_data $end
$upscope $end
$scope module u_mux_r4_5 $end
$var wire 1 # i_clk $end
$var wire 1 #" i_data_a $end
$var wire 1 $" i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 %" i_sel $end
$var reg 1 &" o_data $end
$upscope $end
$scope module u_mux_r4_6 $end
$var wire 1 # i_clk $end
$var wire 1 '" i_data_a $end
$var wire 1 (" i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 )" i_sel $end
$var reg 1 *" o_data $end
$upscope $end
$scope module u_mux_r4_7 $end
$var wire 1 # i_clk $end
$var wire 1 +" i_data_a $end
$var wire 1 ," i_data_b $end
$var wire 1 $ i_rstn $end
$var wire 1 -" i_sel $end
$var reg 1 ." o_data $end
$upscope $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
b0 ,
b0 +
b0 *
b0 )
b0 (
bx '
b1011100010111101110110011000110110010000101111011000100110000101110010011100100110010101101100010111110111001101101000011010010110011001110100011001010111001000101110011101100110001101100100 &
b0 %
1$
0#
b0 "
b0 !
$end
#5000
0$
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
14
18
1@
b1010110 !
b1010110 ,
1H
1.
11
12
15
1:
1=
1B
1E
1T
1X
1`
b1010110 +
1h
1Q
1j
1N
1U
1V
1]
1^
1e
1t
1x
1""
b1010110 *
1*"
1n
1q
1u
1v
1}
1$"
1'"
1("
b1010110 "
b1010110 (
b0 '
1$
1#
#210000
0#
#215000
10
08
1<
0@
1D
b101011 !
b101011 ,
0H
1/
13
17
1;
1?
1C
1G
1K
b1 %
b1 )
b1 '
1#
#220000
0#
#225000
04
1L
1-
1J
0.
01
0B
0E
1F
1I
1P
0T
0h
b10010101 +
1l
10
18
0<
1@
0D
b10010101 !
b10010101 ,
0H
1O
1S
1W
1[
1_
1c
1g
1k
0/
03
07
0;
0?
0C
0G
0K
b10 %
b10 )
b10 '
1#
#230000
0#
#235000
00
14
08
1<
0@
b11001010 !
b11001010 ,
1H
1/
13
17
1;
1?
1C
1G
1K
b11 %
b11 )
b11 '
1#
#240000
0#
#245000
1D
0:
0=
1>
1A
0`
1d
0L
1M
1f
0Q
0j
0V
0]
1Z
1a
1-
1J
0.
01
1B
1E
0F
0I
1p
0t
0""
b1100101 *
1&"
1P
0T
1h
b1100101 +
0l
10
04
18
0<
0@
b1100101 !
b1100101 ,
1H
1o
1s
1w
1{
1!"
1%"
1)"
1-"
0O
0S
0W
0[
0_
0c
0g
0k
0/
03
07
0;
0?
0C
0G
0K
b100 %
b100 )
b100 '
1#
#250000
0#
#255000
00
14
08
1@
0H
b10110010 !
b10110010 ,
1L
1/
13
17
1;
1?
1C
1G
1K
b101 %
b101 )
b101 '
1#
#260000
0#
#265000
1<
0D
02
05
16
19
1:
1=
0>
0A
0X
1\
1`
b1011001 +
0d
10
04
08
1@
1H
b1011001 !
b1011001 ,
0L
1O
1S
1W
1[
1_
1c
1g
1k
0/
03
07
0;
0?
0C
0G
0K
b110 %
b110 )
b110 '
1#
#270000
0#
#275000
00
18
0@
1D
0H
b10101100 !
b10101100 ,
1L
1/
13
17
1;
1?
1C
1G
1K
b111 %
b111 )
b111 '
1#
#280000
0#
#285000
14
0-
0J
1.
11
0P
1T
0<
0M
0f
1Q
1j
1V
1]
0Z
0a
12
15
06
09
1:
1=
0>
0A
0p
1t
1""
b1010110 *
0&"
1X
0\
1`
b1010110 +
0d
00
18
1@
0D
1H
b1010110 !
b1010110 ,
0L
0o
0s
0w
0{
0!"
0%"
0)"
0-"
0O
0S
0W
0[
0_
0c
0g
0k
0/
03
07
0;
0?
0C
0G
0K
b0 %
b0 )
b0 '
1#
#290000
0#
#295000
10
08
1<
0@
1D
b101011 !
b101011 ,
0H
1/
13
17
1;
1?
1C
1G
1K
b1 %
b1 )
b1 '
1#
#300000
0#
#305000
04
1L
1-
1J
0.
01
0B
0E
1F
1I
1P
0T
0h
b10010101 +
1l
10
18
0<
1@
0D
b10010101 !
b10010101 ,
0H
1O
1S
1W
1[
1_
1c
1g
1k
0/
03
07
0;
0?
0C
0G
0K
b10 %
b10 )
b10 '
1#
#310000
0#
#315000
00
14
08
1<
0@
b11001010 !
b11001010 ,
1H
1/
13
17
1;
1?
1C
1G
1K
b11 %
b11 )
b11 '
1#
#320000
0#
#325000
1D
0:
0=
1>
1A
0`
1d
0L
1M
1f
0Q
0j
0V
0]
1Z
1a
1-
1J
0.
01
1B
1E
0F
0I
1p
0t
0""
b1100101 *
1&"
1P
0T
1h
b1100101 +
0l
10
04
18
0<
0@
b1100101 !
b1100101 ,
1H
1o
1s
1w
1{
1!"
1%"
1)"
1-"
0O
0S
0W
0[
0_
0c
0g
0k
0/
03
07
0;
0?
0C
0G
0K
b100 %
b100 )
b100 '
1#
#330000
0#
#335000
00
14
08
1@
0H
b10110010 !
b10110010 ,
1L
1/
13
17
1;
1?
1C
1G
1K
b101 %
b101 )
b101 '
1#
#340000
0#
#345000
1<
0D
02
05
16
19
1:
1=
0>
0A
0X
1\
1`
b1011001 +
0d
10
04
08
1@
1H
b1011001 !
b1011001 ,
0L
1O
1S
1W
1[
1_
1c
1g
1k
0/
03
07
0;
0?
0C
0G
0K
b110 %
b110 )
b110 '
1#
#350000
0#
#355000
00
18
0@
1D
0H
b10101100 !
b10101100 ,
1L
1/
13
17
1;
1?
1C
1G
1K
b111 %
b111 )
b111 '
1#
#360000
0#
#365000
b1000 '
1#
#370000
0#
#375000
1#
#380000
0#
#385000
1#
#390000
0#
#395000
1#
#400000
0#
#405000
1#
#410000
0#
#415000
1#
#420000
0#
#425000
1#
#430000
0#
#435000
1#
#440000
0#
#445000
1#
#450000
0#
#455000
1#
#460000
0#
#465000
1#
