#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr  8 13:47:05 2018
# Process ID: 9209
# Current directory: /home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.runs/synth_1
# Command line: vivado -log ethernet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet.tcl
# Log file: /home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.runs/synth_1/ethernet.vds
# Journal file: /home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ethernet.tcl -notrace
Command: synth_design -top ethernet -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9215 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1050.547 ; gain = 120.086 ; free physical = 9947 ; free virtual = 29024
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ethernet' [/home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.srcs/sources_1/imports/mii_vhdl_example/ethernet.vhd:73]
INFO: [Synth 8-3491] module 'sync' declared at '/home/user/Documents/FPGA/mii_vhdl_example/sync.vhd:21' bound to instance 'synchroniser' of component 'sync' [/home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.srcs/sources_1/imports/mii_vhdl_example/ethernet.vhd:89]
INFO: [Synth 8-638] synthesizing module 'sync' [/home/user/Documents/FPGA/mii_vhdl_example/sync.vhd:61]
INFO: [Synth 8-3491] module 'sub_sync' declared at '/home/user/Documents/FPGA/mii_vhdl_example/sub_sync.vhd:23' bound to instance 'ss_rx' of component 'sub_sync' [/home/user/Documents/FPGA/mii_vhdl_example/sync.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sub_sync' [/home/user/Documents/FPGA/mii_vhdl_example/sub_sync.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sub_sync' (1#1) [/home/user/Documents/FPGA/mii_vhdl_example/sub_sync.vhd:41]
INFO: [Synth 8-3491] module 'sub_sync' declared at '/home/user/Documents/FPGA/mii_vhdl_example/sub_sync.vhd:23' bound to instance 'ss_tx' of component 'sub_sync' [/home/user/Documents/FPGA/mii_vhdl_example/sync.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'sync' (2#1) [/home/user/Documents/FPGA/mii_vhdl_example/sync.vhd:61]
INFO: [Synth 8-3491] module 'transmitter' declared at '/home/user/Documents/FPGA/mii_vhdl_example/transmitter.vhd:20' bound to instance 'trans' of component 'transmitter' [/home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.srcs/sources_1/imports/mii_vhdl_example/ethernet.vhd:118]
INFO: [Synth 8-638] synthesizing module 'transmitter' [/home/user/Documents/FPGA/mii_vhdl_example/transmitter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'transmitter' (3#1) [/home/user/Documents/FPGA/mii_vhdl_example/transmitter.vhd:37]
INFO: [Synth 8-3491] module 'receiver' declared at '/home/user/Documents/FPGA/mii_vhdl_example/receiver.vhd:21' bound to instance 'recv' of component 'receiver' [/home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.srcs/sources_1/imports/mii_vhdl_example/ethernet.vhd:138]
INFO: [Synth 8-638] synthesizing module 'receiver' [/home/user/Documents/FPGA/mii_vhdl_example/receiver.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'receiver' (4#1) [/home/user/Documents/FPGA/mii_vhdl_example/receiver.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ethernet' (5#1) [/home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.srcs/sources_1/imports/mii_vhdl_example/ethernet.vhd:73]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.016 ; gain = 160.555 ; free physical = 9904 ; free virtual = 28982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.016 ; gain = 160.555 ; free physical = 9904 ; free virtual = 28982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1099.020 ; gain = 168.559 ; free physical = 9904 ; free virtual = 28982
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sub_sync'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxlow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxhigh" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               got1_clk1 |                              001 |                              001
               got1_clk2 |                              010 |                              010
                   stall |                              011 |                              011
                  update |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sub_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           send_preamble |                              001 |                              001
                send_sfd |                              010 |                              010
                send_low |                              011 |                              011
               send_high |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.027 ; gain = 176.566 ; free physical = 9897 ; free virtual = 28975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sub_sync 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9786 ; free virtual = 28864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9786 ; free virtual = 28864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT2  |     5|
|3     |LUT3  |     3|
|4     |LUT4  |     9|
|5     |LUT5  |     9|
|6     |LUT6  |    14|
|7     |MUXF7 |     1|
|8     |FDCE  |    12|
|9     |FDRE  |    35|
|10    |IBUF  |    20|
|11    |OBUF  |    15|
+------+------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |   125|
|2     |  recv         |receiver    |    39|
|3     |  synchroniser |sync        |    25|
|4     |    ss_rx      |sub_sync    |     6|
|5     |    ss_tx      |sub_sync_0  |    19|
|6     |  trans        |transmitter |    24|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.379 ; gain = 288.918 ; free physical = 9785 ; free virtual = 28863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.379 ; gain = 208.828 ; free physical = 9785 ; free virtual = 28863
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.387 ; gain = 288.926 ; free physical = 9785 ; free virtual = 28863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1382.211 ; gain = 384.246 ; free physical = 9713 ; free virtual = 28791
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/FPGA/mii_vhdl_example/vhdl_mii.runs/synth_1/ethernet.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1406.223 ; gain = 0.000 ; free physical = 9712 ; free virtual = 28790
INFO: [Common 17-206] Exiting Vivado at Sun Apr  8 13:47:18 2018...
