<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2010</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2010">PACT 2010:
Vienna, Austria</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/pact2010">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/pact2010">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/pact2010">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2010">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p> 
<ul>
</ul>

 

<h2>Keynote address I</h2>
 

<ul>
</ul>



<h2>Keynote address II</h2>
 

<ul>
</ul>



<h2>Keynote address III</h2>
 

<ul>
</ul>



<h2>Power-aware design</h2>
 

<ul>
<li id="JimenezCGVBKCIBB10"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Victor">Victor Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gioiosa:Roberto">Roberto Gioiosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Boneti:Carlos">Carlos Boneti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kursun:Eren">Eren Kursun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cher:Chen=Yong">Chen-Yong Cher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Isci:Canturk">Canturk Isci</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>:<br /><b>Power and thermal characterization of POWER6 system.</b> 7-18<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854281"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JimenezCGVBKCIBB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JimenezCGVBKCIBB10.xml">XML</a></small></small></li>
<li id="GanesanJBKYJ10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Ganesan:Karthik">Karthik Ganesan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jo:Jungho">Jungho Jo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bircher:William_Lloyd">William Lloyd Bircher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaseridis:Dimitris">Dimitris Kaseridis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Zhibin">Zhibin Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_K=">Lizy K. John</a>:<br /><b>System-level max power (SYMPO): a systematic approach for escalating system-level power consumption using synthetic benchmarks.</b> 19-28<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854282"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GanesanJBKYJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GanesanJBKYJ10.xml">XML</a></small></small></li>
<li id="WinterAS10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Winter:Jonathan_A=">Jonathan A. Winter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shoemaker:Christine_A=">Christine A. Shoemaker</a>:<br /><b>Scalable thread scheduling and global power management for heterogeneous many-core architectures.</b> 29-40<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854283"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WinterAS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WinterAS10.xml">XML</a></small></small></li>
<li id="WatkinsA10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Watkins:Matthew_A=">Matthew A. Watkins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>Dynamically managed multithreaded reconfigurable architectures for chip multiprocessors.</b> 41-52<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854284"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WatkinsA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WatkinsA10.xml">XML</a></small></small></li>
</ul>



<h2>Analysis &#38; optimization</h2>
 

<ul>
<li id="SchuffKP10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Schuff:Derek_L=">Derek L. Schuff</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kulkarni:Milind">Milind Kulkarni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pai:Vijay_S=">Vijay S. Pai</a>:<br /><b>Accelerating multicore reuse distance analysis with sampling and parallelization.</b> 53-64<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854286"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SchuffKP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SchuffKP10.xml">XML</a></small></small></li>
<li id="VasudevanNE10"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vasudevan:Nalini">Nalini Vasudevan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Namjoshi:Kedar_S=">Kedar S. Namjoshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Edwards:Stephen_A=">Stephen A. Edwards</a>:<br /><b>Simple and fast biased locks.</b> 65-74<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854287"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VasudevanNE10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VasudevanNE10.xml">XML</a></small></small></li>
<li id="PylaV10"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pyla:Hari_K=">Hari K. Pyla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Varadarajan:Srinidhi">Srinidhi Varadarajan</a>:<br /><b>Avoiding deadlock avoidance.</b> 75-86<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854288"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PylaV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PylaV10.xml">XML</a></small></small></li>
<li id="ZhangLJA10"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Yun">Yun Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Nick_P=">Nick P. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>DAFT: decoupled acyclic fault tolerance.</b> 87-98<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854289"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhangLJA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhangLJA10.xml">XML</a></small></small></li>
</ul>



<h2>Caches &#38; coherence I</h2>
 

<ul>
<li id="KelmJLP10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kelm:John_H=">John H. Kelm</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Matthew_R=">Matthew R. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven_S=">Steven S. Lumetta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>:<br /><b>WAYPOINT: scaling coherence to thousand-core architectures.</b> 99-110<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854291"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KelmJLP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KelmJLP10.xml">XML</a></small></small></li>
<li id="KimAKH10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Daehoon">Daehoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jeongseob">Jeongseob Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jae=Hong">Jae-Hong Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>:<br /><b>Subspace snooping: filtering snoops with operating system support.</b> 111-122<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854292"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KimAKH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KimAKH10.xml">XML</a></small></small></li>
<li id="Barrow-WilliamsFM10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barrow=Williams:Nick">Nick Barrow-Williams</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fensch:Christian">Christian Fensch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moore:Simon_W=">Simon W. Moore</a>:<br /><b>Proximity coherence for chip multiprocessors.</b> 123-134<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854293"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Barrow-WilliamsFM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Barrow-WilliamsFM10.xml">XML</a></small></small></li>
<li id="ZhaoSD10"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Hongzhou">Hongzhou Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shriraman:Arrvindh">Arrvindh Shriraman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>:<br /><b>SPACE: sharing pattern-based directory coherence for multicore scalability.</b> 135-146<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854294"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhaoSD10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhaoSD10.xml">XML</a></small></small></li>
</ul>



<h2>Parallelization and parallel programming I</h2>
 

<ul>
<li id="SulemanQKP10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Suleman:M=_Aater">M. Aater Suleman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khubaib:">Khubaib</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Feedback-directed pipeline parallelism.</b> 147-156<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854296"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SulemanQKP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SulemanQKP10.xml">XML</a></small></small></li>
<li id="LiCDT10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Zheng">Zheng Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Certner:Olivier">Olivier Certner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Temam:Olivier">Olivier Temam</a>:<br /><b>Scalable hardware support for conditional parallelization.</b> 157-168<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854297"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiCDT10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiCDT10.xml">XML</a></small></small></li>
<li id="ZhaoSNS10"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Jisheng">Jisheng Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shirako:Jun">Jun Shirako</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nandivada:V=_Krishna">V. Krishna Nandivada</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Vivek">Vivek Sarkar</a>:<br /><b>Reducing task creation and termination overhead in explicitly parallel programs.</b> 169-180<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854298"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhaoSNS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhaoSNS10.xml">XML</a></small></small></li>
<li id="DasikaSRMM10"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dasika:Ganesh_S=">Ganesh S. Dasika</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sethia:Ankit">Ankit Sethia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Robby:Vincentius">Vincentius Robby</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>MEDICS: ultra-portable processing for medical image reconstruction.</b> 181-192<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854299"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DasikaSRMM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DasikaSRMM10.xml">XML</a></small></small></li>
</ul>



<h2>Heterogeneous platforms and frameworks</h2>
 

<ul>
<li id="LeeKSKPKDCSLCSSC10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jungwon">Jungwon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangmin">Sangmin Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Seungkyun">Seungkyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Jung=Ho">Jung-Ho Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Honggyu">Honggyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dao:Thanh_Tuan">Thanh Tuan Dao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Yongjin">Yongjin Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sung_Jong">Sung Jong Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Seung_Hak">Seung Hak Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Seung_Mo">Seung Mo Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Song:Hyo_Jung">Hyo Jung Song</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:Sang=Bum">Sang-Bum Suh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Jong=Deok">Jong-Deok Choi</a>:<br /><b>An OpenCL framework for heterogeneous multicores with local memory.</b> 193-204<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854301"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeKSKPKDCSLCSSC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeKSKPKDCSLCSSC10.xml">XML</a></small></small></li>
<li id="GummarajuMHSGZ10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gummaraju:Jayanth">Jayanth Gummaraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Morichetti:Laurent">Laurent Morichetti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Houston:Michael">Michael Houston</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sander:Ben">Ben Sander</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gaster:Benedict_R=">Benedict R. Gaster</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Bixia">Bixia Zheng</a>:<br /><b>Twin peaks: a software platform for heterogeneous computing on general-purpose and graphics processors.</b> 205-216<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854302"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GummarajuMHSGZ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GummarajuMHSGZ10.xml">XML</a></small></small></li>
<li id="HongCCZL10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hong:Chuntao">Chuntao Hong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Dehao">Dehao Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Wenguang">Wenguang Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Weimin">Weimin Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Haibo">Haibo Lin</a>:<br /><b>MapCG: writing parallel program portable between CPU and GPU.</b> 217-226<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854303"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HongCCZL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HongCCZL10.xml">XML</a></small></small></li>
<li id="HariMBHKKKMP10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hari:Pradip">Pradip Hari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McCabe:John_B=_P=">John B. P. McCabe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Banafato:Jonathan">Jonathan Banafato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Henry:Marcus">Marcus Henry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Ko:Kevin">Kevin Ko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koukoumidis:Emmanouil">Emmanouil Koukoumidis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kremer:Ulrich">Ulrich Kremer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>:<br /><b>Adaptive spatiotemporal node selection in dynamic networks.</b> 227-236<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854304"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HariMBHKKKMP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HariMBHKKKMP10.xml">XML</a></small></small></li>
</ul>



<h2>Scheduling and design optimization</h2>
 

<ul>
<li id="XuWY10"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Di">Di Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Chenggang">Chenggang Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>:<br /><b>On mitigating memory bandwidth contention through bandwidth-aware scheduling.</b> 237-248<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854306"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/XuWY10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/XuWY10.xml">XML</a></small></small></li>
<li id="ZhuravlevBF10"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhuravlev:Sergey">Sergey Zhuravlev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blagodurov:Sergey">Sergey Blagodurov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fedorova:Alexandra">Alexandra Fedorova</a>:<br /><b>AKULA: a toolset for experimenting and developing thread placement algorithms on multicore systems.</b> 249-260<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854307"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhuravlevBF10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhuravlevBF10.xml">XML</a></small></small></li>
<li id="NavadaCR10"><a href="http://dblp.dagstuhl.de/pers/hc/n/Navada:Sandeep">Sandeep Navada</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choudhary:Niket_Kumar">Niket Kumar Choudhary</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>Criticality-driven superscalar design space exploration.</b> 261-272<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854308"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NavadaCR10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NavadaCR10.xml">XML</a></small></small></li>
<li id="CadambiMBCG10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cadambi:Srihari">Srihari Cadambi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Majumdar:Abhinandan">Abhinandan Majumdar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Becchi:Michela">Michela Becchi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chakradhar:Srimat_T=">Srimat T. Chakradhar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Graf:Hans_Peter">Hans Peter Graf</a>:<br /><b>A programmable parallel accelerator for learning and classification.</b> 273-284<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854309"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CadambiMBCG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CadambiMBCG10.xml">XML</a></small></small></li>
</ul>



<h2>Best papers</h2>
 

<ul>
<li id="ZyulkyarovSHUCHV10"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zyulkyarov:Ferad">Ferad Zyulkyarov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stipic:Srdjan">Srdjan Stipic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harris:Tim">Tim Harris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hur:Ibrahim">Ibrahim Hur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Discovering and understanding performance bottlenecks in transactional applications.</b> 285-294<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854311"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZyulkyarovSHUCHV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZyulkyarovSHUCHV10.xml">XML</a></small></small></li>
<li id="LinNG10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Changhui">Changhui Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarajan:Vijay">Vijay Nagarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>:<br /><b>Efficient sequential consistency using conditional fences.</b> 295-306<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854312"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LinNG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LinNG10.xml">XML</a></small></small></li>
<li id="WangO10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zheng">Zheng Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>Partitioning streaming parallelism for multi-cores: a machine learning based approach.</b> 307-318<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854313"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangO10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangO10.xml">XML</a></small></small></li>
<li id="AwasthiNSBD10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Awasthi:Manu">Manu Awasthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nellans:David_W=">David W. Nellans</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sudan:Kshitij">Kshitij Sudan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:Al">Al Davis</a>:<br /><b>Handling the problems and opportunities posed by multiple on-chip memory controllers.</b> 319-330<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854314"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AwasthiNSBD10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AwasthiNSBD10.xml">XML</a></small></small></li>
</ul>



<h2>Languages and compilers</h2>
 

<ul>
<li id="KumarCKKSEJ10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0007:Amit">Amit Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carli:Lorenzo_De">Lorenzo De Carli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Sung_Jin">Sung Jin Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kruijf:Marc_de">Marc de Kruijf</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Estan:Cristian">Cristian Estan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jha:Somesh">Somesh Jha</a>:<br /><b>Design and implementation of the PLUG architecture for programmable and efficient network lookups.</b> 331-342<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854316"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KumarCKKSEJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KumarCKKSEJ10.xml">XML</a></small></small></li>
<li id="BondhugulaGDR10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bondhugula:Uday">Uday Bondhugula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/G=uuml=nl=uuml=k:Oktay">Oktay G&#252;nl&#252;k</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dash:Sanjeeb">Sanjeeb Dash</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Renganarayanan:Lakshminarayanan">Lakshminarayanan Renganarayanan</a>:<br /><b>A model for fusion and code motion in an automatic parallelizing compiler.</b> 343-352<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854317"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BondhugulaGDR10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BondhugulaGDR10.xml">XML</a></small></small></li>
<li id="DiamosKYC10"><a href="http://dblp.dagstuhl.de/pers/hc/d/Diamos:Gregory_Frederick">Gregory Frederick Diamos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kerr:Andrew">Andrew Kerr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yalamanchili:Sudhakar">Sudhakar Yalamanchili</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Nathan">Nathan Clark</a>:<br /><b>Ocelot: a dynamic optimization framework for bulk-synchronous applications in heterogeneous systems.</b> 353-364<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854318"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DiamosKYC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DiamosKYC10.xml">XML</a></small></small></li>
<li id="ThiesA10"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thies:William">William Thies</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>An empirical characterization of stream programs and its implications for language and compiler design.</b> 365-376<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854319"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ThiesA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ThiesA10.xml">XML</a></small></small></li>
</ul>



<h2>Parallelization and parallel programming II</h2>
 

<ul>
<li id="TournavitisF10"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tournavitis:Georgios">Georgios Tournavitis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franke:Bj=ouml=rn">Bj&#246;rn Franke</a>:<br /><b>Semi-automatic extraction and exploitation of hierarchical pipeline parallelism using profiling information.</b> 377-388<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854321"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TournavitisF10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TournavitisF10.xml">XML</a></small></small></li>
<li id="VandierendonckRB10"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vandierendonck:Hans">Hans Vandierendonck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rul:Sean">Sean Rul</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bosschere:Koen_De">Koen De Bosschere</a>:<br /><b>The Paralax infrastructure: automatic parallelization with a helping hand.</b> 389-400<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854322"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VandierendonckRB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VandierendonckRB10.xml">XML</a></small></small></li>
<li id="WillcockHEL10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Willcock:Jeremiah">Jeremiah Willcock</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hoefler:Torsten">Torsten Hoefler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Edmonds:Nicholas_Gerard">Nicholas Gerard Edmonds</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumsdaine:Andrew">Andrew Lumsdaine</a>:<br /><b>AM++: a generalized active message framework.</b> 401-410<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854323"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WillcockHEL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WillcockHEL10.xml">XML</a></small></small></li>
<li id="LeeBHL10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:I=Ting_Angelina">I-Ting Angelina Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Boyd=Wickizer:Silas">Silas Boyd-Wickizer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang_0001:Zhiyi">Zhiyi Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Leiserson:Charles_E=">Charles E. Leiserson</a>:<br /><b>Using memory mapping to support cactus stacks in work-stealing runtime systems.</b> 411-420<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854324"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeBHL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeBHL10.xml">XML</a></small></small></li>
</ul>



<h2>Speculation</h2>
 

<ul>
<li id="MameeshF10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mameesh:Rania_H=">Rania H. Mameesh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Manoj">Manoj Franklin</a>:<br /><b>Speculative-aware execution: a simple and efficient technique for utilizing multi-cores to improve single-thread performance.</b> 421-430<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854326"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MameeshF10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MameeshF10.xml">XML</a></small></small></li>
<li id="GhandourAM10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Ghandour:Walid_J=">Walid J. Ghandour</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Akkary:Haitham">Haitham Akkary</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Masri:Wes">Wes Masri</a>:<br /><b>The potential of using dynamic information flow analysis in data value prediction.</b> 431-442<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854327"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GhandourAM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GhandourAM10.xml">XML</a></small></small></li>
<li id="RamirezPSMV10"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Tanaus=uacute=">Tanaus&#250; Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pajuelo:Alex">Alex Pajuelo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Santana:Oliverio_J=">Oliverio J. Santana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Efficient runahead threads.</b> 443-452<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854328"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RamirezPSMV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RamirezPSMV10.xml">XML</a></small></small></li>
<li id="LuoPHZ10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Luo:Yangchun">Yangchun Luo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Packirisamy:Venkatesan">Venkatesan Packirisamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:Wei=Chung">Wei-Chung Hsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhai:Antonia">Antonia Zhai</a>:<br /><b>Energy efficient speculative threads: dynamic thread allocation in Same-ISA heterogeneous multicore systems.</b> 453-464<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854329"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LuoPHZ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LuoPHZ10.xml">XML</a></small></small></li>
</ul>



<h2>Caches and coherence II</h2>
 

<ul>
<li id="PugsleySNB10"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pugsley:Seth_H=">Seth H. Pugsley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Spjut:Josef_B=">Josef B. Spjut</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nellans:David_W=">David W. Nellans</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>:<br /><b>SWEL: hardware cache coherence protocols to map shared data onto shared caches.</b> 465-476<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854331"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PugsleySNB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PugsleySNB10.xml">XML</a></small></small></li>
<li id="KurianMPELMKA10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kurian:George">George Kurian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:Jason_E=">Jason E. Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Psota:James">James Psota</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eastep:Jonathan">Jonathan Eastep</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Jifeng">Jifeng Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Michel:J=uuml=rgen">J&#252;rgen Michel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kimerling:Lionel_C=">Lionel C. Kimerling</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>ATAC: a 1000-core cache-coherent processor with on-chip optical network.</b> 477-488<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854332"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KurianMPELMKA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KurianMPELMKA10.xml">XML</a></small></small></li>
<li id="KhanJBF10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Samira_Manabi">Samira Manabi Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burger:Doug">Doug Burger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Using dead blocks as a virtual victim cache.</b> 489-500<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854333"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KhanJBF10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KhanJBF10.xml">XML</a></small></small></li>
</ul>



<h2>Data distribution and tiling</h2>
 

<ul>
<li id="LiAMJ10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li_0009:Yong">Yong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abousamra:Ahmed">Ahmed Abousamra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Alex_K=">Alex K. Jones</a>:<br /><b>Compiler-assisted data distribution for chip multiprocessors.</b> 501-512<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854335"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiAMJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiAMJ10.xml">XML</a></small></small></li>
<li id="SungSH10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sung:I=Jui">I-Jui Sung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stratton:John_A=">John A. Stratton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Data layout transformation exploiting memory-level parallelism in structured grid many-core applications.</b> 513-522<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854336"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SungSH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SungSH10.xml">XML</a></small></small></li>
<li id="ChenCZ10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Rong">Rong Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Haibo">Haibo Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zang:Binyu">Binyu Zang</a>:<br /><b>Tiled-MapReduce: optimizing resource usages of data-parallel applications on multicore with tiling.</b> 523-534<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854337"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChenCZ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChenCZ10.xml">XML</a></small></small></li>
</ul>



<h2>Poster session</h2>
 

<ul>
<li id="BakhodaKA10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bakhoda:Ali">Ali Bakhoda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>:<br /><b>On-chip network design considerations for compute accelerators.</b> 535-536<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854339"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BakhodaKA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BakhodaKA10.xml">XML</a></small></small></li>
<li id="BordawekarBR10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bordawekar:Rajesh">Rajesh Bordawekar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bondhugula:Uday">Uday Bondhugula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rao:Ravi">Ravi Rao</a>:<br /><b>Believe it or not!: mult-core CPUs can match GPU performance for a FLOP-intensive application!</b> 537-538<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854340"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BordawekarBR10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BordawekarBR10.xml">XML</a></small></small></li>
<li id="HassaanBP10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hassaan:Muhammad_Amber">Muhammad Amber Hassaan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burtscher:Martin">Martin Burtscher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pingali:Keshav">Keshav Pingali</a>:<br /><b>Ordered and unordered algorithms for parallel breadth first search.</b> 539-540<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854341"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HassaanBP10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HassaanBP10.xml">XML</a></small></small></li>
<li id="MislerJ10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Misler:Matthew">Matthew Misler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jerger:Natalie_D=_Enright">Natalie D. Enright Jerger</a>:<br /><b>Moths: mobile threads for on-chip networks.</b> 541-542<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854342"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MislerJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MislerJ10.xml">XML</a></small></small></li>
<li id="AnanthramuMAC10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ananthramu:Santhosh_Sharma">Santhosh Sharma Ananthramu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Majeti:Deepak">Deepak Majeti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aggarwal:Sanjeev_Kumar">Sanjeev Kumar Aggarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chaudhuri:Mainak">Mainak Chaudhuri</a>:<br /><b>Improving speculative loop parallelization via selective squash and speculation reuse.</b> 543-544<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854343"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AnanthramuMAC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AnanthramuMAC10.xml">XML</a></small></small></li>
<li id="MerrillG10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Merrill:Duane">Duane Merrill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grimshaw:Andrew_S=">Andrew S. Grimshaw</a>:<br /><b>Revisiting sorting for GPGPU stream architectures.</b> 545-546<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854344"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MerrillG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MerrillG10.xml">XML</a></small></small></li>
<li id="MannarswamyG10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mannarswamy:Sandya_S=">Sandya S. Mannarswamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:Ramaswamy">Ramaswamy Govindarajan</a>:<br /><b>Analyzing cache performance bottlenecks of STM applications and addressing them with compiler's help.</b> 547-548<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854345"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MannarswamyG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MannarswamyG10.xml">XML</a></small></small></li>
<li id="HammoudCM10"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hammoud:Mohammad">Mohammad Hammoud</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>:<br /><b>An intra-tile cache set balancing scheme.</b> 549-550<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854346"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HammoudCM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HammoudCM10.xml">XML</a></small></small></li>
<li id="EklovBH10"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eklov:David">David Eklov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Black=Schaffer:David">David Black-Schaffer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hagersten:Erik">Erik Hagersten</a>:<br /><b>StatCC: a statistical cache contention model.</b> 551-552<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854347"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EklovBH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EklovBH10.xml">XML</a></small></small></li>
<li id="MaA10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Wenjing">Wenjing Ma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Gagan">Gagan Agrawal</a>:<br /><b>An integer programming framework for optimizing shared memory use on GPUs.</b> 553-554<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854348"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MaA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MaA10.xml">XML</a></small></small></li>
<li id="UbalSPLD10"><a href="http://dblp.dagstuhl.de/pers/hc/u/Ubal:Rafael">Rafael Ubal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petit:Salvador">Salvador Petit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/L=oacute=pez:Pedro">Pedro L&#243;pez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>Exploiting subtrace-level parallelism in clustered processors.</b> 555-556<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854349"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/UbalSPLD10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/UbalSPLD10.xml">XML</a></small></small></li>
<li id="BlagodurovZFK10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blagodurov:Sergey">Sergey Blagodurov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhuravlev:Sergey">Sergey Zhuravlev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fedorova:Alexandra">Alexandra Fedorova</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kamali:Ali">Ali Kamali</a>:<br /><b>A case for NUMA-aware contention management on multicore systems.</b> 557-558<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854350"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BlagodurovZFK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BlagodurovZFK10.xml">XML</a></small></small></li>
<li id="LinLLCROS10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Haibo">Haibo Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Tao">Tao Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Huoding">Huoding Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Tong">Tong Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Renganarayanan:Lakshminarayanan">Lakshminarayanan Renganarayanan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Brien:Kevin">Kevin O'Brien</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shao:Ling">Ling Shao</a>:<br /><b>DMATiler: revisiting loop tiling for direct memory access.</b> 559-560<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854351"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LinLLCROS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LinLLCROS10.xml">XML</a></small></small></li>
<li id="BieniaL10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bienia:Christian">Christian Bienia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>:<br /><b>Scaling of the PARSEC benchmark inputs.</b> 561-562<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854352"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BieniaL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BieniaL10.xml">XML</a></small></small></li>
<li id="WestZWZ10"><a href="http://dblp.dagstuhl.de/pers/hc/w/West:Richard">Richard West</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zaroo:Puneet">Puneet Zaroo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Waldspurger:Carl_A=">Carl A. Waldspurger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Xiao">Xiao Zhang</a>:<br /><b>Online cache modeling for commodity multicore processors.</b> 563-564<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854353"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WestZWZ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WestZWZ10.xml">XML</a></small></small></li>
<li id="AbousamraMJ10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Abousamra:Ahmed">Ahmed Abousamra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Alex_K=">Alex K. Jones</a>:<br /><b>NoC-aware cache design for chip multiprocessors.</b> 565-566<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854354"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AbousamraMJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AbousamraMJ10.xml">XML</a></small></small></li>
<li id="LeeSL10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jun">Jun Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangmin">Sangmin Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>:<br /><b>A software-SVM-based transactional memory for multicore accelerator architectures with local memory.</b> 567-568<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854355"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeSL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeSL10.xml">XML</a></small></small></li>
<li id="ManikantanRG10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Manikantan:R=">R. Manikantan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajan:Kaushik">Kaushik Rajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:R=">R. Govindarajan</a>:<br /><b>NUcache: a multicore cache organization based on next-use distance.</b> 569-570<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854356"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ManikantanRG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ManikantanRG10.xml">XML</a></small></small></li>
<li id="GuptaFADM10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Shantanu">Shantanu Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Shuguang">Shuguang Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dasika:Ganesh_S=">Ganesh S. Dasika</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>CoreGenesis: erasing core boundaries for robust and configurable performance.</b> 571-572<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854357"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GuptaFADM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GuptaFADM10.xml">XML</a></small></small></li>
<li id="BarikZS10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barik:Rajkishore">Rajkishore Barik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Jisheng">Jisheng Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Vivek">Vivek Sarkar</a>:<br /><b>Automatic vector instruction selection for dynamic compilation.</b> 573-574<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854358"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BarikZS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BarikZS10.xml">XML</a></small></small></li>
<li id="LeeKAML10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Michael_Mihn=Jong">Michael Mihn-Jong Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abts:Dennis">Dennis Abts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marty:Michael_R=">Michael R. Marty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>:<br /><b>Approximating age-based arbitration in on-chip networks.</b> 575-576<br /><small><a href="http://doi.acm.org/10.1145/1854273.1854359"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeKAML10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeKAML10.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
