{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542904489426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542904489442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 16:34:49 2018 " "Processing started: Thu Nov 22 16:34:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542904489442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542904489442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542904489442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542904491563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5/synthesis/Lab5.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab5/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_irq_mapper_001 " "Found entity 1: Lab5_irq_mapper_001" {  } { { "Lab5/synthesis/submodules/Lab5_irq_mapper_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_irq_mapper " "Found entity 1: Lab5_irq_mapper" {  } { { "Lab5/synthesis/submodules/Lab5_irq_mapper.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0 " "Found entity 1: Lab5_mm_interconnect_0" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492873 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_mux" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_rsp_xbar_demux_004 " "Found entity 1: Lab5_mm_interconnect_0_rsp_xbar_demux_004" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_demux_004.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_cmd_xbar_mux_004 " "Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_mux_004" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux_004.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_mux" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904492989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904492989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Lab5_mm_interconnect_0_cmd_xbar_demux" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_id_router_013.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_id_router_013.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_id_router_013_default_decode " "Found entity 1: Lab5_mm_interconnect_0_id_router_013_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493052 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_id_router_013 " "Found entity 2: Lab5_mm_interconnect_0_id_router_013" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_id_router_012.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_id_router_012.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_id_router_012_default_decode " "Found entity 1: Lab5_mm_interconnect_0_id_router_012_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493067 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_id_router_012 " "Found entity 2: Lab5_mm_interconnect_0_id_router_012" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_id_router_004.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_id_router_004.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_id_router_004_default_decode " "Found entity 1: Lab5_mm_interconnect_0_id_router_004_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493090 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_id_router_004 " "Found entity 2: Lab5_mm_interconnect_0_id_router_004" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Lab5_mm_interconnect_0_id_router_002_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493105 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_id_router_002 " "Found entity 2: Lab5_mm_interconnect_0_id_router_002" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_id_router_default_decode " "Found entity 1: Lab5_mm_interconnect_0_id_router_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493121 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_id_router " "Found entity 2: Lab5_mm_interconnect_0_id_router" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: Lab5_mm_interconnect_0_addr_router_003_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493136 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_addr_router_003 " "Found entity 2: Lab5_mm_interconnect_0_addr_router_003" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: Lab5_mm_interconnect_0_addr_router_002_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493152 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_addr_router_002 " "Found entity 2: Lab5_mm_interconnect_0_addr_router_002" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Lab5_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493168 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_addr_router_001 " "Found entity 2: Lab5_mm_interconnect_0_addr_router_001" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab5_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab5_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Lab5_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1542904493174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5/synthesis/submodules/lab5_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Lab5_mm_interconnect_0_addr_router_default_decode" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493174 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_mm_interconnect_0_addr_router " "Found entity 2: Lab5_mm_interconnect_0_addr_router" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab5/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab5/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab5/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab5/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_tt_timer_1 " "Found entity 1: Lab5_tt_timer_1" {  } { { "Lab5/synthesis/submodules/Lab5_tt_timer_1.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_tt_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_pio_0 " "Found entity 1: Lab5_pio_0" {  } { { "Lab5/synthesis/submodules/Lab5_pio_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_msg_buf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_msg_buf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_msg_buf_ram " "Found entity 1: Lab5_msg_buf_ram" {  } { { "Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_msg_buf_mutex.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_msg_buf_mutex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_msg_buf_mutex " "Found entity 1: Lab5_msg_buf_mutex" {  } { { "Lab5/synthesis/submodules/Lab5_msg_buf_mutex.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_mutex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_tt_leds " "Found entity 1: Lab5_tt_leds" {  } { { "Lab5/synthesis/submodules/Lab5_tt_leds.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_tt_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_core_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_TT_core_memory " "Found entity 1: Lab5_TT_core_memory" {  } { { "Lab5/synthesis/submodules/Lab5_TT_core_memory.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_core_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_core.v 21 21 " "Found 21 design units, including 21 entities, in source file lab5/synthesis/submodules/lab5_tt_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_TT_Core_register_bank_a_module " "Found entity 1: Lab5_TT_Core_register_bank_a_module" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_TT_Core_register_bank_b_module " "Found entity 2: Lab5_TT_Core_register_bank_b_module" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab5_TT_Core_nios2_oci_debug " "Found entity 3: Lab5_TT_Core_nios2_oci_debug" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab5_TT_Core_ociram_sp_ram_module " "Found entity 4: Lab5_TT_Core_ociram_sp_ram_module" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab5_TT_Core_nios2_ocimem " "Found entity 5: Lab5_TT_Core_nios2_ocimem" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab5_TT_Core_nios2_avalon_reg " "Found entity 6: Lab5_TT_Core_nios2_avalon_reg" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab5_TT_Core_nios2_oci_break " "Found entity 7: Lab5_TT_Core_nios2_oci_break" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab5_TT_Core_nios2_oci_xbrk " "Found entity 8: Lab5_TT_Core_nios2_oci_xbrk" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab5_TT_Core_nios2_oci_dbrk " "Found entity 9: Lab5_TT_Core_nios2_oci_dbrk" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab5_TT_Core_nios2_oci_itrace " "Found entity 10: Lab5_TT_Core_nios2_oci_itrace" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab5_TT_Core_nios2_oci_td_mode " "Found entity 11: Lab5_TT_Core_nios2_oci_td_mode" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab5_TT_Core_nios2_oci_dtrace " "Found entity 12: Lab5_TT_Core_nios2_oci_dtrace" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab5_TT_Core_nios2_oci_compute_input_tm_cnt " "Found entity 13: Lab5_TT_Core_nios2_oci_compute_input_tm_cnt" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab5_TT_Core_nios2_oci_fifo_wrptr_inc " "Found entity 14: Lab5_TT_Core_nios2_oci_fifo_wrptr_inc" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab5_TT_Core_nios2_oci_fifo_cnt_inc " "Found entity 15: Lab5_TT_Core_nios2_oci_fifo_cnt_inc" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab5_TT_Core_nios2_oci_fifo " "Found entity 16: Lab5_TT_Core_nios2_oci_fifo" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab5_TT_Core_nios2_oci_pib " "Found entity 17: Lab5_TT_Core_nios2_oci_pib" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab5_TT_Core_nios2_oci_im " "Found entity 18: Lab5_TT_Core_nios2_oci_im" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab5_TT_Core_nios2_performance_monitors " "Found entity 19: Lab5_TT_Core_nios2_performance_monitors" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab5_TT_Core_nios2_oci " "Found entity 20: Lab5_TT_Core_nios2_oci" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab5_TT_Core " "Found entity 21: Lab5_TT_Core" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_TT_Core_jtag_debug_module_sysclk " "Found entity 1: Lab5_TT_Core_jtag_debug_module_sysclk" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_sysclk.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_TT_Core_jtag_debug_module_tck " "Found entity 1: Lab5_TT_Core_jtag_debug_module_tck" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_tck.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_TT_Core_jtag_debug_module_wrapper " "Found entity 1: Lab5_TT_Core_jtag_debug_module_wrapper" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_core_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_TT_Core_oci_test_bench " "Found entity 1: Lab5_TT_Core_oci_test_bench" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core_oci_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_tt_core_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_tt_core_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_TT_Core_test_bench " "Found entity 1: Lab5_TT_Core_test_bench" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_pb_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_pb_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_et_pb_1 " "Found entity 1: Lab5_et_pb_1" {  } { { "Lab5/synthesis/submodules/Lab5_et_pb_1.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_pb_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab5/synthesis/submodules/lab5_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_jtag_uart_0_sim_scfifo_w " "Found entity 1: Lab5_jtag_uart_0_sim_scfifo_w" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_jtag_uart_0_scfifo_w " "Found entity 2: Lab5_jtag_uart_0_scfifo_w" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab5_jtag_uart_0_sim_scfifo_r " "Found entity 3: Lab5_jtag_uart_0_sim_scfifo_r" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab5_jtag_uart_0_scfifo_r " "Found entity 4: Lab5_jtag_uart_0_scfifo_r" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab5_jtag_uart_0 " "Found entity 5: Lab5_jtag_uart_0" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_spican_int.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_spican_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_et_spican_int " "Found entity 1: Lab5_et_spican_int" {  } { { "Lab5/synthesis/submodules/Lab5_et_spican_int.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spican_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_et_spi_0 " "Found entity 1: Lab5_et_spi_0" {  } { { "Lab5/synthesis/submodules/Lab5_et_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_leds1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_leds1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_et_leds1 " "Found entity 1: Lab5_et_leds1" {  } { { "Lab5/synthesis/submodules/Lab5_et_leds1.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_leds1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_core_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_ET_Core_Memory " "Found entity 1: Lab5_ET_Core_Memory" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_core.v 21 21 " "Found 21 design units, including 21 entities, in source file lab5/synthesis/submodules/lab5_et_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_ET_Core_register_bank_a_module " "Found entity 1: Lab5_ET_Core_register_bank_a_module" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_ET_Core_register_bank_b_module " "Found entity 2: Lab5_ET_Core_register_bank_b_module" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab5_ET_Core_nios2_oci_debug " "Found entity 3: Lab5_ET_Core_nios2_oci_debug" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab5_ET_Core_ociram_sp_ram_module " "Found entity 4: Lab5_ET_Core_ociram_sp_ram_module" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab5_ET_Core_nios2_ocimem " "Found entity 5: Lab5_ET_Core_nios2_ocimem" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab5_ET_Core_nios2_avalon_reg " "Found entity 6: Lab5_ET_Core_nios2_avalon_reg" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab5_ET_Core_nios2_oci_break " "Found entity 7: Lab5_ET_Core_nios2_oci_break" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab5_ET_Core_nios2_oci_xbrk " "Found entity 8: Lab5_ET_Core_nios2_oci_xbrk" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab5_ET_Core_nios2_oci_dbrk " "Found entity 9: Lab5_ET_Core_nios2_oci_dbrk" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab5_ET_Core_nios2_oci_itrace " "Found entity 10: Lab5_ET_Core_nios2_oci_itrace" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab5_ET_Core_nios2_oci_td_mode " "Found entity 11: Lab5_ET_Core_nios2_oci_td_mode" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab5_ET_Core_nios2_oci_dtrace " "Found entity 12: Lab5_ET_Core_nios2_oci_dtrace" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab5_ET_Core_nios2_oci_compute_input_tm_cnt " "Found entity 13: Lab5_ET_Core_nios2_oci_compute_input_tm_cnt" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab5_ET_Core_nios2_oci_fifo_wrptr_inc " "Found entity 14: Lab5_ET_Core_nios2_oci_fifo_wrptr_inc" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab5_ET_Core_nios2_oci_fifo_cnt_inc " "Found entity 15: Lab5_ET_Core_nios2_oci_fifo_cnt_inc" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab5_ET_Core_nios2_oci_fifo " "Found entity 16: Lab5_ET_Core_nios2_oci_fifo" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab5_ET_Core_nios2_oci_pib " "Found entity 17: Lab5_ET_Core_nios2_oci_pib" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab5_ET_Core_nios2_oci_im " "Found entity 18: Lab5_ET_Core_nios2_oci_im" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab5_ET_Core_nios2_performance_monitors " "Found entity 19: Lab5_ET_Core_nios2_performance_monitors" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab5_ET_Core_nios2_oci " "Found entity 20: Lab5_ET_Core_nios2_oci" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab5_ET_Core " "Found entity 21: Lab5_ET_Core" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_ET_Core_jtag_debug_module_sysclk " "Found entity 1: Lab5_ET_Core_jtag_debug_module_sysclk" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_sysclk.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_ET_Core_jtag_debug_module_tck " "Found entity 1: Lab5_ET_Core_jtag_debug_module_tck" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_tck.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_ET_Core_jtag_debug_module_wrapper " "Found entity 1: Lab5_ET_Core_jtag_debug_module_wrapper" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_core_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_ET_Core_oci_test_bench " "Found entity 1: Lab5_ET_Core_oci_test_bench" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_oci_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5/synthesis/submodules/lab5_et_core_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5/synthesis/submodules/lab5_et_core_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_ET_Core_test_bench " "Found entity 1: Lab5_ET_Core_test_bench" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904493538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904493538 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_ET_Core.v(1605) " "Verilog HDL or VHDL warning at Lab5_ET_Core.v(1605): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_ET_Core.v(1607) " "Verilog HDL or VHDL warning at Lab5_ET_Core.v(1607): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_ET_Core.v(1763) " "Verilog HDL or VHDL warning at Lab5_ET_Core.v(1763): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_ET_Core.v(2587) " "Verilog HDL or VHDL warning at Lab5_ET_Core.v(2587): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493591 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_et_spi_0.v(401) " "Verilog HDL or VHDL warning at Lab5_et_spi_0.v(401): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_et_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spi_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493591 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_TT_Core.v(1605) " "Verilog HDL or VHDL warning at Lab5_TT_Core.v(1605): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493607 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_TT_Core.v(1607) " "Verilog HDL or VHDL warning at Lab5_TT_Core.v(1607): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493607 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_TT_Core.v(1763) " "Verilog HDL or VHDL warning at Lab5_TT_Core.v(1763): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493607 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Lab5_TT_Core.v(2587) " "Verilog HDL or VHDL warning at Lab5_TT_Core.v(2587): conditional expression evaluates to a constant" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1542904493622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542904494108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core Lab5_ET_Core:et_core " "Elaborating entity \"Lab5_ET_Core\" for hierarchy \"Lab5_ET_Core:et_core\"" {  } { { "Lab5/synthesis/Lab5.v" "et_core" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904494725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_test_bench Lab5_ET_Core:et_core\|Lab5_ET_Core_test_bench:the_Lab5_ET_Core_test_bench " "Elaborating entity \"Lab5_ET_Core_test_bench\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_test_bench:the_Lab5_ET_Core_test_bench\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904495010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_register_bank_a_module Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a " "Elaborating entity \"Lab5_ET_Core_register_bank_a_module\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "Lab5_ET_Core_register_bank_a" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904495057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904496947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_ET_Core_rf_ram_a.mif " "Parameter \"init_file\" = \"Lab5_ET_Core_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904496978 ""}  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904496978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l4g1 " "Found entity 1: altsyncram_l4g1" {  } { { "db/altsyncram_l4g1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_l4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904497564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904497564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l4g1 Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l4g1:auto_generated " "Elaborating entity \"altsyncram_l4g1\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_a_module:Lab5_ET_Core_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904497564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_register_bank_b_module Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b " "Elaborating entity \"Lab5_ET_Core_register_bank_b_module\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "Lab5_ET_Core_register_bank_b" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_ET_Core_rf_ram_b.mif " "Parameter \"init_file\" = \"Lab5_ET_Core_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498204 ""}  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904498204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904498335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904498335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4g1 Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m4g1:auto_generated " "Elaborating entity \"altsyncram_m4g1\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_register_bank_b_module:Lab5_ET_Core_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci " "Elaborating entity \"Lab5_ET_Core_nios2_oci\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_debug Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug " "Elaborating entity \"Lab5_ET_Core_nios2_oci_debug\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_debug" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_altera_std_synchronizer" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904498805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_debug:the_Lab5_ET_Core_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498805 ""}  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904498805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_ocimem Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem " "Elaborating entity \"Lab5_ET_Core_nios2_ocimem\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_ocimem" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_ociram_sp_ram_module Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram " "Elaborating entity \"Lab5_ET_Core_ociram_sp_ram_module\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "Lab5_ET_Core_ociram_sp_ram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904498905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_ET_Core_ociram_default_contents.mif " "Parameter \"init_file\" = \"Lab5_ET_Core_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904498921 ""}  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904498921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b81 " "Found entity 1: altsyncram_8b81" {  } { { "db/altsyncram_8b81.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_8b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904499090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904499090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8b81 Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8b81:auto_generated " "Elaborating entity \"altsyncram_8b81\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_ocimem:the_Lab5_ET_Core_nios2_ocimem\|Lab5_ET_Core_ociram_sp_ram_module:Lab5_ET_Core_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8b81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_avalon_reg Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg " "Elaborating entity \"Lab5_ET_Core_nios2_avalon_reg\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_avalon_reg:the_Lab5_ET_Core_nios2_avalon_reg\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_avalon_reg" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_break Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break " "Elaborating entity \"Lab5_ET_Core_nios2_oci_break\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_break:the_Lab5_ET_Core_nios2_oci_break\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_break" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_xbrk Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_xbrk:the_Lab5_ET_Core_nios2_oci_xbrk " "Elaborating entity \"Lab5_ET_Core_nios2_oci_xbrk\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_xbrk:the_Lab5_ET_Core_nios2_oci_xbrk\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_xbrk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_dbrk Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk " "Elaborating entity \"Lab5_ET_Core_nios2_oci_dbrk\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_dbrk:the_Lab5_ET_Core_nios2_oci_dbrk\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_dbrk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_itrace Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_itrace:the_Lab5_ET_Core_nios2_oci_itrace " "Elaborating entity \"Lab5_ET_Core_nios2_oci_itrace\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_itrace:the_Lab5_ET_Core_nios2_oci_itrace\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_itrace" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_dtrace Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace " "Elaborating entity \"Lab5_ET_Core_nios2_oci_dtrace\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_dtrace" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_td_mode Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace\|Lab5_ET_Core_nios2_oci_td_mode:Lab5_ET_Core_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab5_ET_Core_nios2_oci_td_mode\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_dtrace:the_Lab5_ET_Core_nios2_oci_dtrace\|Lab5_ET_Core_nios2_oci_td_mode:Lab5_ET_Core_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "Lab5_ET_Core_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_fifo Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo " "Elaborating entity \"Lab5_ET_Core_nios2_oci_fifo\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_fifo" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_compute_input_tm_cnt Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_nios2_oci_compute_input_tm_cnt:the_Lab5_ET_Core_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab5_ET_Core_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_nios2_oci_compute_input_tm_cnt:the_Lab5_ET_Core_nios2_oci_compute_input_tm_cnt\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_fifo_wrptr_inc Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_ET_Core_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab5_ET_Core_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_ET_Core_nios2_oci_fifo_wrptr_inc\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_fifo_cnt_inc Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_nios2_oci_fifo_cnt_inc:the_Lab5_ET_Core_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab5_ET_Core_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_nios2_oci_fifo_cnt_inc:the_Lab5_ET_Core_nios2_oci_fifo_cnt_inc\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_oci_test_bench Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_oci_test_bench:the_Lab5_ET_Core_oci_test_bench " "Elaborating entity \"Lab5_ET_Core_oci_test_bench\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_fifo:the_Lab5_ET_Core_nios2_oci_fifo\|Lab5_ET_Core_oci_test_bench:the_Lab5_ET_Core_oci_test_bench\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499754 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Lab5_ET_Core_oci_test_bench " "Entity \"Lab5_ET_Core_oci_test_bench\" contains only dangling pins" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1542904499754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_pib Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_pib:the_Lab5_ET_Core_nios2_oci_pib " "Elaborating entity \"Lab5_ET_Core_nios2_oci_pib\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_pib:the_Lab5_ET_Core_nios2_oci_pib\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_pib" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_nios2_oci_im Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_im:the_Lab5_ET_Core_nios2_oci_im " "Elaborating entity \"Lab5_ET_Core_nios2_oci_im\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_nios2_oci_im:the_Lab5_ET_Core_nios2_oci_im\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_nios2_oci_im" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_jtag_debug_module_wrapper Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper " "Elaborating entity \"Lab5_ET_Core_jtag_debug_module_wrapper\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "the_Lab5_ET_Core_jtag_debug_module_wrapper" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_jtag_debug_module_tck Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck " "Elaborating entity \"Lab5_ET_Core_jtag_debug_module_tck\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|Lab5_ET_Core_jtag_debug_module_tck:the_Lab5_ET_Core_jtag_debug_module_tck\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" "the_Lab5_ET_Core_jtag_debug_module_tck" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_jtag_debug_module_sysclk Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk " "Elaborating entity \"Lab5_ET_Core_jtag_debug_module_sysclk\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|Lab5_ET_Core_jtag_debug_module_sysclk:the_Lab5_ET_Core_jtag_debug_module_sysclk\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" "the_Lab5_ET_Core_jtag_debug_module_sysclk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" "Lab5_ET_Core_jtag_debug_module_phy" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy " "Instantiated megafunction \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904499993 ""}  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904499993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab5_ET_Core:et_core\|Lab5_ET_Core_nios2_oci:the_Lab5_ET_Core_nios2_oci\|Lab5_ET_Core_jtag_debug_module_wrapper:the_Lab5_ET_Core_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Lab5_ET_Core_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_ET_Core_Memory Lab5_ET_Core_Memory:et_core_memory " "Elaborating entity \"Lab5_ET_Core_Memory\" for hierarchy \"Lab5_ET_Core_Memory:et_core_memory\"" {  } { { "Lab5/synthesis/Lab5.v" "et_core_memory" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_ET_Core_Memory.hex " "Parameter \"init_file\" = \"Lab5_ET_Core_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4087 " "Parameter \"maximum_depth\" = \"4087\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4087 " "Parameter \"numwords_a\" = \"4087\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500093 ""}  } { { "Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core_Memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904500093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kic1 " "Found entity 1: altsyncram_kic1" {  } { { "db/altsyncram_kic1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_kic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904500209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904500209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kic1 Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram\|altsyncram_kic1:auto_generated " "Elaborating entity \"altsyncram_kic1\" for hierarchy \"Lab5_ET_Core_Memory:et_core_memory\|altsyncram:the_altsyncram\|altsyncram_kic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_et_leds1 Lab5_et_leds1:et_leds1 " "Elaborating entity \"Lab5_et_leds1\" for hierarchy \"Lab5_et_leds1:et_leds1\"" {  } { { "Lab5/synthesis/Lab5.v" "et_leds1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_et_spi_0 Lab5_et_spi_0:et_spi_0 " "Elaborating entity \"Lab5_et_spi_0\" for hierarchy \"Lab5_et_spi_0:et_spi_0\"" {  } { { "Lab5/synthesis/Lab5.v" "et_spi_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_et_spican_int Lab5_et_spican_int:et_spican_int " "Elaborating entity \"Lab5_et_spican_int\" for hierarchy \"Lab5_et_spican_int:et_spican_int\"" {  } { { "Lab5/synthesis/Lab5.v" "et_spican_int" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_jtag_uart_0 Lab5_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Lab5_jtag_uart_0\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\"" {  } { { "Lab5/synthesis/Lab5.v" "jtag_uart_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_jtag_uart_0_scfifo_w Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w " "Elaborating entity \"Lab5_jtag_uart_0_scfifo_w\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\"" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "the_Lab5_jtag_uart_0_scfifo_w" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904500857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "wfifo" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904501512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501528 ""}  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904501528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904501691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904501691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904501729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904501729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904501775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904501775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904501914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904501914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904501914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904502145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904502145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904502261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904502261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904502430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904502430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_w:the_Lab5_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_jtag_uart_0_scfifo_r Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r " "Elaborating entity \"Lab5_jtag_uart_0_scfifo_r\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|Lab5_jtag_uart_0_scfifo_r:the_Lab5_jtag_uart_0_scfifo_r\"" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "the_Lab5_jtag_uart_0_scfifo_r" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Lab5_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Lab5_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "Lab5_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab5_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904502747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Lab5_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Lab5_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502747 ""}  } { { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904502747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_et_pb_1 Lab5_et_pb_1:et_pb_1 " "Elaborating entity \"Lab5_et_pb_1\" for hierarchy \"Lab5_et_pb_1:et_pb_1\"" {  } { { "Lab5/synthesis/Lab5.v" "et_pb_1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core Lab5_TT_Core:tt_core " "Elaborating entity \"Lab5_TT_Core\" for hierarchy \"Lab5_TT_Core:tt_core\"" {  } { { "Lab5/synthesis/Lab5.v" "tt_core" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904502800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_test_bench Lab5_TT_Core:tt_core\|Lab5_TT_Core_test_bench:the_Lab5_TT_Core_test_bench " "Elaborating entity \"Lab5_TT_Core_test_bench\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_test_bench:the_Lab5_TT_Core_test_bench\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_register_bank_a_module Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a " "Elaborating entity \"Lab5_TT_Core_register_bank_a_module\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "Lab5_TT_Core_register_bank_a" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_TT_Core_rf_ram_a.mif " "Parameter \"init_file\" = \"Lab5_TT_Core_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503201 ""}  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904503201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45g1 " "Found entity 1: altsyncram_45g1" {  } { { "db/altsyncram_45g1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_45g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904503380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904503380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45g1 Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_45g1:auto_generated " "Elaborating entity \"altsyncram_45g1\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_a_module:Lab5_TT_Core_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_45g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_register_bank_b_module Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b " "Elaborating entity \"Lab5_TT_Core_register_bank_b_module\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "Lab5_TT_Core_register_bank_b" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_TT_Core_rf_ram_b.mif " "Parameter \"init_file\" = \"Lab5_TT_Core_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503765 ""}  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904503765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55g1 " "Found entity 1: altsyncram_55g1" {  } { { "db/altsyncram_55g1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_55g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904503903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904503903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55g1 Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_55g1:auto_generated " "Elaborating entity \"altsyncram_55g1\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_register_bank_b_module:Lab5_TT_Core_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_55g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904503903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci " "Elaborating entity \"Lab5_TT_Core_nios2_oci\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_debug Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug " "Elaborating entity \"Lab5_TT_Core_nios2_oci_debug\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_debug:the_Lab5_TT_Core_nios2_oci_debug\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_debug" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_ocimem Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem " "Elaborating entity \"Lab5_TT_Core_nios2_ocimem\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_ocimem" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_ociram_sp_ram_module Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram " "Elaborating entity \"Lab5_TT_Core_ociram_sp_ram_module\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "Lab5_TT_Core_ociram_sp_ram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_TT_Core_ociram_default_contents.mif " "Parameter \"init_file\" = \"Lab5_TT_Core_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504398 ""}  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904504398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nb81 " "Found entity 1: altsyncram_nb81" {  } { { "db/altsyncram_nb81.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_nb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904504520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904504520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nb81 Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nb81:auto_generated " "Elaborating entity \"altsyncram_nb81\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_ocimem:the_Lab5_TT_Core_nios2_ocimem\|Lab5_TT_Core_ociram_sp_ram_module:Lab5_TT_Core_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_avalon_reg Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg " "Elaborating entity \"Lab5_TT_Core_nios2_avalon_reg\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_avalon_reg:the_Lab5_TT_Core_nios2_avalon_reg\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_avalon_reg" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_break Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break " "Elaborating entity \"Lab5_TT_Core_nios2_oci_break\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_break:the_Lab5_TT_Core_nios2_oci_break\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_break" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_xbrk Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_xbrk:the_Lab5_TT_Core_nios2_oci_xbrk " "Elaborating entity \"Lab5_TT_Core_nios2_oci_xbrk\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_xbrk:the_Lab5_TT_Core_nios2_oci_xbrk\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_xbrk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_dbrk Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk " "Elaborating entity \"Lab5_TT_Core_nios2_oci_dbrk\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_dbrk:the_Lab5_TT_Core_nios2_oci_dbrk\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_dbrk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_itrace Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_itrace:the_Lab5_TT_Core_nios2_oci_itrace " "Elaborating entity \"Lab5_TT_Core_nios2_oci_itrace\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_itrace:the_Lab5_TT_Core_nios2_oci_itrace\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_itrace" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_dtrace Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace " "Elaborating entity \"Lab5_TT_Core_nios2_oci_dtrace\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_dtrace" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_td_mode Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace\|Lab5_TT_Core_nios2_oci_td_mode:Lab5_TT_Core_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab5_TT_Core_nios2_oci_td_mode\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_dtrace:the_Lab5_TT_Core_nios2_oci_dtrace\|Lab5_TT_Core_nios2_oci_td_mode:Lab5_TT_Core_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "Lab5_TT_Core_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_fifo Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo " "Elaborating entity \"Lab5_TT_Core_nios2_oci_fifo\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_fifo" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904504984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_compute_input_tm_cnt Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_nios2_oci_compute_input_tm_cnt:the_Lab5_TT_Core_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab5_TT_Core_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_nios2_oci_compute_input_tm_cnt:the_Lab5_TT_Core_nios2_oci_compute_input_tm_cnt\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_fifo_wrptr_inc Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_TT_Core_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab5_TT_Core_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_nios2_oci_fifo_wrptr_inc:the_Lab5_TT_Core_nios2_oci_fifo_wrptr_inc\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_fifo_cnt_inc Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_nios2_oci_fifo_cnt_inc:the_Lab5_TT_Core_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab5_TT_Core_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_nios2_oci_fifo_cnt_inc:the_Lab5_TT_Core_nios2_oci_fifo_cnt_inc\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_oci_test_bench Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_oci_test_bench:the_Lab5_TT_Core_oci_test_bench " "Elaborating entity \"Lab5_TT_Core_oci_test_bench\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_fifo:the_Lab5_TT_Core_nios2_oci_fifo\|Lab5_TT_Core_oci_test_bench:the_Lab5_TT_Core_oci_test_bench\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505184 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "Lab5_TT_Core_oci_test_bench " "Entity \"Lab5_TT_Core_oci_test_bench\" contains only dangling pins" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1542904505184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_pib Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_pib:the_Lab5_TT_Core_nios2_oci_pib " "Elaborating entity \"Lab5_TT_Core_nios2_oci_pib\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_pib:the_Lab5_TT_Core_nios2_oci_pib\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_pib" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_nios2_oci_im Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_im:the_Lab5_TT_Core_nios2_oci_im " "Elaborating entity \"Lab5_TT_Core_nios2_oci_im\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_nios2_oci_im:the_Lab5_TT_Core_nios2_oci_im\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_nios2_oci_im" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_jtag_debug_module_wrapper Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper " "Elaborating entity \"Lab5_TT_Core_jtag_debug_module_wrapper\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "the_Lab5_TT_Core_jtag_debug_module_wrapper" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_jtag_debug_module_tck Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper\|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck " "Elaborating entity \"Lab5_TT_Core_jtag_debug_module_tck\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper\|Lab5_TT_Core_jtag_debug_module_tck:the_Lab5_TT_Core_jtag_debug_module_tck\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v" "the_Lab5_TT_Core_jtag_debug_module_tck" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_Core_jtag_debug_module_sysclk Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper\|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk " "Elaborating entity \"Lab5_TT_Core_jtag_debug_module_sysclk\" for hierarchy \"Lab5_TT_Core:tt_core\|Lab5_TT_Core_nios2_oci:the_Lab5_TT_Core_nios2_oci\|Lab5_TT_Core_jtag_debug_module_wrapper:the_Lab5_TT_Core_jtag_debug_module_wrapper\|Lab5_TT_Core_jtag_debug_module_sysclk:the_Lab5_TT_Core_jtag_debug_module_sysclk\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v" "the_Lab5_TT_Core_jtag_debug_module_sysclk" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_TT_core_memory Lab5_TT_core_memory:tt_core_memory " "Elaborating entity \"Lab5_TT_core_memory\" for hierarchy \"Lab5_TT_core_memory:tt_core_memory\"" {  } { { "Lab5/synthesis/Lab5.v" "tt_core_memory" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_core_memory.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_core_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_TT_core_memory.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_core_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_TT_core_memory.hex " "Parameter \"init_file\" = \"Lab5_TT_core_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505385 ""}  } { { "Lab5/synthesis/submodules/Lab5_TT_core_memory.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_core_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904505385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jc1 " "Found entity 1: altsyncram_3jc1" {  } { { "db/altsyncram_3jc1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_3jc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904505523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904505523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jc1 Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated " "Elaborating entity \"altsyncram_3jc1\" for hierarchy \"Lab5_TT_core_memory:tt_core_memory\|altsyncram:the_altsyncram\|altsyncram_3jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904505523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_tt_leds Lab5_tt_leds:tt_leds " "Elaborating entity \"Lab5_tt_leds\" for hierarchy \"Lab5_tt_leds:tt_leds\"" {  } { { "Lab5/synthesis/Lab5.v" "tt_leds" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_msg_buf_mutex Lab5_msg_buf_mutex:msg_buf_mutex " "Elaborating entity \"Lab5_msg_buf_mutex\" for hierarchy \"Lab5_msg_buf_mutex:msg_buf_mutex\"" {  } { { "Lab5/synthesis/Lab5.v" "msg_buf_mutex" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_msg_buf_ram Lab5_msg_buf_ram:msg_buf_ram " "Elaborating entity \"Lab5_msg_buf_ram\" for hierarchy \"Lab5_msg_buf_ram:msg_buf_ram\"" {  } { { "Lab5/synthesis/Lab5.v" "msg_buf_ram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab5_msg_buf_ram.hex " "Parameter \"init_file\" = \"Lab5_msg_buf_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506156 ""}  } { { "Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542904506156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63c1 " "Found entity 1: altsyncram_63c1" {  } { { "db/altsyncram_63c1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/db/altsyncram_63c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542904506287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542904506287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_63c1 Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram\|altsyncram_63c1:auto_generated " "Elaborating entity \"altsyncram_63c1\" for hierarchy \"Lab5_msg_buf_ram:msg_buf_ram\|altsyncram:the_altsyncram\|altsyncram_63c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_pio_0 Lab5_pio_0:pio_0 " "Elaborating entity \"Lab5_pio_0\" for hierarchy \"Lab5_pio_0:pio_0\"" {  } { { "Lab5/synthesis/Lab5.v" "pio_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_tt_timer_1 Lab5_tt_timer_1:tt_timer_1 " "Elaborating entity \"Lab5_tt_timer_1\" for hierarchy \"Lab5_tt_timer_1:tt_timer_1\"" {  } { { "Lab5/synthesis/Lab5.v" "tt_timer_1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0 Lab5_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab5_mm_interconnect_0\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab5/synthesis/Lab5.v" "mm_interconnect_0" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904506673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:et_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:et_core_instruction_master_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_instruction_master_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904507707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:et_core_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:et_core_data_master_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_data_master_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904507729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:et_core_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:et_core_jtag_debug_module_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_jtag_debug_module_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904507776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:et_core_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:et_core_memory_s1_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_memory_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msg_buf_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msg_buf_ram_s1_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "msg_buf_ram_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msg_buf_mutex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:msg_buf_mutex_s1_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "msg_buf_mutex_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:et_spi_0_spi_control_port_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_spi_0_spi_control_port_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tt_timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tt_timer_1_s1_translator\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "tt_timer_1_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:et_core_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:et_core_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:tt_core_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "tt_core_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:tt_core_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "tt_core_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab5/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "et_core_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "addr_router" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router:addr_router\|Lab5_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router:addr_router\|Lab5_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router_001 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router_001\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904508979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router_001_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_001:addr_router_001\|Lab5_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_001:addr_router_001\|Lab5_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_001.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router_002 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router_002\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "addr_router_002" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router_002_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_002:addr_router_002\|Lab5_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_002:addr_router_002\|Lab5_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router_003 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router_003\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "addr_router_003" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_addr_router_003_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_003:addr_router_003\|Lab5_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_addr_router_003:addr_router_003\|Lab5_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_addr_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Lab5_mm_interconnect_0_id_router\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router:id_router\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "id_router" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router:id_router\|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router:id_router\|Lab5_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_002 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_002\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "id_router_002" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_002_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_002:id_router_002\|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_002:id_router_002\|Lab5_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_004 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_004:id_router_004 " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_004\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_004:id_router_004\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "id_router_004" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_004_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_004:id_router_004\|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_004_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_004:id_router_004\|Lab5_mm_interconnect_0_id_router_004_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_012 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_012:id_router_012 " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_012\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_012:id_router_012\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "id_router_012" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_012_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_012:id_router_012\|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_012_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_012:id_router_012\|Lab5_mm_interconnect_0_id_router_012_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_012.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_013 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_013:id_router_013 " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_013\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_013:id_router_013\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "id_router_013" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_id_router_013_default_decode Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_013:id_router_013\|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode " "Elaborating entity \"Lab5_mm_interconnect_0_id_router_013_default_decode\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_id_router_013:id_router_013\|Lab5_mm_interconnect_0_id_router_013_default_decode:the_default_decode\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_id_router_013.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_cmd_xbar_demux Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Lab5_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_cmd_xbar_demux_001 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Lab5_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_cmd_xbar_demux_002 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"Lab5_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_cmd_xbar_mux Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Lab5_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_cmd_xbar_mux_004 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"Lab5_mm_interconnect_0_cmd_xbar_mux_004\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "cmd_xbar_mux_004" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_rsp_xbar_demux_004 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"Lab5_mm_interconnect_0_rsp_xbar_demux_004\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "rsp_xbar_demux_004" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_rsp_xbar_mux Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Lab5_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 6211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_rsp_xbar_mux_001 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Lab5_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 6294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904509897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_001.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_mm_interconnect_0_rsp_xbar_mux_002 Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"Lab5_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0.v" 6347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_002.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_mm_interconnect_0_rsp_xbar_mux_002.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab5_mm_interconnect_0:mm_interconnect_0\|Lab5_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_irq_mapper Lab5_irq_mapper:irq_mapper " "Elaborating entity \"Lab5_irq_mapper\" for hierarchy \"Lab5_irq_mapper:irq_mapper\"" {  } { { "Lab5/synthesis/Lab5.v" "irq_mapper" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_irq_mapper_001 Lab5_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Lab5_irq_mapper_001\" for hierarchy \"Lab5_irq_mapper_001:irq_mapper_001\"" {  } { { "Lab5/synthesis/Lab5.v" "irq_mapper_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Lab5/synthesis/Lab5.v" "rst_controller" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "Lab5/synthesis/Lab5.v" "rst_controller_001" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/Lab5.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab5/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542904510235 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1542904527713 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab5/synthesis/submodules/Lab5_et_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spi_0.v" 242 -1 0 } } { "Lab5/synthesis/submodules/Lab5_et_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spi_0.v" 131 -1 0 } } { "Lab5/synthesis/submodules/Lab5_et_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_et_spi_0.v" 252 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3205 -1 0 } } { "Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 3780 -1 0 } } { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3205 -1 0 } } { "Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_jtag_uart_0.v" 393 -1 0 } } { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 3780 -1 0 } } { "Lab5/synthesis/submodules/Lab5_ET_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_ET_Core.v" 611 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Lab5/synthesis/submodules/Lab5_msg_buf_mutex.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_msg_buf_mutex.v" 52 -1 0 } } { "Lab5/synthesis/submodules/Lab5_TT_Core.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_TT_Core.v" 611 -1 0 } } { "Lab5/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Lab5/synthesis/submodules/Lab5_tt_timer_1.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/Lab5/synthesis/submodules/Lab5_tt_timer_1.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1542904528030 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1542904528030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904535487 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542904539629 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1542904540246 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1542904540246 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542904540378 "|Lab5|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542904540378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904540663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/output_files/Lab5.map.smsg " "Generated suppressed messages file C:/Users/a/Documents/EG3205_Work/Nios_Work/FPGA_Lab5/Lab5/output_files/Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542904541920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542904544843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542904544843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4308 " "Implemented 4308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542904547698 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542904547698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3981 " "Implemented 3981 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542904547698 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1542904547698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542904547698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542904547867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 16:35:47 2018 " "Processing ended: Thu Nov 22 16:35:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542904547867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542904547867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542904547867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542904547867 ""}
