

================================================================
== Vivado HLS Report for 'hls_ComputeVectors'
================================================================
* Date:           Mon Mar  1 13:01:06 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12575|  230431|  12575|  230431|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  12573|  230429|        31|          1|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|     20|       0|    1838|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     12|    2155|    2488|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     270|    -|
|Register         |        0|      -|    1769|     288|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     33|    3924|    4884|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |hls_LK_fdiv_32ns_32ns_32_12_1_U87         |hls_LK_fdiv_32ns_32ns_32_12_1         |        0|      0|  563|  810|
    |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1_U83  |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1  |        0|      3|  143|  139|
    |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1_U84  |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1  |        0|      3|  143|  139|
    |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1_U85  |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1  |        0|      3|  143|  139|
    |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1_U86  |hls_LK_fmul_32ns_32ns_32_4_max_dsp_1  |        0|      3|  143|  139|
    |hls_LK_sitofp_64ns_32_6_1_U88             |hls_LK_sitofp_64ns_32_6_1             |        0|      0|  340|  374|
    |hls_LK_sitofp_64ns_32_6_1_U89             |hls_LK_sitofp_64ns_32_6_1             |        0|      0|  340|  374|
    |hls_LK_sitofp_64ns_32_6_1_U90             |hls_LK_sitofp_64ns_32_6_1             |        0|      0|  340|  374|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                      |        0|     12| 2155| 2488|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |hls_LK_mul_mul_16ns_16ns_32_1_1_U91  |hls_LK_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |a_x_d_V_fu_460_p2                 |     *    |      4|  0|   22|          34|          34|
    |b_x_c_V_fu_469_p2                 |     *    |      4|  0|   22|          34|          34|
    |op2_2_fu_575_p2                   |     *    |      4|  0|   24|          34|          36|
    |tmp_30_i_i_fu_554_p2              |     *    |      4|  0|   22|          34|          34|
    |tmp_33_i_i_fu_566_p2              |     *    |      4|  0|   22|          34|          34|
    |cnt_fu_590_p2                     |     +    |      0|  0|   39|          32|          32|
    |col_fu_448_p2                     |     +    |      0|  0|   23|           1|          16|
    |indvar_flatten_next_fu_383_p2     |     +    |      0|  0|   39|          32|           1|
    |row3_fu_402_p2                    |     +    |      0|  0|   23|           1|          16|
    |sh_assign_3_fu_812_p2             |     +    |      0|  0|   16|           8|           9|
    |sh_assign_fu_697_p2               |     +    |      0|  0|   16|           8|           9|
    |tmp_35_i_i_fu_596_p2              |     +    |      0|  0|   64|          64|          64|
    |tmp_36_i_i_fu_520_p2              |     +    |      0|  0|   42|          35|          35|
    |tmp_66_i_fu_355_p2                |     +    |      0|  0|   24|          17|           2|
    |tmp_i_fu_345_p2                   |     +    |      0|  0|   24|          17|           2|
    |grp_fu_335_p0                     |     -    |      0|  0|   64|           1|          64|
    |neg_det_A_V_fu_479_p2             |     -    |      0|  0|   75|           1|          68|
    |result_V_1_fu_782_p2              |     -    |      0|  0|   15|           1|           8|
    |result_V_3_fu_897_p2              |     -    |      0|  0|   15|           1|           8|
    |ret_V_fu_475_p2                   |     -    |      0|  0|   75|          68|          68|
    |tmp_27_i_i_fu_508_p2              |     -    |      0|  0|   41|           1|          34|
    |tmp_37_i_i_fu_530_p2              |     -    |      0|  0|   43|           1|          36|
    |tmp_i_i_i44_i_fu_826_p2           |     -    |      0|  0|   15|           7|           8|
    |tmp_i_i_i_i_fu_711_p2             |     -    |      0|  0|   15|           7|           8|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|    2|           1|           1|
    |packy_last_V_fu_442_p2            |    and   |      0|  0|    2|           1|           1|
    |vx_img_V_data_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |vx_img_V_data_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |vx_img_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |vx_img_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |vy_img_V_data_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |vy_img_V_data_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |vy_img_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |vy_img_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |exitcond_flatten_fu_378_p2        |   icmp   |      0|  0|   20|          32|          32|
    |exitcond_i6_fu_389_p2             |   icmp   |      0|  0|   13|          16|          16|
    |tmp_24_i_i_fu_485_p2              |   icmp   |      0|  0|   50|          68|           1|
    |tmp_26_i_i_fu_504_p2              |   icmp   |      0|  0|   50|          68|          68|
    |tmp_42_i_i_fu_536_p2              |   icmp   |      0|  0|   50|          68|           7|
    |tmp_69_i_fu_373_p2                |   icmp   |      0|  0|   20|          17|          17|
    |tmp_69_i_mid1_fu_412_p2           |   icmp   |      0|  0|   20|          17|          17|
    |tmp_75_i_fu_437_p2                |   icmp   |      0|  0|   20|          17|          17|
    |vx_img_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |vx_img_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |vy_img_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |vy_img_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |r_V_2_fu_855_p2                   |   lshr   |      0|  0|   66|          25|          25|
    |r_V_fu_740_p2                     |   lshr   |      0|  0|   66|          25|          25|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state31_io               |    or    |      0|  0|    2|           1|           1|
    |ap_block_state32_io               |    or    |      0|  0|    2|           1|           1|
    |ap_block_state33                  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |invertible_demorgan_fu_542_p2     |    or    |      0|  0|    2|           1|           1|
    |abs_det_A_V_fu_491_p3             |  select  |      0|  0|   79|           1|          68|
    |col_i_mid2_fu_394_p3              |  select  |      0|  0|   16|           1|           1|
    |i_op_assign_fu_607_p3             |  select  |      0|  0|   32|           1|           1|
    |p_Val2_2_fu_652_p3                |  select  |      0|  0|   32|           1|           1|
    |p_Val2_s_fu_619_p3                |  select  |      0|  0|   32|           1|           1|
    |packx_data_V_fu_788_p3            |  select  |      0|  0|    8|           1|           8|
    |packy_data_V_fu_903_p3            |  select  |      0|  0|    8|           1|           8|
    |row_i_mid2_fu_425_p3              |  select  |      0|  0|   16|           1|          16|
    |tmp_66_fu_774_p3                  |  select  |      0|  0|    8|           1|           8|
    |tmp_69_fu_889_p3                  |  select  |      0|  0|    8|           1|           8|
    |tmp_69_i_mid2_fu_417_p3           |  select  |      0|  0|    2|           1|           1|
    |ush_1_fu_835_p3                   |  select  |      0|  0|    9|           1|           9|
    |ush_fu_720_p3                     |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_746_p2                   |    shl   |      0|  0|  176|          63|          63|
    |r_V_3_fu_861_p2                   |    shl   |      0|  0|  176|          63|          63|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    |invertible_fu_581_p2              |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |     20|  0| 1838|         994|        1176|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A11_img_V_blk_n                   |   9|          2|    1|          2|
    |A12_img_V_blk_n                   |   9|          2|    1|          2|
    |A22_img_V_blk_n                   |   9|          2|    1|          2|
    |B1_img_V_blk_n                    |   9|          2|    1|          2|
    |B2_img_V_blk_n                    |   9|          2|    1|          2|
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter30          |   9|          2|    1|          2|
    |ap_phi_mux_cnt_1_i_phi_fu_301_p4  |   9|          2|   32|         64|
    |cnt_1_i_reg_297                   |   9|          2|   32|         64|
    |col_i_reg_286                     |   9|          2|   16|         32|
    |height_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_reg_264            |   9|          2|   32|         64|
    |row_i_reg_275                     |   9|          2|   16|         32|
    |vx_img_TDATA_blk_n                |   9|          2|    1|          2|
    |vx_img_V_data_V_1_data_out        |   9|          2|    8|         16|
    |vx_img_V_data_V_1_state           |  15|          3|    2|          6|
    |vx_img_V_last_V_1_data_out        |   9|          2|    1|          2|
    |vx_img_V_last_V_1_state           |  15|          3|    2|          6|
    |vy_img_TDATA_blk_n                |   9|          2|    1|          2|
    |vy_img_V_data_V_1_data_out        |   9|          2|    8|         16|
    |vy_img_V_data_V_1_state           |  15|          3|    2|          6|
    |vy_img_V_last_V_1_data_out        |   9|          2|    1|          2|
    |vy_img_V_last_V_1_state           |  15|          3|    2|          6|
    |width_blk_n                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 270|         58|  167|        344|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |A_0_0_V_reg_963                |  34|   0|   34|          0|
    |A_0_0_V_reg_963_pp0_iter2_reg  |  34|   0|   34|          0|
    |A_0_1_V_reg_969                |  34|   0|   34|          0|
    |A_0_1_V_reg_969_pp0_iter2_reg  |  34|   0|   34|          0|
    |A_1_1_V_reg_975                |  34|   0|   34|          0|
    |B_0_V_reg_981                  |  34|   0|   34|          0|
    |B_1_V_reg_986                  |  34|   0|   34|          0|
    |a_x_d_V_reg_991                |  68|   0|   68|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |b_x_c_V_reg_997                |  68|   0|   68|          0|
    |bound_reg_933                  |  32|   0|   32|          0|
    |cnt_1_i_reg_297                |  32|   0|   32|          0|
    |cnt_reg_1045                   |  32|   0|   32|          0|
    |col_i_reg_286                  |  16|   0|   16|          0|
    |exitcond_flatten_reg_938       |   1|   0|    1|          0|
    |indvar_flatten_reg_264         |  32|   0|   32|          0|
    |invertible_demorgan_reg_1023   |   1|   0|    1|          0|
    |op2_2_reg_1040                 |  64|   0|   64|          0|
    |p_Result_1_reg_1107            |   1|   0|    1|          0|
    |p_Result_s_reg_1091            |   1|   0|    1|          0|
    |packy_last_V_reg_952           |   1|   0|    1|          0|
    |recipr_det_A_reg_1070          |  32|   0|   32|          0|
    |row_i_reg_275                  |  16|   0|   16|          0|
    |tmp_25_i_i_reg_1055            |  32|   0|   32|          0|
    |tmp_26_i_i_reg_1008            |   1|   0|    1|          0|
    |tmp_27_i_i_reg_1013            |  34|   0|   34|          0|
    |tmp_30_i_i_reg_1030            |  64|   0|   64|          0|
    |tmp_33_i_i_reg_1035            |  64|   0|   64|          0|
    |tmp_37_i_i_reg_1018            |  36|   0|   36|          0|
    |tmp_38_i_i_reg_1060            |  32|   0|   32|          0|
    |tmp_39_i_i_reg_1081            |  32|   0|   32|          0|
    |tmp_40_i_i_reg_1065            |  32|   0|   32|          0|
    |tmp_41_i_i_reg_1086            |  32|   0|   32|          0|
    |tmp_66_i_reg_928               |  17|   0|   17|          0|
    |tmp_V_1_reg_1102               |  23|   0|   23|          0|
    |tmp_V_2_reg_1112               |   8|   0|    8|          0|
    |tmp_V_3_reg_1118               |  23|   0|   23|          0|
    |tmp_V_reg_1096                 |   8|   0|    8|          0|
    |tmp_i_reg_922                  |  17|   0|   17|          0|
    |vx_img_V_data_V_1_payload_A    |   8|   0|    8|          0|
    |vx_img_V_data_V_1_payload_B    |   8|   0|    8|          0|
    |vx_img_V_data_V_1_sel_rd       |   1|   0|    1|          0|
    |vx_img_V_data_V_1_sel_wr       |   1|   0|    1|          0|
    |vx_img_V_data_V_1_state        |   2|   0|    2|          0|
    |vx_img_V_last_V_1_payload_A    |   1|   0|    1|          0|
    |vx_img_V_last_V_1_payload_B    |   1|   0|    1|          0|
    |vx_img_V_last_V_1_sel_rd       |   1|   0|    1|          0|
    |vx_img_V_last_V_1_sel_wr       |   1|   0|    1|          0|
    |vx_img_V_last_V_1_state        |   2|   0|    2|          0|
    |vy_img_V_data_V_1_payload_A    |   8|   0|    8|          0|
    |vy_img_V_data_V_1_payload_B    |   8|   0|    8|          0|
    |vy_img_V_data_V_1_sel_rd       |   1|   0|    1|          0|
    |vy_img_V_data_V_1_sel_wr       |   1|   0|    1|          0|
    |vy_img_V_data_V_1_state        |   2|   0|    2|          0|
    |vy_img_V_last_V_1_payload_A    |   1|   0|    1|          0|
    |vy_img_V_last_V_1_payload_B    |   1|   0|    1|          0|
    |vy_img_V_last_V_1_sel_rd       |   1|   0|    1|          0|
    |vy_img_V_last_V_1_sel_wr       |   1|   0|    1|          0|
    |vy_img_V_last_V_1_state        |   2|   0|    2|          0|
    |width_read_reg_917             |  16|   0|   16|          0|
    |A_1_1_V_reg_975                |  64|  32|   34|          0|
    |B_0_V_reg_981                  |  64|  32|   34|          0|
    |B_1_V_reg_986                  |  64|  32|   34|          0|
    |exitcond_flatten_reg_938       |  64|  32|    1|          0|
    |invertible_demorgan_reg_1023   |  64|  32|    1|          0|
    |packy_last_V_reg_952           |  64|  32|    1|          0|
    |tmp_26_i_i_reg_1008            |  64|  32|    1|          0|
    |tmp_38_i_i_reg_1060            |  64|  32|   32|          0|
    |tmp_40_i_i_reg_1065            |  64|  32|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1769| 288| 1363|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------+-----+-----+------------+--------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | hls_ComputeVectors | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | hls_ComputeVectors | return value |
|ap_start           |  in |    1| ap_ctrl_hs | hls_ComputeVectors | return value |
|ap_done            | out |    1| ap_ctrl_hs | hls_ComputeVectors | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | hls_ComputeVectors | return value |
|ap_idle            | out |    1| ap_ctrl_hs | hls_ComputeVectors | return value |
|ap_ready           | out |    1| ap_ctrl_hs | hls_ComputeVectors | return value |
|ap_return          | out |   32| ap_ctrl_hs | hls_ComputeVectors | return value |
|A11_img_V_dout     |  in |   34|   ap_fifo  |      A11_img_V     |    pointer   |
|A11_img_V_empty_n  |  in |    1|   ap_fifo  |      A11_img_V     |    pointer   |
|A11_img_V_read     | out |    1|   ap_fifo  |      A11_img_V     |    pointer   |
|A12_img_V_dout     |  in |   34|   ap_fifo  |      A12_img_V     |    pointer   |
|A12_img_V_empty_n  |  in |    1|   ap_fifo  |      A12_img_V     |    pointer   |
|A12_img_V_read     | out |    1|   ap_fifo  |      A12_img_V     |    pointer   |
|A22_img_V_dout     |  in |   34|   ap_fifo  |      A22_img_V     |    pointer   |
|A22_img_V_empty_n  |  in |    1|   ap_fifo  |      A22_img_V     |    pointer   |
|A22_img_V_read     | out |    1|   ap_fifo  |      A22_img_V     |    pointer   |
|B1_img_V_dout      |  in |   34|   ap_fifo  |      B1_img_V      |    pointer   |
|B1_img_V_empty_n   |  in |    1|   ap_fifo  |      B1_img_V      |    pointer   |
|B1_img_V_read      | out |    1|   ap_fifo  |      B1_img_V      |    pointer   |
|B2_img_V_dout      |  in |   34|   ap_fifo  |      B2_img_V      |    pointer   |
|B2_img_V_empty_n   |  in |    1|   ap_fifo  |      B2_img_V      |    pointer   |
|B2_img_V_read      | out |    1|   ap_fifo  |      B2_img_V      |    pointer   |
|vx_img_TDATA       | out |    8|    axis    |   vx_img_V_data_V  |    pointer   |
|vx_img_TREADY      |  in |    1|    axis    |   vx_img_V_data_V  |    pointer   |
|vx_img_TVALID      | out |    1|    axis    |   vx_img_V_last_V  |    pointer   |
|vx_img_TLAST       | out |    1|    axis    |   vx_img_V_last_V  |    pointer   |
|vy_img_TDATA       | out |    8|    axis    |   vy_img_V_data_V  |    pointer   |
|vy_img_TREADY      |  in |    1|    axis    |   vy_img_V_data_V  |    pointer   |
|vy_img_TVALID      | out |    1|    axis    |   vy_img_V_last_V  |    pointer   |
|vy_img_TLAST       | out |    1|    axis    |   vy_img_V_last_V  |    pointer   |
|height_dout        |  in |   16|   ap_fifo  |       height       |    pointer   |
|height_empty_n     |  in |    1|   ap_fifo  |       height       |    pointer   |
|height_read        | out |    1|   ap_fifo  |       height       |    pointer   |
|width_dout         |  in |   16|   ap_fifo  |        width       |    pointer   |
|width_empty_n      |  in |    1|   ap_fifo  |        width       |    pointer   |
|width_read         | out |    1|   ap_fifo  |        width       |    pointer   |
+-------------------+-----+-----+------------+--------------------+--------------+

