# RUN: llc -mtriple=riscv32 -mattr=+v -run-pass=instruction-select -simplify-mir -verify-machineinstrs %s -o - | FileCheck -check-prefix=RV32I %s

---
name:            insertelement_nxv1i8
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    %1:gprb(s32) = G_CONSTANT i32 0
    %2:gprb(s8) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 0
    %4:gprb(s8) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 1 x s8>) = G_INSERT_VECTOR_ELT %0, %2(s8), %4(s8)
    $v8 = COPY %5(<vscale x 1 x s8>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv2i8
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8
  
    %0:vrb(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    %1:gprb(s32) = G_CONSTANT i32 1
    %2:gprb(s8) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 1
    %4:gprb(s8) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 2 x s8>) = G_INSERT_VECTOR_ELT %0, %2(s8), %4(s8)
    $v8 = COPY %5(<vscale x 2 x s8>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv4i8
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8
  
    %0:vrb(<vscale x 4 x s8>) = COPY $v8
    %1:gprb(s32) = G_CONSTANT i32 0
    %2:gprb(s8) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 0
    %4:gprb(s8) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 4 x s8>) = G_INSERT_VECTOR_ELT %0, %2(s8), %4(s8)
    $v8 = COPY %5(<vscale x 4 x s8>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv8i8
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8
  
    %0:vrb(<vscale x 8 x s8>) = COPY $v8
    %1:gprb(s32) = G_CONSTANT i32 1
    %2:gprb(s8) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 1
    %4:gprb(s8) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 8 x s8>) = G_INSERT_VECTOR_ELT %0, %2(s8), %4(s8)
    $v8 = COPY %5(<vscale x 8 x s8>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv16i8
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m2, $x10, $x11
  
    %0:vrb(<vscale x 16 x s8>) = COPY $v8m2
    %1:gprb(s32) = COPY $x10
    %2:gprb(s32) = COPY $x11
    %3:gprb(s8) = G_TRUNC %1(s32)
    %4:gprb(s8) = G_TRUNC %2(s32)
    %5:vrb(<vscale x 16 x s8>) = G_INSERT_VECTOR_ELT %0, %3(s8), %4(s8)
    $v8m2 = COPY %5(<vscale x 16 x s8>)
    PseudoRET implicit $v8m2

...
---
name:            insertelement_nxv32i8
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m4, $x10, $x11
  
    %0:vrb(<vscale x 32 x s8>) = COPY $v8m4
    %1:gprb(s32) = COPY $x10
    %2:gprb(s32) = COPY $x11
    %3:gprb(s8) = G_TRUNC %1(s32)
    %4:gprb(s8) = G_TRUNC %2(s32)
    %5:vrb(<vscale x 32 x s8>) = G_INSERT_VECTOR_ELT %0, %3(s8), %4(s8)
    $v8m4 = COPY %5(<vscale x 32 x s8>)
    PseudoRET implicit $v8m4

...
---
name:            insertelement_nxv64i8
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 64 x s8>) = G_IMPLICIT_DEF
    %1:gprb(s32) = G_CONSTANT i32 0
    %2:gprb(s8) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 0
    %4:gprb(s8) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 64 x s8>) = G_INSERT_VECTOR_ELT %0, %2(s8), %4(s8)
    $v8m8 = COPY %5(<vscale x 64 x s8>)
    PseudoRET implicit $v8m8

...
---
name:            insertelement_nxv1i16
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    %1:gprb(s32) = G_CONSTANT i32 0
    %2:gprb(s16) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 0
    %4:gprb(s16) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 1 x s16>) = G_INSERT_VECTOR_ELT %0, %2(s16), %4(s16)
    $v8 = COPY %5(<vscale x 1 x s16>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv2i16
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    %1:gprb(s32) = G_CONSTANT i32 1
    %2:gprb(s16) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 1
    %4:gprb(s16) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 2 x s16>) = G_INSERT_VECTOR_ELT %0, %2(s16), %4(s16)
    $v8 = COPY %5(<vscale x 2 x s16>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv4i16
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8
  
    %0:vrb(<vscale x 4 x s16>) = COPY $v8
    %1:gprb(s32) = G_CONSTANT i32 0
    %2:gprb(s16) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 0
    %4:gprb(s16) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 4 x s16>) = G_INSERT_VECTOR_ELT %0, %2(s16), %4(s16)
    $v8 = COPY %5(<vscale x 4 x s16>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv8i16
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m2
  
    %0:vrb(<vscale x 8 x s16>) = COPY $v8m2
    %1:gprb(s32) = G_CONSTANT i32 1
    %2:gprb(s16) = G_TRUNC %1(s32)
    %3:gprb(s32) = G_CONSTANT i32 1
    %4:gprb(s16) = G_TRUNC %3(s32)
    %5:vrb(<vscale x 8 x s16>) = G_INSERT_VECTOR_ELT %0, %2(s16), %4(s16)
    $v8m2 = COPY %5(<vscale x 8 x s16>)
    PseudoRET implicit $v8m2

...
---
name:            insertelement_nxv16i16
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m4, $x10, $x11
  
    %0:vrb(<vscale x 16 x s16>) = COPY $v8m4
    %1:gprb(s32) = COPY $x10
    %2:gprb(s32) = COPY $x11
    %3:gprb(s16) = G_TRUNC %1(s32)
    %4:gprb(s16) = G_TRUNC %2(s32)
    %5:vrb(<vscale x 16 x s16>) = G_INSERT_VECTOR_ELT %0, %3(s16), %4(s16)
    $v8m4 = COPY %5(<vscale x 16 x s16>)
    PseudoRET implicit $v8m4

...
---
name:            insertelement_nxv32i16
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m8, $x10, $x11
  
    %0:vrb(<vscale x 32 x s16>) = COPY $v8m8
    %1:gprb(s32) = COPY $x10
    %2:gprb(s32) = COPY $x11
    %3:gprb(s16) = G_TRUNC %1(s32)
    %4:gprb(s16) = G_TRUNC %2(s32)
    %5:vrb(<vscale x 32 x s16>) = G_INSERT_VECTOR_ELT %0, %3(s16), %4(s16)
    $v8m8 = COPY %5(<vscale x 32 x s16>)
    PseudoRET implicit $v8m8

...
---
name:            insertelement_nxv1i32
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    %1:gprb(s32) = G_CONSTANT i32 0
    %2:gprb(s32) = G_CONSTANT i32 0
    %3:vrb(<vscale x 1 x s32>) = G_INSERT_VECTOR_ELT %0, %1(s32), %2(s32)
    $v8 = COPY %3(<vscale x 1 x s32>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv2i32
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    %1:gprb(s32) = G_CONSTANT i32 1
    %2:gprb(s32) = G_CONSTANT i32 1
    %3:vrb(<vscale x 2 x s32>) = G_INSERT_VECTOR_ELT %0, %1(s32), %2(s32)
    $v8 = COPY %3(<vscale x 2 x s32>)
    PseudoRET implicit $v8

...
---
name:            insertelement_nxv4i32
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m2
  
    %0:vrb(<vscale x 4 x s32>) = COPY $v8m2
    %1:gprb(s32) = G_CONSTANT i32 0
    %2:gprb(s32) = G_CONSTANT i32 0
    %3:vrb(<vscale x 4 x s32>) = G_INSERT_VECTOR_ELT %0, %1(s32), %2(s32)
    $v8m2 = COPY %3(<vscale x 4 x s32>)
    PseudoRET implicit $v8m2

...
---
name:            insertelement_nxv8i32
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m4
  
    %0:vrb(<vscale x 8 x s32>) = COPY $v8m4
    %1:gprb(s32) = G_CONSTANT i32 1
    %2:gprb(s32) = G_CONSTANT i32 1
    %3:vrb(<vscale x 8 x s32>) = G_INSERT_VECTOR_ELT %0, %1(s32), %2(s32)
    $v8m4 = COPY %3(<vscale x 8 x s32>)
    PseudoRET implicit $v8m4

...
---
name:            insertelement_nxv16i32
legalized:       true
regBankSelected: true
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $v8m8, $x10, $x11
  
    %0:vrb(<vscale x 16 x s32>) = COPY $v8m8
    %1:gprb(s32) = COPY $x10
    %2:gprb(s32) = COPY $x11
    %3:vrb(<vscale x 16 x s32>) = G_INSERT_VECTOR_ELT %0, %1(s32), %2(s32)
    $v8m8 = COPY %3(<vscale x 16 x s32>)
    PseudoRET implicit $v8m8

...
