Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri May 30 21:23:24 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/adpcm_main_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (72)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.432        0.000                      0                 8319        0.043        0.000                      0                 8319        3.458        0.000                       0                  2840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.432        0.000                      0                 8319        0.043        0.000                      0                 8319        3.458        0.000                       0                  2840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 3.737ns (57.337%)  route 2.781ns (42.663%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1412_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     6.471 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.497    bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[15]_i_1_n_20
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.553 r  bd_0_i/hls_inst/inst/grp_decode_fu_397/mul_32s_32s_64_1_1_U113/apl2_reg_2151_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.578    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_fu_1088_p2[16]
    SLICE_X73Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_397/ap_clk
    SLICE_X73Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y71         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_397/apl2_reg_2151_reg[16]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  1.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_162_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_162_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.700%)  route 0.037ns (38.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_162_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_fu_162_reg[1]/Q
                         net (fo=7, routed)           0.031     0.083    bd_0_i/hls_inst/inst/in_data_address0[2]
    SLICE_X64Y57         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.103 r  bd_0_i/hls_inst/inst/i_fu_162[2]_i_1/O
                         net (fo=1, routed)           0.006     0.109    bd_0_i/hls_inst/inst/add_ln217_fu_476_p2[2]
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_162_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_162_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X64Y57         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_fu_162_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK



