// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RFIFONUM,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        sext_ln76,
        conv_wt_buf_V_address0,
        conv_wt_buf_V_ce0,
        conv_wt_buf_V_we0,
        conv_wt_buf_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [63:0] m_axi_wt_AWADDR;
output  [0:0] m_axi_wt_AWID;
output  [31:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [0:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [15:0] m_axi_wt_WDATA;
output  [1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [0:0] m_axi_wt_WID;
output  [0:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [63:0] m_axi_wt_ARADDR;
output  [0:0] m_axi_wt_ARID;
output  [31:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [0:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [15:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [0:0] m_axi_wt_RID;
input  [9:0] m_axi_wt_RFIFONUM;
input  [0:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [0:0] m_axi_wt_BID;
input  [0:0] m_axi_wt_BUSER;
input  [62:0] sext_ln76;
output  [9:0] conv_wt_buf_V_address0;
output   conv_wt_buf_V_ce0;
output   conv_wt_buf_V_we0;
output  [15:0] conv_wt_buf_V_d0;

reg ap_idle;
reg m_axi_wt_RREADY;
reg conv_wt_buf_V_ce0;
reg conv_wt_buf_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln76_reg_565;
reg   [0:0] icmp_ln76_reg_565_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln76_fu_178_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    wt_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln79_fu_196_p2;
reg   [0:0] icmp_ln79_reg_569;
wire   [0:0] xor_ln76_fu_202_p2;
reg   [0:0] xor_ln76_reg_577;
wire   [0:0] icmp_ln82_fu_208_p2;
reg   [0:0] icmp_ln82_reg_582;
wire   [0:0] and_ln76_1_fu_214_p2;
reg   [0:0] and_ln76_1_reg_587;
wire   [0:0] or_ln79_fu_220_p2;
reg   [0:0] or_ln79_reg_593;
wire  signed [6:0] add_ln87_fu_362_p2;
reg  signed [6:0] add_ln87_reg_598;
wire   [2:0] select_ln82_fu_400_p3;
reg   [2:0] select_ln82_reg_604;
reg   [2:0] select_ln82_reg_604_pp0_iter2_reg;
wire   [2:0] select_ln82_1_fu_408_p3;
reg   [2:0] select_ln82_1_reg_609;
wire   [9:0] trunc_ln87_fu_477_p1;
reg   [9:0] trunc_ln87_reg_614;
wire   [6:0] trunc_ln87_1_fu_481_p1;
reg   [6:0] trunc_ln87_1_reg_619;
reg   [15:0] wt_addr_read_reg_624;
reg    ap_condition_exit_pp0_iter2_stage0;
wire   [63:0] zext_ln87_5_fu_506_p1;
reg   [2:0] kw_fu_84;
wire   [2:0] add_ln85_fu_416_p2;
wire    ap_loop_init;
reg   [2:0] kh_fu_88;
reg   [5:0] indvar_flatten49_fu_92;
wire   [5:0] select_ln82_2_fu_232_p3;
reg   [5:0] ap_sig_allocacmp_indvar_flatten49_load;
reg   [1:0] c_fu_96;
wire   [1:0] select_ln79_1_fu_351_p3;
reg   [7:0] indvar_flatten63_fu_100;
wire   [7:0] select_ln79_2_fu_246_p3;
reg   [7:0] ap_sig_allocacmp_indvar_flatten63_load;
reg   [2:0] f_fu_104;
wire   [2:0] select_ln76_1_fu_294_p3;
reg   [9:0] indvar_flatten87_fu_108;
wire   [9:0] add_ln76_1_fu_184_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten87_load;
wire   [5:0] add_ln82_1_fu_226_p2;
wire   [7:0] add_ln79_1_fu_240_p2;
wire   [2:0] add_ln76_fu_281_p2;
wire   [4:0] tmp_s_fu_305_p3;
wire   [5:0] zext_ln87_1_fu_313_p1;
wire   [5:0] zext_ln87_fu_301_p1;
wire   [5:0] sub_ln87_fu_317_p2;
wire   [0:0] icmp_ln85_fu_327_p2;
wire   [1:0] select_ln76_fu_287_p3;
wire   [1:0] add_ln79_fu_338_p2;
wire  signed [6:0] sext_ln79_fu_323_p1;
wire   [6:0] zext_ln87_2_fu_358_p1;
wire   [0:0] xor_ln79_fu_368_p2;
wire   [0:0] and_ln76_fu_333_p2;
wire   [0:0] or_ln79_1_fu_373_p2;
wire   [2:0] select_ln79_fu_344_p3;
wire   [0:0] and_ln79_fu_378_p2;
wire   [0:0] or_ln82_fu_390_p2;
wire   [0:0] or_ln82_1_fu_395_p2;
wire   [2:0] add_ln82_fu_384_p2;
wire   [9:0] tmp_fu_451_p3;
wire  signed [60:0] sext_ln87_1_fu_458_p1;
wire  signed [60:0] sext_ln87_fu_448_p1;
wire   [60:0] sub_ln87_1_fu_462_p2;
wire   [60:0] zext_ln87_3_fu_468_p1;
wire   [60:0] add_ln87_1_fu_471_p2;
wire   [9:0] p_shl_fu_485_p3;
wire   [9:0] sub_ln87_2_fu_492_p2;
wire   [9:0] zext_ln87_4_fu_497_p1;
wire   [9:0] add_ln87_2_fu_500_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

tiled_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            c_fu_96 <= 2'd0;
        end else if (((icmp_ln76_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            c_fu_96 <= select_ln79_1_fu_351_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            f_fu_104 <= 3'd0;
        end else if (((icmp_ln76_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            f_fu_104 <= select_ln76_1_fu_294_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_178_p2 == 1'd0))) begin
            indvar_flatten49_fu_92 <= select_ln82_2_fu_232_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten49_fu_92 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_178_p2 == 1'd0))) begin
            indvar_flatten63_fu_100 <= select_ln79_2_fu_246_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten63_fu_100 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln76_fu_178_p2 == 1'd0))) begin
            indvar_flatten87_fu_108 <= add_ln76_1_fu_184_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten87_fu_108 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            kh_fu_88 <= 3'd0;
        end else if (((icmp_ln76_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            kh_fu_88 <= select_ln82_1_fu_408_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            kw_fu_84 <= 3'd0;
        end else if (((icmp_ln76_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            kw_fu_84 <= add_ln85_fu_416_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_565 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln87_reg_598 <= add_ln87_fu_362_p2;
        select_ln82_1_reg_609 <= select_ln82_1_fu_408_p3;
        select_ln82_reg_604 <= select_ln82_fu_400_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_178_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln76_1_reg_587 <= and_ln76_1_fu_214_p2;
        icmp_ln79_reg_569 <= icmp_ln79_fu_196_p2;
        icmp_ln82_reg_582 <= icmp_ln82_fu_208_p2;
        or_ln79_reg_593 <= or_ln79_fu_220_p2;
        xor_ln76_reg_577 <= xor_ln76_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln76_reg_565 <= icmp_ln76_fu_178_p2;
        icmp_ln76_reg_565_pp0_iter1_reg <= icmp_ln76_reg_565;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        select_ln82_reg_604_pp0_iter2_reg <= select_ln82_reg_604;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_565_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln87_1_reg_619 <= trunc_ln87_1_fu_481_p1;
        trunc_ln87_reg_614 <= trunc_ln87_fu_477_p1;
        wt_addr_read_reg_624 <= m_axi_wt_RDATA;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_fu_178_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_565_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten49_load = 6'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten49_load = indvar_flatten49_fu_92;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten63_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten63_load = indvar_flatten63_fu_100;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten87_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten87_load = indvar_flatten87_fu_108;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_wt_buf_V_ce0 = 1'b1;
    end else begin
        conv_wt_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_wt_buf_V_we0 = 1'b1;
    end else begin
        conv_wt_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_565_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_wt_RREADY = 1'b1;
    end else begin
        m_axi_wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_565_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        wt_blk_n_R = m_axi_wt_RVALID;
    end else begin
        wt_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln76_1_fu_184_p2 = (ap_sig_allocacmp_indvar_flatten87_load + 10'd1);

assign add_ln76_fu_281_p2 = (f_fu_104 + 3'd1);

assign add_ln79_1_fu_240_p2 = (ap_sig_allocacmp_indvar_flatten63_load + 8'd1);

assign add_ln79_fu_338_p2 = (select_ln76_fu_287_p3 + 2'd1);

assign add_ln82_1_fu_226_p2 = (ap_sig_allocacmp_indvar_flatten49_load + 6'd1);

assign add_ln82_fu_384_p2 = (select_ln79_fu_344_p3 + 3'd1);

assign add_ln85_fu_416_p2 = (select_ln82_fu_400_p3 + 3'd1);

assign add_ln87_1_fu_471_p2 = (sub_ln87_1_fu_462_p2 + zext_ln87_3_fu_468_p1);

assign add_ln87_2_fu_500_p2 = (sub_ln87_2_fu_492_p2 + zext_ln87_4_fu_497_p1);

assign add_ln87_fu_362_p2 = ($signed(sext_ln79_fu_323_p1) + $signed(zext_ln87_2_fu_358_p1));

assign and_ln76_1_fu_214_p2 = (xor_ln76_fu_202_p2 & icmp_ln82_fu_208_p2);

assign and_ln76_fu_333_p2 = (xor_ln76_reg_577 & icmp_ln85_fu_327_p2);

assign and_ln79_fu_378_p2 = (or_ln79_1_fu_373_p2 & and_ln76_fu_333_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln76_reg_565_pp0_iter1_reg == 1'd0) & (m_axi_wt_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln76_reg_565_pp0_iter1_reg == 1'd0) & (m_axi_wt_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln76_reg_565_pp0_iter1_reg == 1'd0) & (m_axi_wt_RVALID == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign conv_wt_buf_V_address0 = zext_ln87_5_fu_506_p1;

assign conv_wt_buf_V_d0 = wt_addr_read_reg_624;

assign icmp_ln76_fu_178_p2 = ((ap_sig_allocacmp_indvar_flatten87_load == 10'd588) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_196_p2 = ((ap_sig_allocacmp_indvar_flatten63_load == 8'd147) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_208_p2 = ((ap_sig_allocacmp_indvar_flatten49_load == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_327_p2 = ((kw_fu_84 == 3'd7) ? 1'b1 : 1'b0);

assign m_axi_wt_ARADDR = 64'd0;

assign m_axi_wt_ARBURST = 2'd0;

assign m_axi_wt_ARCACHE = 4'd0;

assign m_axi_wt_ARID = 1'd0;

assign m_axi_wt_ARLEN = 32'd0;

assign m_axi_wt_ARLOCK = 2'd0;

assign m_axi_wt_ARPROT = 3'd0;

assign m_axi_wt_ARQOS = 4'd0;

assign m_axi_wt_ARREGION = 4'd0;

assign m_axi_wt_ARSIZE = 3'd0;

assign m_axi_wt_ARUSER = 1'd0;

assign m_axi_wt_ARVALID = 1'b0;

assign m_axi_wt_AWADDR = 64'd0;

assign m_axi_wt_AWBURST = 2'd0;

assign m_axi_wt_AWCACHE = 4'd0;

assign m_axi_wt_AWID = 1'd0;

assign m_axi_wt_AWLEN = 32'd0;

assign m_axi_wt_AWLOCK = 2'd0;

assign m_axi_wt_AWPROT = 3'd0;

assign m_axi_wt_AWQOS = 4'd0;

assign m_axi_wt_AWREGION = 4'd0;

assign m_axi_wt_AWSIZE = 3'd0;

assign m_axi_wt_AWUSER = 1'd0;

assign m_axi_wt_AWVALID = 1'b0;

assign m_axi_wt_BREADY = 1'b0;

assign m_axi_wt_WDATA = 16'd0;

assign m_axi_wt_WID = 1'd0;

assign m_axi_wt_WLAST = 1'b0;

assign m_axi_wt_WSTRB = 2'd0;

assign m_axi_wt_WUSER = 1'd0;

assign m_axi_wt_WVALID = 1'b0;

assign or_ln79_1_fu_373_p2 = (xor_ln79_fu_368_p2 | icmp_ln79_reg_569);

assign or_ln79_fu_220_p2 = (icmp_ln79_fu_196_p2 | and_ln76_1_fu_214_p2);

assign or_ln82_1_fu_395_p2 = (or_ln82_fu_390_p2 | icmp_ln79_reg_569);

assign or_ln82_fu_390_p2 = (and_ln79_fu_378_p2 | and_ln76_1_reg_587);

assign p_shl_fu_485_p3 = {{trunc_ln87_1_reg_619}, {3'd0}};

assign select_ln76_1_fu_294_p3 = ((icmp_ln79_reg_569[0:0] == 1'b1) ? add_ln76_fu_281_p2 : f_fu_104);

assign select_ln76_fu_287_p3 = ((icmp_ln79_reg_569[0:0] == 1'b1) ? 2'd0 : c_fu_96);

assign select_ln79_1_fu_351_p3 = ((and_ln76_1_reg_587[0:0] == 1'b1) ? add_ln79_fu_338_p2 : select_ln76_fu_287_p3);

assign select_ln79_2_fu_246_p3 = ((icmp_ln79_fu_196_p2[0:0] == 1'b1) ? 8'd1 : add_ln79_1_fu_240_p2);

assign select_ln79_fu_344_p3 = ((or_ln79_reg_593[0:0] == 1'b1) ? 3'd0 : kh_fu_88);

assign select_ln82_1_fu_408_p3 = ((and_ln79_fu_378_p2[0:0] == 1'b1) ? add_ln82_fu_384_p2 : select_ln79_fu_344_p3);

assign select_ln82_2_fu_232_p3 = ((or_ln79_fu_220_p2[0:0] == 1'b1) ? 6'd1 : add_ln82_1_fu_226_p2);

assign select_ln82_fu_400_p3 = ((or_ln82_1_fu_395_p2[0:0] == 1'b1) ? 3'd0 : kw_fu_84);

assign sext_ln79_fu_323_p1 = $signed(sub_ln87_fu_317_p2);

assign sext_ln87_1_fu_458_p1 = $signed(tmp_fu_451_p3);

assign sext_ln87_fu_448_p1 = add_ln87_reg_598;

assign sub_ln87_1_fu_462_p2 = ($signed(sext_ln87_1_fu_458_p1) - $signed(sext_ln87_fu_448_p1));

assign sub_ln87_2_fu_492_p2 = (p_shl_fu_485_p3 - trunc_ln87_reg_614);

assign sub_ln87_fu_317_p2 = (zext_ln87_1_fu_313_p1 - zext_ln87_fu_301_p1);

assign tmp_fu_451_p3 = {{add_ln87_reg_598}, {3'd0}};

assign tmp_s_fu_305_p3 = {{select_ln76_1_fu_294_p3}, {2'd0}};

assign trunc_ln87_1_fu_481_p1 = add_ln87_1_fu_471_p2[6:0];

assign trunc_ln87_fu_477_p1 = add_ln87_1_fu_471_p2[9:0];

assign xor_ln76_fu_202_p2 = (icmp_ln79_fu_196_p2 ^ 1'd1);

assign xor_ln79_fu_368_p2 = (icmp_ln82_reg_582 ^ 1'd1);

assign zext_ln87_1_fu_313_p1 = tmp_s_fu_305_p3;

assign zext_ln87_2_fu_358_p1 = select_ln79_1_fu_351_p3;

assign zext_ln87_3_fu_468_p1 = select_ln82_1_reg_609;

assign zext_ln87_4_fu_497_p1 = select_ln82_reg_604_pp0_iter2_reg;

assign zext_ln87_5_fu_506_p1 = add_ln87_2_fu_500_p2;

assign zext_ln87_fu_301_p1 = select_ln76_1_fu_294_p3;

endmodule //tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
