read_verilog ../top.v
synth -top top
rename -top new_top
tee -o result.out dump
