<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$BIN_STEP$29 <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_data_6502(2)_BUFR_MC$1 <= ((NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND aec AND address_6502(0) AND r_w_7501 AND pio(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND aec AND NOT address_6502(0) AND ddr_pio(2) AND r_w_7501));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_data_6502(7)_BUFR_MC$6 <= (($OpTx$DEC_data_6502(7)_BUFR_MC$3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502_12_IBUF$BUF0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(9) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(8) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(7) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(14) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(13) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(12) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(11) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(10) AND data_7501(7).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_data_6502(7)_BUFR_MC$4 <= (($OpTx$DEC_data_6502(7)_BUFR_MC$5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(6) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(5) AND data_7501(7).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_data_6502(7)_BUFR_MC$3 <= ((NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND aec AND address_6502(0) AND r_w_7501 AND pio(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND aec AND NOT address_6502(0) AND ddr_pio(6) AND r_w_7501));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_data_6502(7)_BUFR_MC$5 <= (($OpTx$DEC_data_6502(7)_BUFR_MC$6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(4) AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(3) AND data_7501(7).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(0) <= address_6502(0);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(0) <= address_7501_I(0) when address_7501_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(0) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(1) <= address_6502(1);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(1) <= address_7501_I(1) when address_7501_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(1) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(2) <= address_6502(2);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(2) <= address_7501_I(2) when address_7501_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(2) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(3) <= address_6502(3);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(3) <= address_7501_I(3) when address_7501_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(3) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(4) <= address_6502(4);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(4) <= address_7501_I(4) when address_7501_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(4) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(5) <= address_6502(5);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(5) <= address_7501_I(5) when address_7501_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(5) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(6) <= address_6502(6);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(6) <= address_7501_I(6) when address_7501_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(6) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(7) <= address_6502(7);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(7) <= address_7501_I(7) when address_7501_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(7) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(8) <= address_6502(8);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(8) <= address_7501_I(8) when address_7501_OE(8) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(8) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(9) <= address_6502(9);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(9) <= address_7501_I(9) when address_7501_OE(9) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(9) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(10) <= address_6502(10);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(10) <= address_7501_I(10) when address_7501_OE(10) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(10) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(11) <= address_6502(11);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(11) <= address_7501_I(11) when address_7501_OE(11) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(11) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(12) <= address_6502(12);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(12) <= address_7501_I(12) when address_7501_OE(12) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(12) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(13) <= address_6502(13);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(13) <= address_7501_I(13) when address_7501_OE(13) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(13) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(14) <= address_6502(14);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(14) <= address_7501_I(14) when address_7501_OE(14) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(14) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
address_7501_I(15) <= address_6502(15);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501(15) <= address_7501_I(15) when address_7501_OE(15) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address_7501_OE(15) <= aec;
</td></tr><tr><td>
</td></tr><tr><td>
data_6502(0)_BUFR <= ((address_6502(9) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(8) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(7) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(1) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(15) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502_8_IBUF$BUF0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(6) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(5) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(4) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(3) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(2) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(14) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(13) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(12) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(11) AND data_7501(0).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(10) AND data_7501(0).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(0) <= data_6502(0)_BUFR;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(0) <= data_6502_I(0) when data_6502_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(0) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(1) <= data_6502(1)_BUFR;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(1) <= data_6502_I(1) when data_6502_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(1) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502(1)_BUFR <= ((address_6502_2_IBUF$BUF0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(9) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(8) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(7) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(1) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(15) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(6) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(5) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(4) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(3) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(2) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(14) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(13) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(12) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(11) AND data_7501(1).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(10) AND data_7501(1).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
data_6502(2)_BUFR <= (($OpTx$DEC_data_6502(2)_BUFR_MC$1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(4) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(3) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(2) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(1) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502_13_IBUF$BUF0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(9) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(8) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(7) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(14) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(15) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(13) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(12) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(11) AND data_7501(2).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(10) AND data_7501(2).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(2) <= data_6502(2)_BUFR;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(2) <= data_6502_I(2) when data_6502_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(2) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(3) <= data_6502(3)_BUFR;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(3) <= data_6502_I(3) when data_6502_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(3) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502(3)_BUFR <= ((address_6502_14_IBUF$BUF0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(9) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(8) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(7) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(1) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(15) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(6) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(5) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(4) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(3) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(2) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(14) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(13) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(12) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(11) AND data_7501(3).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(10) AND data_7501(3).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
data_6502(4)_BUFR <= ((address_6502(9) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(8) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(7) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(1) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(15) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502_15_IBUF$BUF0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(6) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(5) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(4) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(3) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(2) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(14) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(13) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(12) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(11) AND data_7501(4).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(10) AND data_7501(4).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(4) <= data_6502(4)_BUFR;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(4) <= data_6502_I(4) when data_6502_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(4) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(5) <= NOT (((NOT data_7501(5).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND aec AND r_w_7501)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(5) <= data_6502_I(5) when data_6502_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(5) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(6) <= data_6502(6)_BUFR;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(6) <= data_6502_I(6) when data_6502_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(6) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502(6)_BUFR <= (($OpTx$DEC_data_6502(7)_BUFR_MC$4.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(9) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(8) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(7) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(1) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(15) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(6) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(5) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(4) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(3) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(2) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(14) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(13) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(12) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(11) AND data_7501(6).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (address_6502(10) AND data_7501(6).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
data_6502_I(7) <= data_6502(7)_BUFR;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502(7) <= data_6502_I(7) when data_6502_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_6502_OE(7) <= (aec AND r_w_7501);
</td></tr><tr><td>
</td></tr><tr><td>
data_6502(7)_BUFR <= (($OpTx$DEC_data_6502(7)_BUFR_MC$4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT aec AND data_7501(7).PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT r_w_7501 AND data_7501(7).PIN));
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(0) <= data_6502(0).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(0) <= data_7501_I(0) when data_7501_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(0) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(1) <= data_6502(1).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(1) <= data_7501_I(1) when data_7501_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(1) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(2) <= data_6502(2).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(2) <= data_7501_I(2) when data_7501_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(2) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(3) <= data_6502(3).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(3) <= data_7501_I(3) when data_7501_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(3) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(4) <= data_6502(4).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(4) <= data_7501_I(4) when data_7501_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(4) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(5) <= data_6502(5).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(5) <= data_7501_I(5) when data_7501_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(5) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(6) <= data_6502(6).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(6) <= data_7501_I(6) when data_7501_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(6) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
</td></tr><tr><td>
data_7501_I(7) <= data_6502(7).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501(7) <= data_7501_I(7) when data_7501_OE(7) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_7501_OE(7) <= (aec AND NOT r_w_7501 AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
FDCPE_ddr_pio0: FDCPE port map (ddr_pio(0),data_6502(0).PIN,NOT clock,NOT _reset,'0',ddr_pio_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ddr_pio_CE(0) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND NOT address_6502(0) AND NOT r_w_6502);
</td></tr><tr><td>
FDCPE_ddr_pio1: FDCPE port map (ddr_pio(1),data_6502(1).PIN,NOT clock,NOT _reset,'0',ddr_pio_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ddr_pio_CE(1) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND NOT address_6502(0) AND NOT r_w_6502);
</td></tr><tr><td>
FDCPE_ddr_pio2: FDCPE port map (ddr_pio(2),data_6502(2).PIN,NOT clock,NOT _reset,'0',ddr_pio_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ddr_pio_CE(2) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND NOT address_6502(0) AND NOT r_w_6502);
</td></tr><tr><td>
FDCPE_ddr_pio3: FDCPE port map (ddr_pio(3),data_6502(3).PIN,NOT clock,NOT _reset,'0',ddr_pio_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ddr_pio_CE(3) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND NOT address_6502(0) AND NOT r_w_6502);
</td></tr><tr><td>
FDCPE_ddr_pio4: FDCPE port map (ddr_pio(4),data_6502(4).PIN,NOT clock,NOT _reset,'0',ddr_pio_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ddr_pio_CE(4) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND NOT address_6502(0) AND NOT r_w_6502);
</td></tr><tr><td>
FDCPE_ddr_pio5: FDCPE port map (ddr_pio(5),data_6502(6).PIN,NOT clock,NOT _reset,'0',ddr_pio_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ddr_pio_CE(5) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND NOT address_6502(0) AND NOT r_w_6502);
</td></tr><tr><td>
FDCPE_ddr_pio6: FDCPE port map (ddr_pio(6),data_6502(7).PIN,NOT clock,NOT _reset,'0',ddr_pio_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ddr_pio_CE(6) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND NOT address_6502(0) AND NOT r_w_6502);
</td></tr><tr><td>
FDCPE_pio0: FDCPE port map (pio_I(0),data_6502(0).PIN,NOT clock,NOT _reset,'0',pio_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_CE(0) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND address_6502(0) AND NOT r_w_6502);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio(0) <= pio_I(0) when pio_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_OE(0) <= ddr_pio(0);
</td></tr><tr><td>
FDCPE_pio1: FDCPE port map (pio_I(1),data_6502(1).PIN,NOT clock,NOT _reset,'0',pio_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_CE(1) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND address_6502(0) AND NOT r_w_6502);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio(1) <= pio_I(1) when pio_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_OE(1) <= ddr_pio(1);
</td></tr><tr><td>
FDCPE_pio2: FDCPE port map (pio_I(2),data_6502(2).PIN,NOT clock,NOT _reset,'0',pio_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_CE(2) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND address_6502(0) AND NOT r_w_6502);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio(2) <= pio_I(2) when pio_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_OE(2) <= ddr_pio(2);
</td></tr><tr><td>
FDCPE_pio3: FDCPE port map (pio_I(3),data_6502(3).PIN,NOT clock,NOT _reset,'0',pio_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_CE(3) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND address_6502(0) AND NOT r_w_6502);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio(3) <= pio_I(3) when pio_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_OE(3) <= ddr_pio(3);
</td></tr><tr><td>
FDCPE_pio4: FDCPE port map (pio_I(4),data_6502(4).PIN,NOT clock,NOT _reset,'0',pio_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_CE(4) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND address_6502(0) AND NOT r_w_6502);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio(4) <= pio_I(4) when pio_OE(4) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_OE(4) <= ddr_pio(4);
</td></tr><tr><td>
FDCPE_pio5: FDCPE port map (pio_I(5),data_6502(6).PIN,NOT clock,NOT _reset,'0',pio_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_CE(5) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND address_6502(0) AND NOT r_w_6502);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio(5) <= pio_I(5) when pio_OE(5) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_OE(5) <= ddr_pio(5);
</td></tr><tr><td>
FDCPE_pio6: FDCPE port map (pio_I(6),data_6502(7).PIN,NOT clock,NOT _reset,'0',pio_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_CE(6) <= (NOT address_6502(9) AND NOT address_6502(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(7) AND NOT address_6502(14) AND NOT address_6502(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(12) AND NOT address_6502(11) AND NOT address_6502(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(6) AND NOT address_6502(5) AND NOT address_6502(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(3) AND NOT address_6502(2) AND NOT address_6502(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT address_6502(15) AND address_6502(0) AND NOT r_w_6502);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio(6) <= pio_I(6) when pio_OE(6) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pio_OE(6) <= ddr_pio(6);
</td></tr><tr><td>
FDCPE_r_w_7501: FDCPE port map (r_w_7501_I,'0','0',r_w_7501_CLR,r_w_7501_PRE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;r_w_7501_CLR <= (NOT r_w_6502 AND gate_in);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;r_w_7501_PRE <= (r_w_6502 AND gate_in);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;r_w_7501 <= r_w_7501_I when r_w_7501_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;r_w_7501_OE <= (aec AND NOT $OpTx$BIN_STEP$29);
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
