Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\serial_tx.v" into library work
Parsing module <serial_tx>.
Analyzing Verilog file "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\serial_rx.v" into library work
Parsing module <serial_rx>.
Analyzing Verilog file "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\programmer.v" into library work
Parsing module <programmer>.
Analyzing Verilog file "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\fifo.v" into library work
Parsing module <buffer>.
Analyzing Verilog file "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <programmer>.
WARNING:HDLCompiler:1127 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" Line 8: Assignment to prog_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" Line 9: Assignment to pgm_rdy ignored, since the identifier is never used

Elaborating module <buffer>.

Elaborating module <uart(CLK_RATE=50000000,SERIAL_BAUD_RATE=115200)>.

Elaborating module <serial_rx(CLK_PER_BIT=434)>.

Elaborating module <serial_tx(CLK_PER_BIT=434)>.
WARNING:HDLCompiler:1127 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\serial_tx.v" Line 21: Assignment to tx ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" Line 14: Assignment to new_rx_data ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" Line 6: Net <new_tx_data> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" Line 11: Net <rdy> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v".
INFO:Xst:3210 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" line 8: Output port <rdy> of the instance <pgm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" line 8: Output port <data_latch> of the instance <pgm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" line 8: Output port <addr_latch> of the instance <pgm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" line 13: Output port <busy> of the instance <host> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\mojo_top.v" line 13: Output port <new_rx_data> of the instance <host> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <new_tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mojo_top> synthesized.

Synthesizing Unit <programmer>.
    Related source file is "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\programmer.v".
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <data_latch>.
    Found 1-bit register for signal <addr_latch>.
    Found 11-bit register for signal <addr_dat>.
    Found 1-bit register for signal <rdy>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <programmer> synthesized.

Synthesizing Unit <buffer>.
    Related source file is "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\fifo.v".
    Found 2048x8-bit single-port RAM <Mram_blockram> for signal <blockram>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <buffer> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\uart.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 115200
        CLK_PER_BIT = 434
WARNING:Xst:653 - Signal <tx> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\serial_rx.v".
        CLK_PER_BIT = 434
        CTR_SIZE = 9
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 9-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <ctr_q[8]_GND_5_o_add_7_OUT> created at line 47.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "C:\Users\Bryan Orabutt\Documents\Verilog Modules\PGM8755\src\serial_tx.v".
        CLK_PER_BIT = 434
        CTR_SIZE = 9
WARNING:Xst:647 - Input <data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 9-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    WARNING:Xst:2404 -  FFs/Latches <block_q<0:0>> (without init value) have a constant value of 0 in block <serial_tx>.
    Summary:
	no macro.
Unit <serial_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x8-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 5
 11-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <buff> is unconnected in block <mojo_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <uart_tx> is unconnected in block <host>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <uart_rx> is unconnected in block <host>.
   It will be removed from the design.

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <host/uart_rx> of block <serial_rx> are unconnected in block <mojo_top>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <mojo_top> ...

Optimizing unit <programmer> ...

Optimizing unit <serial_rx> ...
WARNING:Xst:2677 - Node <pgm/rdy> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <pgm/addr_latch> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <pgm/data_latch> of sequential type is unconnected in block <mojo_top>.
INFO:Xst:2261 - The FF/Latch <pgm/addr_dat_10> in Unit <mojo_top> is equivalent to the following 10 FFs/Latches, which will be removed : <pgm/addr_dat_9> <pgm/addr_dat_8> <pgm/addr_dat_7> <pgm/addr_dat_6> <pgm/addr_dat_5> <pgm/addr_dat_4> <pgm/addr_dat_3> <pgm/addr_dat_2> <pgm/addr_dat_1> <pgm/addr_dat_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3
#      GND                         : 1
#      INV                         : 2
# FlipFlops/Latches                : 1
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 1
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  11440     0%  
 Number of Slice LUTs:                    2  out of   5720     0%  
    Number used as Logic:                 2  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      3
   Number with an unused Flip Flop:       2  out of      3    66%  
   Number with an unused LUT:             1  out of      3    33%  
   Number of fully used LUT-FF pairs:     0  out of      3     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.603ns (Maximum Frequency: 384.172MHz)
   Minimum input arrival time before clock: 3.404ns
   Maximum output required time after clock: 4.505ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.603ns (frequency: 384.172MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.603ns (Levels of Logic = 1)
  Source:            pgm/addr_dat_10 (FF)
  Destination:       pgm/addr_dat_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pgm/addr_dat_10 to pgm/addr_dat_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.068  pgm/addr_dat_10 (pgm/addr_dat_10)
     INV:I->O              1   0.255   0.681  pgm/addr_dat[10]_inv_1_OUT<10>1_INV_0 (pgm/addr_dat[10]_inv_1_OUT<10>)
     FDR:D                     0.074          pgm/addr_dat_10
    ----------------------------------------
    Total                      2.603ns (0.854ns logic, 1.749ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.404ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       pgm/addr_dat_10 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to pgm/addr_dat_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              1   0.255   0.681  rst1_INV_0 (rst)
     FDR:R                     0.459          pgm/addr_dat_10
    ----------------------------------------
    Total                      3.404ns (2.042ns logic, 1.362ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.505ns (Levels of Logic = 1)
  Source:            pgm/addr_dat_10 (FF)
  Destination:       address<10> (PAD)
  Source Clock:      clk rising

  Data Path: pgm/addr_dat_10 to address<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.068  pgm/addr_dat_10 (pgm/addr_dat_10)
     OBUF:I->O                 2.912          address_10_OBUF (address<10>)
    ----------------------------------------
    Total                      4.505ns (3.437ns logic, 1.068ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.603|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.34 secs
 
--> 

Total memory usage is 257092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    6 (   0 filtered)

