Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 22 10:48:16 2018
| Host         : EECS-TOYODA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file OSC1_LITE_Control_timing_summary_routed.rpt -rpx OSC1_LITE_Control_timing_summary_routed.rpx
| Design       : OSC1_LITE_Control
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: clk_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dac_spi/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.343        0.000                      0                 1629        0.071        0.000                      0                 1629        5.415        0.000                       0                   649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
okHostClk      {0.000 10.415}     20.830          48.008          
  mmcm0_clk0   {0.260 10.675}     20.830          48.008          
  mmcm0_clkfb  {0.000 10.415}     20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                        5.415        0.000                       0                     1  
  mmcm0_clk0         9.782        0.000                      0                 1404        0.071        0.000                      0                 1404        9.165        0.000                       0                   645  
  mmcm0_clkfb                                                                                                                                                   18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okHostClk           6.688        0.000                      0                   17        9.804        0.000                      0                   17  
okHostClk     mmcm0_clk0          6.661        0.000                      0                   84        0.533        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.888        0.000                      0                  100        0.323        0.000                      0                  100  
**async_default**  okHostClk          mmcm0_clk0               6.343        0.000                      0                  132        1.792        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        9.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.782ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.402ns  (logic 3.790ns (36.434%)  route 6.612ns (63.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 19.595 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.506     8.940    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.348     9.288 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.529     9.816    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.438    19.595    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.577    20.172    
                         clock uncertainty           -0.050    20.122    
    SLICE_X8Y28          FDRE (Setup_fdre_C_R)       -0.524    19.598    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.782    

Slack (MET) :             9.782ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.402ns  (logic 3.790ns (36.434%)  route 6.612ns (63.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 19.595 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.506     8.940    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.348     9.288 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.529     9.816    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.438    19.595    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.577    20.172    
                         clock uncertainty           -0.050    20.122    
    SLICE_X8Y28          FDRE (Setup_fdre_C_R)       -0.524    19.598    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.782    

Slack (MET) :             9.782ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.402ns  (logic 3.790ns (36.434%)  route 6.612ns (63.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 19.595 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.506     8.940    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.348     9.288 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.529     9.816    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.438    19.595    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.577    20.172    
                         clock uncertainty           -0.050    20.122    
    SLICE_X8Y28          FDRE (Setup_fdre_C_R)       -0.524    19.598    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.782    

Slack (MET) :             9.782ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.402ns  (logic 3.790ns (36.434%)  route 6.612ns (63.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 19.595 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.506     8.940    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.348     9.288 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.529     9.816    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.438    19.595    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.577    20.172    
                         clock uncertainty           -0.050    20.122    
    SLICE_X8Y28          FDRE (Setup_fdre_C_R)       -0.524    19.598    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                         19.598    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.782    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.296ns  (logic 3.790ns (36.811%)  route 6.506ns (63.189%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 19.664 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.928     9.362    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.348     9.710 r  okHI/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1/O
                         net (fo=1, routed)           0.000     9.710    okHI/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.507    19.664    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y31          FDRE                                         r  okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/C
                         clock pessimism              0.563    20.227    
                         clock uncertainty           -0.050    20.177    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.031    20.208    okHI/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg
  -------------------------------------------------------------------
                         required time                         20.208    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.514ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.324ns  (logic 3.818ns (36.982%)  route 6.506ns (63.018%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 19.664 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.928     9.362    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.376     9.738 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2/O
                         net (fo=1, routed)           0.000     9.738    okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2_n_0
    SLICE_X7Y31          FDRE                                         r  okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.507    19.664    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y31          FDRE                                         r  okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/C
                         clock pessimism              0.563    20.227    
                         clock uncertainty           -0.050    20.177    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.075    20.252    okHI/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg
  -------------------------------------------------------------------
                         required time                         20.252    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                 10.514    

Slack (MET) :             10.566ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.220ns  (logic 3.790ns (37.085%)  route 6.430ns (62.915%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 19.596 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 r  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 r  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 f  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.852     9.286    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I2_O)        0.348     9.634 r  okHI/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1/O
                         net (fo=1, routed)           0.000     9.634    okHI/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.439    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y29          FDRE                                         r  okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/C
                         clock pessimism              0.577    20.173    
                         clock uncertainty           -0.050    20.123    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.077    20.200    okHI/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg
  -------------------------------------------------------------------
                         required time                         20.200    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 10.566    

Slack (MET) :             10.733ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        10.059ns  (logic 3.790ns (37.678%)  route 6.269ns (62.322%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 19.664 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.691     9.125    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.348     9.473 r  okHI/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1/O
                         net (fo=1, routed)           0.000     9.473    okHI/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.507    19.664    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y31          FDRE                                         r  okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/C
                         clock pessimism              0.563    20.227    
                         clock uncertainty           -0.050    20.177    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.029    20.206    okHI/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg
  -------------------------------------------------------------------
                         required time                         20.206    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 10.733    

Slack (MET) :             10.765ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.551ns  (logic 3.442ns (36.039%)  route 6.109ns (63.961%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 19.595 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.531     8.965    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.438    19.595    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.577    20.172    
                         clock uncertainty           -0.050    20.122    
    SLICE_X8Y28          FDRE (Setup_fdre_C_CE)      -0.393    19.729    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.729    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 10.765    

Slack (MET) :             10.765ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.551ns  (logic 3.442ns (36.039%)  route 6.109ns (63.961%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 19.595 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.604    -0.586    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.868 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          1.631     3.498    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRA3
    SLICE_X10Y33         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.648 f  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.968     4.617    okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.356     4.973 f  okHI/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          1.778     6.751    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.332     7.083 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.200     8.283    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.150     8.433 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.531     8.965    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.438    19.595    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y28          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.577    20.172    
                         clock uncertainty           -0.050    20.122    
    SLICE_X8Y28          FDRE (Setup_fdre_C_CE)      -0.393    19.729    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.729    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 10.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.498%)  route 0.191ns (57.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( -0.496 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.561ns = ( -0.301 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.560    -0.301    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y32         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.160 r  okHI/core0/core0/a0/pc0/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.191     0.031    okHI/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[5]
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.871    -0.496    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y13         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.273    -0.224    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.041    okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMC/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.498%)  route 0.183ns (56.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( -0.541 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.559    -0.302    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y31          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.161 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.183     0.022    okHI/core0/core0/a0/pc0/stack_ram_high/ADDRD4
    SLICE_X10Y31         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.827    -0.541    okHI/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X10Y31         RAMS32                                       r  okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.273    -0.268    
    SLICE_X10Y31         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.068    okHI/core0/core0/a0/pc0/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns = ( -0.542 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( -0.303 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.558    -0.303    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y30          FDRE                                         r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.162 r  okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.234     0.071    okHI/core0/core0/a0/pc0/stack_ram_low/ADDRD3
    SLICE_X10Y30         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.826    -0.542    okHI/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X10Y30         RAMD32                                       r  okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.273    -0.269    
    SLICE_X10Y30         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.029    okHI/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y12     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y13     okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.830      18.675     BUFGCTRL_X0Y0    okHI/mmcm0_bufg/I
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y40     okHI/delays[9].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y29     okHI/delays[0].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y29     okHI/delays[0].fdreout1/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     ILOGIC_X0Y41     okHI/delays[10].fdrein0/C
Min Period        n/a     FDRE/C              n/a            1.474         20.830      19.356     OLOGIC_X0Y41     okHI/delays[10].fdreout0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y32      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X12Y33     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X12Y33     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X12Y33     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X12Y33     okHI/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.415      9.165      SLICE_X10Y30     okHI/core0/core0/a0/pc0/stack_ram_low/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y2    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        6.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        5.670ns  (logic 3.998ns (70.513%)  route 1.672ns (29.487%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( -0.563 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.627    -0.563    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y31          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.107 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.672     1.565    okHI/okCH[0]
    R15                  OBUF (Prop_obuf_I_O)         3.542     5.108 r  okHI/obuf0/O
                         net (fo=0)                   0.000     5.108    hi_out[0]
    R15                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -8.900    11.796    
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.130ns  (logic 4.129ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.674    -0.516    okHI/ok1[24]
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.577     3.614 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.614    hi_inout[6]
    M16                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.121ns  (logic 4.120ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.674    -0.516    okHI/ok1[24]
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.568     3.604 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.604    hi_inout[5]
    N16                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.118ns  (logic 4.117ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.673    -0.517    okHI/ok1[24]
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.565     3.601 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[4]
    P15                                                               r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.125ns  (logic 4.124ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.666    -0.524    okHI/ok1[24]
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.572     3.601 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[0]
    T15                                                               r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.112ns  (logic 4.111ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.772ns = ( -0.511 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.679    -0.511    okHI/ok1[24]
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552     0.041 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001     0.042    okHI/delays[13].iobf0/T
    K15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559     3.601 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[13]
    K15                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.123ns  (logic 4.122ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.666    -0.524    okHI/ok1[24]
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     3.599 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.599    hi_inout[1]
    T14                                                               r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.114ns  (logic 4.113ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.673    -0.517    okHI/ok1[24]
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561     3.597 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.597    hi_inout[3]
    P16                                                               r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.678    -0.512    okHI/ok1[24]
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    hi_inout[11]
    L14                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.678    -0.512    okHI/ok1[24]
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    hi_inout[10]
    M14                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.582    -0.279    okHI/ok1[24]
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    hi_inout[0]
    T15                                                               r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.582    -0.279    okHI/ok1[24]
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    hi_inout[1]
    T14                                                               r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.806ns  (arrival time - required time)
  Source:                 okHI/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.537ns = ( -0.277 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.584    -0.277    okHI/ok1[24]
    OLOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.192    -0.085 r  okHI/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.084    okHI/delays[2].iobf0/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.740 r  okHI/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.740    hi_inout[2]
    R16                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.585    -0.276    okHI/ok1[24]
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[3]
    P16                                                               r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.585    -0.276    okHI/ok1[24]
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[4]
    P15                                                               r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.585    -0.276    okHI/ok1[24]
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[5]
    N16                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.585    -0.276    okHI/ok1[24]
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[6]
    M16                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.587    -0.274    okHI/ok1[24]
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[10]
    M14                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.587    -0.274    okHI/ok1[24]
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[11]
    L14                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.587    -0.274    okHI/ok1[24]
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[7].iobf0/T
    M12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[7]
    M12                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.872ns (31.331%)  route 4.103ns (68.669%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( -1.154 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.791    12.676    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.519    19.676    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[12]/C
                         clock pessimism              0.000    19.676    
                         clock uncertainty           -0.134    19.542    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205    19.337    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[12]
  -------------------------------------------------------------------
                         required time                         19.337    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.872ns (31.331%)  route 4.103ns (68.669%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( -1.154 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.791    12.676    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.519    19.676    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[14]/C
                         clock pessimism              0.000    19.676    
                         clock uncertainty           -0.134    19.542    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205    19.337    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[14]
  -------------------------------------------------------------------
                         required time                         19.337    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.872ns (31.331%)  route 4.103ns (68.669%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( -1.154 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.791    12.676    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.519    19.676    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]/C
                         clock pessimism              0.000    19.676    
                         clock uncertainty           -0.134    19.542    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205    19.337    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[2]
  -------------------------------------------------------------------
                         required time                         19.337    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.872ns (31.331%)  route 4.103ns (68.669%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( -1.154 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.791    12.676    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.519    19.676    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X0Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]/C
                         clock pessimism              0.000    19.676    
                         clock uncertainty           -0.134    19.542    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205    19.337    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[7]
  -------------------------------------------------------------------
                         required time                         19.337    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.872ns (31.883%)  route 4.000ns (68.117%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( -1.156 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.688    12.572    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.517    19.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]/C
                         clock pessimism              0.000    19.674    
                         clock uncertainty           -0.134    19.540    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    19.335    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[6]
  -------------------------------------------------------------------
                         required time                         19.335    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.872ns (31.883%)  route 4.000ns (68.117%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( -1.156 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.688    12.572    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.517    19.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y44          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]/C
                         clock pessimism              0.000    19.674    
                         clock uncertainty           -0.134    19.540    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    19.335    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[8]
  -------------------------------------------------------------------
                         required time                         19.335    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.872ns (31.911%)  route 3.995ns (68.089%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( -1.156 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.683    12.567    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.517    19.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y45          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[13]/C
                         clock pessimism              0.000    19.674    
                         clock uncertainty           -0.134    19.540    
    SLICE_X4Y45          FDRE (Setup_fdre_C_CE)      -0.205    19.335    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[13]
  -------------------------------------------------------------------
                         required time                         19.335    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.872ns (31.911%)  route 3.995ns (68.089%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( -1.156 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.683    12.567    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.517    19.674    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y45          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[15]/C
                         clock pessimism              0.000    19.674    
                         clock uncertainty           -0.134    19.540    
    SLICE_X4Y45          FDRE (Setup_fdre_C_CE)      -0.205    19.335    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[15]
  -------------------------------------------------------------------
                         required time                         19.335    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.872ns (31.850%)  route 4.006ns (68.150%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( -1.155 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.694    12.578    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.518    19.675    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y42          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]/C
                         clock pessimism              0.000    19.675    
                         clock uncertainty           -0.134    19.541    
    SLICE_X2Y42          FDRE (Setup_fdre_C_CE)      -0.169    19.372    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[10]
  -------------------------------------------------------------------
                         required time                         19.372    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.872ns (32.133%)  route 3.954ns (67.867%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( -1.154 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 r  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 r  hi_in_IBUF[4]_inst/O
                         net (fo=11, routed)          2.386    10.586    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.124    10.710 f  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2/O
                         net (fo=1, routed)           0.433    11.143    okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    11.267 r  okHI/core0/core0/lad064777d8d868fec96bf487062e185e_i_1/O
                         net (fo=2, routed)           0.493    11.760    okHI/core0/core0/lad064777d8d868fec96bf487062e185e
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.124    11.884 r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1/O
                         net (fo=16, routed)          0.642    12.526    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[15]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.519    19.676    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y43          FDRE                                         r  okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]/C
                         clock pessimism              0.000    19.676    
                         clock uncertainty           -0.134    19.542    
    SLICE_X2Y43          FDRE (Setup_fdre_C_CE)      -0.169    19.373    okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087_reg[0]
  -------------------------------------------------------------------
                         required time                         19.373    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  6.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.226ns  (logic 0.226ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K13                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    K13                  IBUF (Prop_ibuf_I_O)         0.226    21.056 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.056    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.859    20.321    okHI/ok1[24]
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.056    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    L13                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    L13                  IBUF (Prop_ibuf_I_O)         0.229    21.059 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.059    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.859    20.321    okHI/ok1[24]
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.059    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 hi_inout[15]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[15].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.236ns  (logic 0.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    J13                                               0.000    20.830 r  hi_inout[15] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[15].iobf0/IO
    J13                  IBUF (Prop_ibuf_I_O)         0.236    21.066 r  okHI/delays[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.066    okHI/iobf0_hi_datain_15
    ILOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.861    20.323    okHI/ok1[24]
    ILOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdrein0/C
                         clock pessimism              0.000    20.323    
                         clock uncertainty            0.134    20.457    
    ILOGIC_X0Y48         FDRE (Hold_fdre_C_D)         0.068    20.525    okHI/delays[15].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.525    
                         arrival time                          21.066    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.238ns  (logic 0.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M12                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    M12                  IBUF (Prop_ibuf_I_O)         0.238    21.068 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.068    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.859    20.321    okHI/ok1[24]
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.068    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 hi_inout[14]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[14].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.244ns  (logic 0.244ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    J14                                               0.000    20.830 r  hi_inout[14] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[14].iobf0/IO
    J14                  IBUF (Prop_ibuf_I_O)         0.244    21.074 r  okHI/delays[14].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.074    okHI/iobf0_hi_datain_14
    ILOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.861    20.323    okHI/ok1[24]
    ILOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdrein0/C
                         clock pessimism              0.000    20.323    
                         clock uncertainty            0.134    20.457    
    ILOGIC_X0Y47         FDRE (Hold_fdre_C_D)         0.068    20.525    okHI/delays[14].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.525    
                         arrival time                          21.074    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 hi_inout[12]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[12].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K16                                               0.000    20.830 r  hi_inout[12] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[12].iobf0/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[12].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_12
    ILOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.860    20.322    okHI/ok1[24]
    ILOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdrein0/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    ILOGIC_X0Y45         FDRE (Hold_fdre_C_D)         0.068    20.524    okHI/delays[12].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.524    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M14                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.251    21.081 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.081    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.859    20.321    okHI/ok1[24]
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.081    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 hi_inout[11]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[11].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    L14                                               0.000    20.830 r  hi_inout[11] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[11].iobf0/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251    21.081 r  okHI/delays[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.081    okHI/iobf0_hi_datain_11
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.859    20.321    okHI/ok1[24]
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y42         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[11].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.081    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 hi_inout[13]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[13].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K15                                               0.000    20.830 r  hi_inout[13] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[13].iobf0/IO
    K15                  IBUF (Prop_ibuf_I_O)         0.257    21.087 r  okHI/delays[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.087    okHI/iobf0_hi_datain_13
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.860    20.322    okHI/ok1[24]
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    ILOGIC_X0Y46         FDRE (Hold_fdre_C_D)         0.068    20.524    okHI/delays[13].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.524    
                         arrival time                          21.087    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.259ns  (logic 0.259ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( -0.511 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P16                                               0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.259    21.089 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.089    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.857    20.319    okHI/ok1[24]
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.319    
                         clock uncertainty            0.134    20.453    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.521    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.521    
                         arrival time                          21.089    
  -------------------------------------------------------------------
                         slack                                  0.568    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.888ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y42          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y42          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.405    19.714    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                         19.714    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.888    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y42          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y42          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X8Y42          FDPE (Recov_fdpe_C_PRE)     -0.361    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y42          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y42          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X8Y42          FDPE (Recov_fdpe_C_PRE)     -0.361    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y42          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y42          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X8Y42          FDPE (Recov_fdpe_C_PRE)     -0.361    19.758    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.932ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y42          FDCE                                         f  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y42          FDCE                                         r  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.361    19.758    okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                         19.758    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.932    

Slack (MET) :             17.934ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y42          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y42          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    19.760    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[13]
  -------------------------------------------------------------------
                         required time                         19.760    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.934    

Slack (MET) :             17.934ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y42          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y42          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    19.760    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[15]
  -------------------------------------------------------------------
                         required time                         19.760    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.934    

Slack (MET) :             17.934ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y42          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y42          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X9Y42          FDPE (Recov_fdpe_C_PRE)     -0.359    19.760    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                         19.760    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.934    

Slack (MET) :             17.974ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 19.606 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.389     1.826    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y42          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y42          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.563    20.169    
                         clock uncertainty           -0.050    20.119    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.319    19.800    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                         19.800    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 17.974    

Slack (MET) :             17.995ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.362ns  (logic 0.580ns (24.552%)  route 1.782ns (75.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 19.607 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.817ns = ( -0.557 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.633    -0.557    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y39          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.101 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.414     0.313    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y39          LUT5 (Prop_lut5_I0_O)        0.124     0.437 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.369     1.806    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y43          FDCE                                         f  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.450    19.607    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y43          FDCE                                         r  okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/C
                         clock pessimism              0.563    20.170    
                         clock uncertainty           -0.050    20.120    
    SLICE_X8Y43          FDCE (Recov_fdce_C_CLR)     -0.319    19.801    okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg
  -------------------------------------------------------------------
                         required time                         19.801    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 17.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.995%)  route 0.120ns (46.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( -0.275 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.586    -0.275    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.134 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.014    okHI/core0/core0/a0/cb0/U0/RD_RST
    SLICE_X5Y29          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.273    -0.242    
    SLICE_X5Y29          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.337    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.995%)  route 0.120ns (46.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( -0.275 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.586    -0.275    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.134 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.014    okHI/core0/core0/a0/cb0/U0/RD_RST
    SLICE_X5Y29          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.273    -0.242    
    SLICE_X5Y29          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.337    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.111%)  route 0.186ns (56.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( -0.275 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.586    -0.275    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.134 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.186     0.052    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y29          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y29          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.273    -0.242    
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.111%)  route 0.186ns (56.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( -0.275 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.586    -0.275    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.134 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.186     0.052    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y29          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y29          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.273    -0.242    
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.111%)  route 0.186ns (56.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( -0.275 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.586    -0.275    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.134 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.186     0.052    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y29          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y29          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.273    -0.242    
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.111%)  route 0.186ns (56.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( -0.275 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.586    -0.275    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.134 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.186     0.052    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y29          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y29          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.273    -0.242    
    SLICE_X6Y29          FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.111%)  route 0.186ns (56.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( -0.275 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.586    -0.275    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDPE (Prop_fdpe_C_Q)         0.141    -0.134 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.186     0.052    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y29          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.273    -0.242    
    SLICE_X6Y29          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.313    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.183%)  route 0.138ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( -0.278 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.583    -0.278    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y28          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.128    -0.150 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138    -0.012    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X4Y29          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.252    -0.263    
    SLICE_X4Y29          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.412    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.183%)  route 0.138ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( -0.515 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( -0.278 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.583    -0.278    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y28          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDPE (Prop_fdpe_C_Q)         0.128    -0.150 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138    -0.012    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X4Y29          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.853    -0.515    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X4Y29          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.252    -0.263    
    SLICE_X4Y29          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.412    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.944%)  route 0.177ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( -0.517 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.585    -0.276    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y27          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDPE (Prop_fdpe_C_Q)         0.128    -0.148 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.177     0.029    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y26          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.851    -0.517    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X2Y26          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.252    -0.265    
    SLICE_X2Y26          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.389    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.642ns (27.283%)  route 4.378ns (72.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( -1.228 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.754    12.720    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y40         FDCE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y40         FDCE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/C
                         clock pessimism              0.000    19.602    
                         clock uncertainty           -0.134    19.468    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.405    19.063    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]
  -------------------------------------------------------------------
                         required time                         19.063    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.642ns (27.283%)  route 4.378ns (72.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( -1.228 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.754    12.720    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y40         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y40         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]/C
                         clock pessimism              0.000    19.602    
                         clock uncertainty           -0.134    19.468    
    SLICE_X28Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    19.109    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[1]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.642ns (27.283%)  route 4.378ns (72.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( -1.228 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.754    12.720    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y40         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y40         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]/C
                         clock pessimism              0.000    19.602    
                         clock uncertainty           -0.134    19.468    
    SLICE_X28Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    19.109    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[2]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.642ns (27.283%)  route 4.378ns (72.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( -1.228 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.754    12.720    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y40         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y40         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]/C
                         clock pessimism              0.000    19.602    
                         clock uncertainty           -0.134    19.468    
    SLICE_X28Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    19.109    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[3]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.642ns (27.283%)  route 4.378ns (72.717%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( -1.228 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.754    12.720    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X28Y40         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X28Y40         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/C
                         clock pessimism              0.000    19.602    
                         clock uncertainty           -0.134    19.468    
    SLICE_X28Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    19.109    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.642ns (27.303%)  route 4.373ns (72.697%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( -1.228 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.750    12.716    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X29Y40         FDPE                                         f  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.445    19.602    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X29Y40         FDPE                                         r  okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/C
                         clock pessimism              0.000    19.602    
                         clock uncertainty           -0.134    19.468    
    SLICE_X29Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    19.109    okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -12.716    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.642ns (28.673%)  route 4.086ns (71.327%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( -1.224 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.462    12.428    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y41         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y41         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/C
                         clock pessimism              0.000    19.606    
                         clock uncertainty           -0.134    19.472    
    SLICE_X14Y41         FDCE (Recov_fdce_C_CLR)     -0.361    19.111    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 1.642ns (28.689%)  route 4.083ns (71.311%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( -1.224 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.459    12.425    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y42         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y42         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/C
                         clock pessimism              0.000    19.606    
                         clock uncertainty           -0.134    19.472    
    SLICE_X14Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    19.111    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 1.642ns (28.689%)  route 4.083ns (71.311%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( -1.224 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.459    12.425    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y42         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.449    19.606    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y42         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/C
                         clock pessimism              0.000    19.606    
                         clock uncertainty           -0.134    19.472    
    SLICE_X14Y42         FDPE (Recov_fdpe_C_PRE)     -0.361    19.111    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[50]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.642ns (28.709%)  route 4.079ns (71.291%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( -1.221 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    R10                                               0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    R10                  IBUF (Prop_ibuf_I_O)         1.518     8.218 f  hi_in_IBUF[7]_inst/O
                         net (fo=10, routed)          2.624    10.842    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.966 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=92, routed)          1.455    12.421    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X10Y47         FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         1.452    19.609    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y47         FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[50]/C
                         clock pessimism              0.000    19.609    
                         clock uncertainty           -0.134    19.475    
    SLICE_X10Y47         FDCE (Recov_fdce_C_CLR)     -0.361    19.114    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[50]
  -------------------------------------------------------------------
                         required time                         19.114    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  6.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.353ns  (logic 0.327ns (24.167%)  route 1.026ns (75.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( -0.506 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.204    22.183    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.862    20.324    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]/C
                         clock pessimism              0.000    20.324    
                         clock uncertainty            0.134    20.458    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067    20.391    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[10]
  -------------------------------------------------------------------
                         required time                        -20.391    
                         arrival time                          22.183    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.353ns  (logic 0.327ns (24.167%)  route 1.026ns (75.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( -0.506 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.204    22.183    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.862    20.324    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]/C
                         clock pessimism              0.000    20.324    
                         clock uncertainty            0.134    20.458    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067    20.391    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[11]
  -------------------------------------------------------------------
                         required time                        -20.391    
                         arrival time                          22.183    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[8]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.353ns  (logic 0.327ns (24.167%)  route 1.026ns (75.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( -0.506 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.204    22.183    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.862    20.324    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[8]/C
                         clock pessimism              0.000    20.324    
                         clock uncertainty            0.134    20.458    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067    20.391    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.391    
                         arrival time                          22.183    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[9]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.353ns  (logic 0.327ns (24.167%)  route 1.026ns (75.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( -0.506 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.204    22.183    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y38          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.862    20.324    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y38          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[9]/C
                         clock pessimism              0.000    20.324    
                         clock uncertainty            0.134    20.458    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067    20.391    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[9]
  -------------------------------------------------------------------
                         required time                        -20.391    
                         arrival time                          22.183    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.387ns  (logic 0.327ns (23.573%)  route 1.060ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.238    22.217    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y37          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.860    20.322    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y37          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067    20.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.389    
                         arrival time                          22.217    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.387ns  (logic 0.327ns (23.573%)  route 1.060ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.238    22.217    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y37          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.860    20.322    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y37          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067    20.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.389    
                         arrival time                          22.217    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.387ns  (logic 0.327ns (23.573%)  route 1.060ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.238    22.217    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y37          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.860    20.322    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y37          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067    20.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.389    
                         arrival time                          22.217    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.387ns  (logic 0.327ns (23.573%)  route 1.060ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.238    22.217    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y37          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.860    20.322    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y37          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067    20.389    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[7]
  -------------------------------------------------------------------
                         required time                        -20.389    
                         arrival time                          22.217    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.393ns  (logic 0.327ns (23.469%)  route 1.066ns (76.531%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.245    22.223    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y36          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.859    20.321    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.388    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.388    
                         arrival time                          22.223    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.393ns  (logic 0.327ns (23.469%)  route 1.066ns (76.531%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T12                                               0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.282    21.112 f  hi_in_IBUF[5]_inst/O
                         net (fo=11, routed)          0.822    21.934    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X3Y39          LUT5 (Prop_lut5_I2_O)        0.045    21.979 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.245    22.223    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X6Y36          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=643, routed)         0.859    20.321    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y36          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    SLICE_X6Y36          FDCE (Remov_fdce_C_CLR)     -0.067    20.388    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.388    
                         arrival time                          22.223    
  -------------------------------------------------------------------
                         slack                                  1.835    





