\hypertarget{system___m_k64_f12_8h_source}{}\doxysection{system\+\_\+\+MK64\+F12.\+h}
\label{system___m_k64_f12_8h_source}\index{SDK/CMSIS/system\_MK64F12.h@{SDK/CMSIS/system\_MK64F12.h}}
\mbox{\hyperlink{system___m_k64_f12_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/*}}
\DoxyCodeLine{2 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{3 \textcolor{comment}{**     Processors:          MK64FN1M0CAJ12}}
\DoxyCodeLine{4 \textcolor{comment}{**                          MK64FN1M0VDC12}}
\DoxyCodeLine{5 \textcolor{comment}{**                          MK64FN1M0VLL12}}
\DoxyCodeLine{6 \textcolor{comment}{**                          MK64FN1M0VLQ12}}
\DoxyCodeLine{7 \textcolor{comment}{**                          MK64FN1M0VMD12}}
\DoxyCodeLine{8 \textcolor{comment}{**                          MK64FX512VDC12}}
\DoxyCodeLine{9 \textcolor{comment}{**                          MK64FX512VLL12}}
\DoxyCodeLine{10 \textcolor{comment}{**                          MK64FX512VLQ12}}
\DoxyCodeLine{11 \textcolor{comment}{**                          MK64FX512VMD12}}
\DoxyCodeLine{12 \textcolor{comment}{**}}
\DoxyCodeLine{13 \textcolor{comment}{**     Compilers:           Keil ARM C/C++ Compiler}}
\DoxyCodeLine{14 \textcolor{comment}{**                          Freescale C/C++ for Embedded ARM}}
\DoxyCodeLine{15 \textcolor{comment}{**                          GNU C Compiler}}
\DoxyCodeLine{16 \textcolor{comment}{**                          IAR ANSI C/C++ Compiler for ARM}}
\DoxyCodeLine{17 \textcolor{comment}{**                          MCUXpresso Compiler}}
\DoxyCodeLine{18 \textcolor{comment}{**}}
\DoxyCodeLine{19 \textcolor{comment}{**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014}}
\DoxyCodeLine{20 \textcolor{comment}{**     Version:             rev. 2.9, 2016-\/03-\/21}}
\DoxyCodeLine{21 \textcolor{comment}{**     Build:               b171226}}
\DoxyCodeLine{22 \textcolor{comment}{**}}
\DoxyCodeLine{23 \textcolor{comment}{**     Abstract:}}
\DoxyCodeLine{24 \textcolor{comment}{**         Provides a system configuration function and a global variable that}}
\DoxyCodeLine{25 \textcolor{comment}{**         contains the system frequency. It configures the device and initializes}}
\DoxyCodeLine{26 \textcolor{comment}{**         the oscillator (PLL) that is part of the microcontroller device.}}
\DoxyCodeLine{27 \textcolor{comment}{**}}
\DoxyCodeLine{28 \textcolor{comment}{**     The Clear BSD License}}
\DoxyCodeLine{29 \textcolor{comment}{**     Copyright 2016 Freescale Semiconductor, Inc.}}
\DoxyCodeLine{30 \textcolor{comment}{**     Copyright 2016-\/2017 NXP}}
\DoxyCodeLine{31 \textcolor{comment}{**     All rights reserved.}}
\DoxyCodeLine{32 \textcolor{comment}{**}}
\DoxyCodeLine{33 \textcolor{comment}{**     Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{34 \textcolor{comment}{**     modification, are permitted (subject to the limitations in the}}
\DoxyCodeLine{35 \textcolor{comment}{**     disclaimer below) provided that the following conditions are met:}}
\DoxyCodeLine{36 \textcolor{comment}{**}}
\DoxyCodeLine{37 \textcolor{comment}{**     * Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{38 \textcolor{comment}{**       notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{39 \textcolor{comment}{**}}
\DoxyCodeLine{40 \textcolor{comment}{**     * Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{41 \textcolor{comment}{**       notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{42 \textcolor{comment}{**       documentation and/or other materials provided with the distribution.}}
\DoxyCodeLine{43 \textcolor{comment}{**}}
\DoxyCodeLine{44 \textcolor{comment}{**     * Neither the name of the copyright holder nor the names of its}}
\DoxyCodeLine{45 \textcolor{comment}{**       contributors may be used to endorse or promote products derived from}}
\DoxyCodeLine{46 \textcolor{comment}{**       this software without specific prior written permission.}}
\DoxyCodeLine{47 \textcolor{comment}{**}}
\DoxyCodeLine{48 \textcolor{comment}{**     NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE}}
\DoxyCodeLine{49 \textcolor{comment}{**     GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT}}
\DoxyCodeLine{50 \textcolor{comment}{**     HOLDERS AND CONTRIBUTORS "{}AS IS"{} AND ANY EXPRESS OR IMPLIED}}
\DoxyCodeLine{51 \textcolor{comment}{**     WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF}}
\DoxyCodeLine{52 \textcolor{comment}{**     MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE}}
\DoxyCodeLine{53 \textcolor{comment}{**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE}}
\DoxyCodeLine{54 \textcolor{comment}{**     LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR}}
\DoxyCodeLine{55 \textcolor{comment}{**     CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF}}
\DoxyCodeLine{56 \textcolor{comment}{**     SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR}}
\DoxyCodeLine{57 \textcolor{comment}{**     BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,}}
\DoxyCodeLine{58 \textcolor{comment}{**     WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE}}
\DoxyCodeLine{59 \textcolor{comment}{**     OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN}}
\DoxyCodeLine{60 \textcolor{comment}{**     IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{61 \textcolor{comment}{**}}
\DoxyCodeLine{62 \textcolor{comment}{**     http:                 www.nxp.com}}
\DoxyCodeLine{63 \textcolor{comment}{**     mail:                 support@nxp.com}}
\DoxyCodeLine{64 \textcolor{comment}{**}}
\DoxyCodeLine{65 \textcolor{comment}{**     Revisions:}}
\DoxyCodeLine{66 \textcolor{comment}{**     -\/ rev. 1.0 (2013-\/08-\/12)}}
\DoxyCodeLine{67 \textcolor{comment}{**         Initial version.}}
\DoxyCodeLine{68 \textcolor{comment}{**     -\/ rev. 2.0 (2013-\/10-\/29)}}
\DoxyCodeLine{69 \textcolor{comment}{**         Register accessor macros added to the memory map.}}
\DoxyCodeLine{70 \textcolor{comment}{**         Symbols for Processor Expert memory map compatibility added to the memory map.}}
\DoxyCodeLine{71 \textcolor{comment}{**         Startup file for gcc has been updated according to CMSIS 3.2.}}
\DoxyCodeLine{72 \textcolor{comment}{**         System initialization updated.}}
\DoxyCodeLine{73 \textcolor{comment}{**         MCG -\/ registers updated.}}
\DoxyCodeLine{74 \textcolor{comment}{**         PORTA, PORTB, PORTC, PORTE -\/ registers for digital filter removed.}}
\DoxyCodeLine{75 \textcolor{comment}{**     -\/ rev. 2.1 (2013-\/10-\/30)}}
\DoxyCodeLine{76 \textcolor{comment}{**         Definition of BITBAND macros updated to support peripherals with 32-\/bit acces disabled.}}
\DoxyCodeLine{77 \textcolor{comment}{**     -\/ rev. 2.2 (2013-\/12-\/09)}}
\DoxyCodeLine{78 \textcolor{comment}{**         DMA -\/ EARS register removed.}}
\DoxyCodeLine{79 \textcolor{comment}{**         AIPS0, AIPS1 -\/ MPRA register updated.}}
\DoxyCodeLine{80 \textcolor{comment}{**     -\/ rev. 2.3 (2014-\/01-\/24)}}
\DoxyCodeLine{81 \textcolor{comment}{**         Update according to reference manual rev. 2}}
\DoxyCodeLine{82 \textcolor{comment}{**         ENET, MCG, MCM, SIM, USB -\/ registers updated}}
\DoxyCodeLine{83 \textcolor{comment}{**     -\/ rev. 2.4 (2014-\/02-\/10)}}
\DoxyCodeLine{84 \textcolor{comment}{**         The declaration of clock configurations has been moved to separate header file system\_MK64F12.h}}
\DoxyCodeLine{85 \textcolor{comment}{**         Update of SystemInit() and SystemCoreClockUpdate() functions.}}
\DoxyCodeLine{86 \textcolor{comment}{**     -\/ rev. 2.5 (2014-\/02-\/10)}}
\DoxyCodeLine{87 \textcolor{comment}{**         The declaration of clock configurations has been moved to separate header file system\_MK64F12.h}}
\DoxyCodeLine{88 \textcolor{comment}{**         Update of SystemInit() and SystemCoreClockUpdate() functions.}}
\DoxyCodeLine{89 \textcolor{comment}{**         Module access macro module\_BASES replaced by module\_BASE\_PTRS.}}
\DoxyCodeLine{90 \textcolor{comment}{**     -\/ rev. 2.6 (2014-\/08-\/28)}}
\DoxyCodeLine{91 \textcolor{comment}{**         Update of system files -\/ default clock configuration changed.}}
\DoxyCodeLine{92 \textcolor{comment}{**         Update of startup files -\/ possibility to override DefaultISR added.}}
\DoxyCodeLine{93 \textcolor{comment}{**     -\/ rev. 2.7 (2014-\/10-\/14)}}
\DoxyCodeLine{94 \textcolor{comment}{**         Interrupt INT\_LPTimer renamed to INT\_LPTMR0, interrupt INT\_Watchdog renamed to INT\_WDOG\_EWM.}}
\DoxyCodeLine{95 \textcolor{comment}{**     -\/ rev. 2.8 (2015-\/02-\/19)}}
\DoxyCodeLine{96 \textcolor{comment}{**         Renamed interrupt vector LLW to LLWU.}}
\DoxyCodeLine{97 \textcolor{comment}{**     -\/ rev. 2.9 (2016-\/03-\/21)}}
\DoxyCodeLine{98 \textcolor{comment}{**         Added MK64FN1M0CAJ12 part.}}
\DoxyCodeLine{99 \textcolor{comment}{**         GPIO -\/ renamed port instances: PTx -\/> GPIOx.}}
\DoxyCodeLine{100 \textcolor{comment}{**}}
\DoxyCodeLine{101 \textcolor{comment}{** \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#}}
\DoxyCodeLine{102 \textcolor{comment}{*/}}
\DoxyCodeLine{103 }
\DoxyCodeLine{115 \textcolor{preprocessor}{\#ifndef \_SYSTEM\_MK64F12\_H\_}}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define \_SYSTEM\_MK64F12\_H\_                       }}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{119 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{121 }
\DoxyCodeLine{122 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{123 }
\DoxyCodeLine{124 }
\DoxyCodeLine{125 \textcolor{preprocessor}{\#ifndef DISABLE\_WDOG}}
\DoxyCodeLine{126 \textcolor{preprocessor}{  \#define DISABLE\_WDOG                 1}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{128 }
\DoxyCodeLine{129 \textcolor{comment}{/* Define clock source values */}}
\DoxyCodeLine{130 }
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define CPU\_XTAL\_CLK\_HZ                50000000u           }\textcolor{comment}{/* Value of the external crystal or oscillator clock frequency in Hz */}\textcolor{preprocessor}{}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define CPU\_XTAL32k\_CLK\_HZ             32768u              }\textcolor{comment}{/* Value of the external 32k crystal or oscillator clock frequency in Hz */}\textcolor{preprocessor}{}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define CPU\_INT\_SLOW\_CLK\_HZ            32768u              }\textcolor{comment}{/* Value of the slow internal oscillator clock frequency in Hz  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define CPU\_INT\_FAST\_CLK\_HZ            4000000u            }\textcolor{comment}{/* Value of the fast internal oscillator clock frequency in Hz  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define CPU\_INT\_IRC\_CLK\_HZ             48000000u           }\textcolor{comment}{/* Value of the 48M internal oscillator clock frequency in Hz  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{136 }
\DoxyCodeLine{137 \textcolor{comment}{/* RTC oscillator setting */}}
\DoxyCodeLine{138 \textcolor{comment}{/* RTC\_CR: SC2P=0,SC4P=0,SC8P=0,SC16P=0,CLKO=1,OSCE=1,WPS=0,UM=0,SUP=0,WPE=0,SWR=0 */}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define SYSTEM\_RTC\_CR\_VALUE            0x0300U             }\textcolor{comment}{/* RTC\_CR */}\textcolor{preprocessor}{}}
\DoxyCodeLine{140 }
\DoxyCodeLine{141 \textcolor{comment}{/* Low power mode enable */}}
\DoxyCodeLine{142 \textcolor{comment}{/* SMC\_PMPROT: AVLP=1,ALLS=1,AVLLS=1 */}}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define SYSTEM\_SMC\_PMPROT\_VALUE        0x2AU               }\textcolor{comment}{/* SMC\_PMPROT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{144 }
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define DEFAULT\_SYSTEM\_CLOCK           20971520u           }\textcolor{comment}{/* Default System clock value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{146 }
\DoxyCodeLine{147 }
\DoxyCodeLine{157 \textcolor{keyword}{extern} uint32\_t \mbox{\hyperlink{system___m_k64_f12_8h_aa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}};}
\DoxyCodeLine{158 }
\DoxyCodeLine{166 \textcolor{keywordtype}{void} \mbox{\hyperlink{system___m_k64_f12_8h_a93f514700ccf00d08dbdcff7f1224eb2}{SystemInit}} (\textcolor{keywordtype}{void});}
\DoxyCodeLine{167 }
\DoxyCodeLine{175 \textcolor{keywordtype}{void} \mbox{\hyperlink{system___m_k64_f12_8h_ae0c36a9591fe6e9c45ecb21a794f0f0f}{SystemCoreClockUpdate}} (\textcolor{keywordtype}{void});}
\DoxyCodeLine{176 }
\DoxyCodeLine{187 \textcolor{keywordtype}{void} \mbox{\hyperlink{system___m_k64_f12_8h_a1e7778affa458b40eb905a9df371516c}{SystemInitHook}} (\textcolor{keywordtype}{void});}
\DoxyCodeLine{188 }
\DoxyCodeLine{189 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{190 \}}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{192 }
\DoxyCodeLine{193 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* \_SYSTEM\_MK64F12\_H\_ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
