#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5619eb2a29d0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -10;
v0x5619eb2f1e20_0 .var "alu_op_i", 3 0;
v0x5619eb2f1f00_0 .var/i "i", 31 0;
v0x5619eb2f1fe0_0 .var "rs1_i", 4 0;
v0x5619eb2f20a0_0 .var "rs2_i", 4 0;
v0x5619eb2f2180_0 .var "rst_n", 0 0;
v0x5619eb2f22b0_0 .var "wdata_i", 31 0;
v0x5619eb2f2370_0 .var "wr_en", 0 0;
v0x5619eb2f2460_0 .var "wrs_i", 4 0;
S_0x5619eb2a2b50 .scope module, "cpu_top_inst" "cpu_top" 2 15, 3 3 0, S_0x5619eb2a29d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 1 "wr_en"
    .port_info 2 /INPUT 4 "alu_op_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /INPUT 32 "mem_read_data"
    .port_info 5 /OUTPUT 32 "alu_result_o"
    .port_info 6 /OUTPUT 1 "z_flag_o"
v0x5619eb2f1420_0 .net "alu_op_i", 3 0, v0x5619eb2f1e20_0;  1 drivers
v0x5619eb2f1500_0 .net "alu_result_o", 31 0, v0x5619eb2eb870_0;  1 drivers
v0x5619eb2f15d0_0 .net "instruction", 31 0, v0x5619eb2ef440_0;  1 drivers
L_0x7ff2f4cfe138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5619eb2f16a0_0 .net "mem_read_data", 31 0, L_0x7ff2f4cfe138;  1 drivers
v0x5619eb2f1760_0 .net "rs1_data", 31 0, L_0x5619eb28a8a0;  1 drivers
v0x5619eb2f18c0_0 .net "rs2_data", 31 0, L_0x5619eb2898e0;  1 drivers
v0x5619eb2f19d0_0 .net "rst_n", 0 0, v0x5619eb2f2180_0;  1 drivers
v0x5619eb2f1a70_0 .net "sysclk", 0 0, v0x5619eb2ebd10_0;  1 drivers
v0x5619eb2f1b10_0 .net "wdata_i", 31 0, v0x5619eb2f22b0_0;  1 drivers
v0x5619eb2f1c60_0 .net "wr_en", 0 0, v0x5619eb2f2370_0;  1 drivers
v0x5619eb2f1d00_0 .net "z_flag_o", 0 0, L_0x5619eb302f50;  1 drivers
L_0x5619eb302ba0 .part v0x5619eb2ef440_0, 21, 5;
L_0x5619eb302c90 .part v0x5619eb2ef440_0, 16, 5;
L_0x5619eb302e10 .part v0x5619eb2ef440_0, 11, 5;
S_0x5619eb2cd7c0 .scope module, "alu_inst" "alu" 3 38, 4 3 0, S_0x5619eb2a2b50;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "alu_op_i"
    .port_info 3 /OUTPUT 1 "zero_o"
    .port_info 4 /OUTPUT 32 "result_o"
P_0x5619eb2cd940 .param/l "ADD" 1 4 12, C4<00000>;
P_0x5619eb2cd980 .param/l "AND" 1 4 16, C4<00100>;
P_0x5619eb2cd9c0 .param/l "DIV" 1 4 15, C4<00011>;
P_0x5619eb2cda00 .param/l "EQT" 1 4 23, C4<01011>;
P_0x5619eb2cda40 .param/l "GTZ" 1 4 22, C4<01010>;
P_0x5619eb2cda80 .param/l "LEZ" 1 4 20, C4<01000>;
P_0x5619eb2cdac0 .param/l "LTZ" 1 4 21, C4<01001>;
P_0x5619eb2cdb00 .param/l "MUL" 1 4 14, C4<00010>;
P_0x5619eb2cdb40 .param/l "NET" 1 4 24, C4<01100>;
P_0x5619eb2cdb80 .param/l "NOT" 1 4 19, C4<00111>;
P_0x5619eb2cdbc0 .param/l "OR" 1 4 17, C4<00101>;
P_0x5619eb2cdc00 .param/l "SUB" 1 4 13, C4<00001>;
P_0x5619eb2cdc40 .param/l "XOR" 1 4 18, C4<00110>;
v0x5619eb2c90e0_0 .net *"_s1", 0 0, L_0x5619eb302eb0;  1 drivers
v0x5619eb2c9180_0 .net "alu_op_i", 3 0, v0x5619eb2f1e20_0;  alias, 1 drivers
v0x5619eb2eb6d0_0 .net "data1_i", 31 0, L_0x5619eb28a8a0;  alias, 1 drivers
v0x5619eb2eb790_0 .net "data2_i", 31 0, L_0x5619eb2898e0;  alias, 1 drivers
v0x5619eb2eb870_0 .var "result_o", 31 0;
v0x5619eb2eb9a0_0 .net "zero_o", 0 0, L_0x5619eb302f50;  alias, 1 drivers
E_0x5619eb253ad0 .event edge, v0x5619eb2c9180_0, v0x5619eb2eb6d0_0, v0x5619eb2eb790_0;
L_0x5619eb302eb0 .reduce/or v0x5619eb2eb870_0;
L_0x5619eb302f50 .reduce/nor L_0x5619eb302eb0;
S_0x5619eb2ebb00 .scope module, "clk_gen_inst" "clk_gen" 3 21, 5 2 0, S_0x5619eb2a2b50;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
v0x5619eb2ebd10_0 .var "clk", 0 0;
S_0x5619eb2ebe30 .scope module, "ifu_inst" "ifu" 3 23, 6 3 0, S_0x5619eb2a2b50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 32 "instruction"
L_0x7ff2f4cfe060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5619eb2efc20_0 .net/2u *"_s2", 31 0, L_0x7ff2f4cfe060;  1 drivers
v0x5619eb2efd20_0 .net "clk", 0 0, v0x5619eb2ebd10_0;  alias, 1 drivers
v0x5619eb2efe30_0 .net "instruction", 31 0, v0x5619eb2ef440_0;  alias, 1 drivers
v0x5619eb2efed0_0 .net "next_pc", 31 0, L_0x5619eb302550;  1 drivers
v0x5619eb2effa0_0 .net "pc", 31 0, v0x5619eb2ef8d0_0;  1 drivers
v0x5619eb2f00e0_0 .net "rst_n", 0 0, v0x5619eb2f2180_0;  alias, 1 drivers
L_0x5619eb302550 .arith/sum 32, v0x5619eb2ef8d0_0, L_0x7ff2f4cfe060;
S_0x5619eb2ec050 .scope module, "instruction_memory_inst" "instruction_memory" 6 13, 7 3 0, S_0x5619eb2ebe30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instruction"
v0x5619eb2eca70_0 .net "address", 31 0, v0x5619eb2ef8d0_0;  alias, 1 drivers
v0x5619eb2ecb70 .array "imem", 255 0, 31 0;
v0x5619eb2ef440_0 .var "instruction", 31 0;
v0x5619eb2ecb70_0 .array/port v0x5619eb2ecb70, 0;
v0x5619eb2ecb70_1 .array/port v0x5619eb2ecb70, 1;
v0x5619eb2ecb70_2 .array/port v0x5619eb2ecb70, 2;
E_0x5619eb2891a0/0 .event edge, v0x5619eb2eca70_0, v0x5619eb2ecb70_0, v0x5619eb2ecb70_1, v0x5619eb2ecb70_2;
v0x5619eb2ecb70_3 .array/port v0x5619eb2ecb70, 3;
v0x5619eb2ecb70_4 .array/port v0x5619eb2ecb70, 4;
v0x5619eb2ecb70_5 .array/port v0x5619eb2ecb70, 5;
v0x5619eb2ecb70_6 .array/port v0x5619eb2ecb70, 6;
E_0x5619eb2891a0/1 .event edge, v0x5619eb2ecb70_3, v0x5619eb2ecb70_4, v0x5619eb2ecb70_5, v0x5619eb2ecb70_6;
v0x5619eb2ecb70_7 .array/port v0x5619eb2ecb70, 7;
v0x5619eb2ecb70_8 .array/port v0x5619eb2ecb70, 8;
v0x5619eb2ecb70_9 .array/port v0x5619eb2ecb70, 9;
v0x5619eb2ecb70_10 .array/port v0x5619eb2ecb70, 10;
E_0x5619eb2891a0/2 .event edge, v0x5619eb2ecb70_7, v0x5619eb2ecb70_8, v0x5619eb2ecb70_9, v0x5619eb2ecb70_10;
v0x5619eb2ecb70_11 .array/port v0x5619eb2ecb70, 11;
v0x5619eb2ecb70_12 .array/port v0x5619eb2ecb70, 12;
v0x5619eb2ecb70_13 .array/port v0x5619eb2ecb70, 13;
v0x5619eb2ecb70_14 .array/port v0x5619eb2ecb70, 14;
E_0x5619eb2891a0/3 .event edge, v0x5619eb2ecb70_11, v0x5619eb2ecb70_12, v0x5619eb2ecb70_13, v0x5619eb2ecb70_14;
v0x5619eb2ecb70_15 .array/port v0x5619eb2ecb70, 15;
v0x5619eb2ecb70_16 .array/port v0x5619eb2ecb70, 16;
v0x5619eb2ecb70_17 .array/port v0x5619eb2ecb70, 17;
v0x5619eb2ecb70_18 .array/port v0x5619eb2ecb70, 18;
E_0x5619eb2891a0/4 .event edge, v0x5619eb2ecb70_15, v0x5619eb2ecb70_16, v0x5619eb2ecb70_17, v0x5619eb2ecb70_18;
v0x5619eb2ecb70_19 .array/port v0x5619eb2ecb70, 19;
v0x5619eb2ecb70_20 .array/port v0x5619eb2ecb70, 20;
v0x5619eb2ecb70_21 .array/port v0x5619eb2ecb70, 21;
v0x5619eb2ecb70_22 .array/port v0x5619eb2ecb70, 22;
E_0x5619eb2891a0/5 .event edge, v0x5619eb2ecb70_19, v0x5619eb2ecb70_20, v0x5619eb2ecb70_21, v0x5619eb2ecb70_22;
v0x5619eb2ecb70_23 .array/port v0x5619eb2ecb70, 23;
v0x5619eb2ecb70_24 .array/port v0x5619eb2ecb70, 24;
v0x5619eb2ecb70_25 .array/port v0x5619eb2ecb70, 25;
v0x5619eb2ecb70_26 .array/port v0x5619eb2ecb70, 26;
E_0x5619eb2891a0/6 .event edge, v0x5619eb2ecb70_23, v0x5619eb2ecb70_24, v0x5619eb2ecb70_25, v0x5619eb2ecb70_26;
v0x5619eb2ecb70_27 .array/port v0x5619eb2ecb70, 27;
v0x5619eb2ecb70_28 .array/port v0x5619eb2ecb70, 28;
v0x5619eb2ecb70_29 .array/port v0x5619eb2ecb70, 29;
v0x5619eb2ecb70_30 .array/port v0x5619eb2ecb70, 30;
E_0x5619eb2891a0/7 .event edge, v0x5619eb2ecb70_27, v0x5619eb2ecb70_28, v0x5619eb2ecb70_29, v0x5619eb2ecb70_30;
v0x5619eb2ecb70_31 .array/port v0x5619eb2ecb70, 31;
v0x5619eb2ecb70_32 .array/port v0x5619eb2ecb70, 32;
v0x5619eb2ecb70_33 .array/port v0x5619eb2ecb70, 33;
v0x5619eb2ecb70_34 .array/port v0x5619eb2ecb70, 34;
E_0x5619eb2891a0/8 .event edge, v0x5619eb2ecb70_31, v0x5619eb2ecb70_32, v0x5619eb2ecb70_33, v0x5619eb2ecb70_34;
v0x5619eb2ecb70_35 .array/port v0x5619eb2ecb70, 35;
v0x5619eb2ecb70_36 .array/port v0x5619eb2ecb70, 36;
v0x5619eb2ecb70_37 .array/port v0x5619eb2ecb70, 37;
v0x5619eb2ecb70_38 .array/port v0x5619eb2ecb70, 38;
E_0x5619eb2891a0/9 .event edge, v0x5619eb2ecb70_35, v0x5619eb2ecb70_36, v0x5619eb2ecb70_37, v0x5619eb2ecb70_38;
v0x5619eb2ecb70_39 .array/port v0x5619eb2ecb70, 39;
v0x5619eb2ecb70_40 .array/port v0x5619eb2ecb70, 40;
v0x5619eb2ecb70_41 .array/port v0x5619eb2ecb70, 41;
v0x5619eb2ecb70_42 .array/port v0x5619eb2ecb70, 42;
E_0x5619eb2891a0/10 .event edge, v0x5619eb2ecb70_39, v0x5619eb2ecb70_40, v0x5619eb2ecb70_41, v0x5619eb2ecb70_42;
v0x5619eb2ecb70_43 .array/port v0x5619eb2ecb70, 43;
v0x5619eb2ecb70_44 .array/port v0x5619eb2ecb70, 44;
v0x5619eb2ecb70_45 .array/port v0x5619eb2ecb70, 45;
v0x5619eb2ecb70_46 .array/port v0x5619eb2ecb70, 46;
E_0x5619eb2891a0/11 .event edge, v0x5619eb2ecb70_43, v0x5619eb2ecb70_44, v0x5619eb2ecb70_45, v0x5619eb2ecb70_46;
v0x5619eb2ecb70_47 .array/port v0x5619eb2ecb70, 47;
v0x5619eb2ecb70_48 .array/port v0x5619eb2ecb70, 48;
v0x5619eb2ecb70_49 .array/port v0x5619eb2ecb70, 49;
v0x5619eb2ecb70_50 .array/port v0x5619eb2ecb70, 50;
E_0x5619eb2891a0/12 .event edge, v0x5619eb2ecb70_47, v0x5619eb2ecb70_48, v0x5619eb2ecb70_49, v0x5619eb2ecb70_50;
v0x5619eb2ecb70_51 .array/port v0x5619eb2ecb70, 51;
v0x5619eb2ecb70_52 .array/port v0x5619eb2ecb70, 52;
v0x5619eb2ecb70_53 .array/port v0x5619eb2ecb70, 53;
v0x5619eb2ecb70_54 .array/port v0x5619eb2ecb70, 54;
E_0x5619eb2891a0/13 .event edge, v0x5619eb2ecb70_51, v0x5619eb2ecb70_52, v0x5619eb2ecb70_53, v0x5619eb2ecb70_54;
v0x5619eb2ecb70_55 .array/port v0x5619eb2ecb70, 55;
v0x5619eb2ecb70_56 .array/port v0x5619eb2ecb70, 56;
v0x5619eb2ecb70_57 .array/port v0x5619eb2ecb70, 57;
v0x5619eb2ecb70_58 .array/port v0x5619eb2ecb70, 58;
E_0x5619eb2891a0/14 .event edge, v0x5619eb2ecb70_55, v0x5619eb2ecb70_56, v0x5619eb2ecb70_57, v0x5619eb2ecb70_58;
v0x5619eb2ecb70_59 .array/port v0x5619eb2ecb70, 59;
v0x5619eb2ecb70_60 .array/port v0x5619eb2ecb70, 60;
v0x5619eb2ecb70_61 .array/port v0x5619eb2ecb70, 61;
v0x5619eb2ecb70_62 .array/port v0x5619eb2ecb70, 62;
E_0x5619eb2891a0/15 .event edge, v0x5619eb2ecb70_59, v0x5619eb2ecb70_60, v0x5619eb2ecb70_61, v0x5619eb2ecb70_62;
v0x5619eb2ecb70_63 .array/port v0x5619eb2ecb70, 63;
v0x5619eb2ecb70_64 .array/port v0x5619eb2ecb70, 64;
v0x5619eb2ecb70_65 .array/port v0x5619eb2ecb70, 65;
v0x5619eb2ecb70_66 .array/port v0x5619eb2ecb70, 66;
E_0x5619eb2891a0/16 .event edge, v0x5619eb2ecb70_63, v0x5619eb2ecb70_64, v0x5619eb2ecb70_65, v0x5619eb2ecb70_66;
v0x5619eb2ecb70_67 .array/port v0x5619eb2ecb70, 67;
v0x5619eb2ecb70_68 .array/port v0x5619eb2ecb70, 68;
v0x5619eb2ecb70_69 .array/port v0x5619eb2ecb70, 69;
v0x5619eb2ecb70_70 .array/port v0x5619eb2ecb70, 70;
E_0x5619eb2891a0/17 .event edge, v0x5619eb2ecb70_67, v0x5619eb2ecb70_68, v0x5619eb2ecb70_69, v0x5619eb2ecb70_70;
v0x5619eb2ecb70_71 .array/port v0x5619eb2ecb70, 71;
v0x5619eb2ecb70_72 .array/port v0x5619eb2ecb70, 72;
v0x5619eb2ecb70_73 .array/port v0x5619eb2ecb70, 73;
v0x5619eb2ecb70_74 .array/port v0x5619eb2ecb70, 74;
E_0x5619eb2891a0/18 .event edge, v0x5619eb2ecb70_71, v0x5619eb2ecb70_72, v0x5619eb2ecb70_73, v0x5619eb2ecb70_74;
v0x5619eb2ecb70_75 .array/port v0x5619eb2ecb70, 75;
v0x5619eb2ecb70_76 .array/port v0x5619eb2ecb70, 76;
v0x5619eb2ecb70_77 .array/port v0x5619eb2ecb70, 77;
v0x5619eb2ecb70_78 .array/port v0x5619eb2ecb70, 78;
E_0x5619eb2891a0/19 .event edge, v0x5619eb2ecb70_75, v0x5619eb2ecb70_76, v0x5619eb2ecb70_77, v0x5619eb2ecb70_78;
v0x5619eb2ecb70_79 .array/port v0x5619eb2ecb70, 79;
v0x5619eb2ecb70_80 .array/port v0x5619eb2ecb70, 80;
v0x5619eb2ecb70_81 .array/port v0x5619eb2ecb70, 81;
v0x5619eb2ecb70_82 .array/port v0x5619eb2ecb70, 82;
E_0x5619eb2891a0/20 .event edge, v0x5619eb2ecb70_79, v0x5619eb2ecb70_80, v0x5619eb2ecb70_81, v0x5619eb2ecb70_82;
v0x5619eb2ecb70_83 .array/port v0x5619eb2ecb70, 83;
v0x5619eb2ecb70_84 .array/port v0x5619eb2ecb70, 84;
v0x5619eb2ecb70_85 .array/port v0x5619eb2ecb70, 85;
v0x5619eb2ecb70_86 .array/port v0x5619eb2ecb70, 86;
E_0x5619eb2891a0/21 .event edge, v0x5619eb2ecb70_83, v0x5619eb2ecb70_84, v0x5619eb2ecb70_85, v0x5619eb2ecb70_86;
v0x5619eb2ecb70_87 .array/port v0x5619eb2ecb70, 87;
v0x5619eb2ecb70_88 .array/port v0x5619eb2ecb70, 88;
v0x5619eb2ecb70_89 .array/port v0x5619eb2ecb70, 89;
v0x5619eb2ecb70_90 .array/port v0x5619eb2ecb70, 90;
E_0x5619eb2891a0/22 .event edge, v0x5619eb2ecb70_87, v0x5619eb2ecb70_88, v0x5619eb2ecb70_89, v0x5619eb2ecb70_90;
v0x5619eb2ecb70_91 .array/port v0x5619eb2ecb70, 91;
v0x5619eb2ecb70_92 .array/port v0x5619eb2ecb70, 92;
v0x5619eb2ecb70_93 .array/port v0x5619eb2ecb70, 93;
v0x5619eb2ecb70_94 .array/port v0x5619eb2ecb70, 94;
E_0x5619eb2891a0/23 .event edge, v0x5619eb2ecb70_91, v0x5619eb2ecb70_92, v0x5619eb2ecb70_93, v0x5619eb2ecb70_94;
v0x5619eb2ecb70_95 .array/port v0x5619eb2ecb70, 95;
v0x5619eb2ecb70_96 .array/port v0x5619eb2ecb70, 96;
v0x5619eb2ecb70_97 .array/port v0x5619eb2ecb70, 97;
v0x5619eb2ecb70_98 .array/port v0x5619eb2ecb70, 98;
E_0x5619eb2891a0/24 .event edge, v0x5619eb2ecb70_95, v0x5619eb2ecb70_96, v0x5619eb2ecb70_97, v0x5619eb2ecb70_98;
v0x5619eb2ecb70_99 .array/port v0x5619eb2ecb70, 99;
v0x5619eb2ecb70_100 .array/port v0x5619eb2ecb70, 100;
v0x5619eb2ecb70_101 .array/port v0x5619eb2ecb70, 101;
v0x5619eb2ecb70_102 .array/port v0x5619eb2ecb70, 102;
E_0x5619eb2891a0/25 .event edge, v0x5619eb2ecb70_99, v0x5619eb2ecb70_100, v0x5619eb2ecb70_101, v0x5619eb2ecb70_102;
v0x5619eb2ecb70_103 .array/port v0x5619eb2ecb70, 103;
v0x5619eb2ecb70_104 .array/port v0x5619eb2ecb70, 104;
v0x5619eb2ecb70_105 .array/port v0x5619eb2ecb70, 105;
v0x5619eb2ecb70_106 .array/port v0x5619eb2ecb70, 106;
E_0x5619eb2891a0/26 .event edge, v0x5619eb2ecb70_103, v0x5619eb2ecb70_104, v0x5619eb2ecb70_105, v0x5619eb2ecb70_106;
v0x5619eb2ecb70_107 .array/port v0x5619eb2ecb70, 107;
v0x5619eb2ecb70_108 .array/port v0x5619eb2ecb70, 108;
v0x5619eb2ecb70_109 .array/port v0x5619eb2ecb70, 109;
v0x5619eb2ecb70_110 .array/port v0x5619eb2ecb70, 110;
E_0x5619eb2891a0/27 .event edge, v0x5619eb2ecb70_107, v0x5619eb2ecb70_108, v0x5619eb2ecb70_109, v0x5619eb2ecb70_110;
v0x5619eb2ecb70_111 .array/port v0x5619eb2ecb70, 111;
v0x5619eb2ecb70_112 .array/port v0x5619eb2ecb70, 112;
v0x5619eb2ecb70_113 .array/port v0x5619eb2ecb70, 113;
v0x5619eb2ecb70_114 .array/port v0x5619eb2ecb70, 114;
E_0x5619eb2891a0/28 .event edge, v0x5619eb2ecb70_111, v0x5619eb2ecb70_112, v0x5619eb2ecb70_113, v0x5619eb2ecb70_114;
v0x5619eb2ecb70_115 .array/port v0x5619eb2ecb70, 115;
v0x5619eb2ecb70_116 .array/port v0x5619eb2ecb70, 116;
v0x5619eb2ecb70_117 .array/port v0x5619eb2ecb70, 117;
v0x5619eb2ecb70_118 .array/port v0x5619eb2ecb70, 118;
E_0x5619eb2891a0/29 .event edge, v0x5619eb2ecb70_115, v0x5619eb2ecb70_116, v0x5619eb2ecb70_117, v0x5619eb2ecb70_118;
v0x5619eb2ecb70_119 .array/port v0x5619eb2ecb70, 119;
v0x5619eb2ecb70_120 .array/port v0x5619eb2ecb70, 120;
v0x5619eb2ecb70_121 .array/port v0x5619eb2ecb70, 121;
v0x5619eb2ecb70_122 .array/port v0x5619eb2ecb70, 122;
E_0x5619eb2891a0/30 .event edge, v0x5619eb2ecb70_119, v0x5619eb2ecb70_120, v0x5619eb2ecb70_121, v0x5619eb2ecb70_122;
v0x5619eb2ecb70_123 .array/port v0x5619eb2ecb70, 123;
v0x5619eb2ecb70_124 .array/port v0x5619eb2ecb70, 124;
v0x5619eb2ecb70_125 .array/port v0x5619eb2ecb70, 125;
v0x5619eb2ecb70_126 .array/port v0x5619eb2ecb70, 126;
E_0x5619eb2891a0/31 .event edge, v0x5619eb2ecb70_123, v0x5619eb2ecb70_124, v0x5619eb2ecb70_125, v0x5619eb2ecb70_126;
v0x5619eb2ecb70_127 .array/port v0x5619eb2ecb70, 127;
v0x5619eb2ecb70_128 .array/port v0x5619eb2ecb70, 128;
v0x5619eb2ecb70_129 .array/port v0x5619eb2ecb70, 129;
v0x5619eb2ecb70_130 .array/port v0x5619eb2ecb70, 130;
E_0x5619eb2891a0/32 .event edge, v0x5619eb2ecb70_127, v0x5619eb2ecb70_128, v0x5619eb2ecb70_129, v0x5619eb2ecb70_130;
v0x5619eb2ecb70_131 .array/port v0x5619eb2ecb70, 131;
v0x5619eb2ecb70_132 .array/port v0x5619eb2ecb70, 132;
v0x5619eb2ecb70_133 .array/port v0x5619eb2ecb70, 133;
v0x5619eb2ecb70_134 .array/port v0x5619eb2ecb70, 134;
E_0x5619eb2891a0/33 .event edge, v0x5619eb2ecb70_131, v0x5619eb2ecb70_132, v0x5619eb2ecb70_133, v0x5619eb2ecb70_134;
v0x5619eb2ecb70_135 .array/port v0x5619eb2ecb70, 135;
v0x5619eb2ecb70_136 .array/port v0x5619eb2ecb70, 136;
v0x5619eb2ecb70_137 .array/port v0x5619eb2ecb70, 137;
v0x5619eb2ecb70_138 .array/port v0x5619eb2ecb70, 138;
E_0x5619eb2891a0/34 .event edge, v0x5619eb2ecb70_135, v0x5619eb2ecb70_136, v0x5619eb2ecb70_137, v0x5619eb2ecb70_138;
v0x5619eb2ecb70_139 .array/port v0x5619eb2ecb70, 139;
v0x5619eb2ecb70_140 .array/port v0x5619eb2ecb70, 140;
v0x5619eb2ecb70_141 .array/port v0x5619eb2ecb70, 141;
v0x5619eb2ecb70_142 .array/port v0x5619eb2ecb70, 142;
E_0x5619eb2891a0/35 .event edge, v0x5619eb2ecb70_139, v0x5619eb2ecb70_140, v0x5619eb2ecb70_141, v0x5619eb2ecb70_142;
v0x5619eb2ecb70_143 .array/port v0x5619eb2ecb70, 143;
v0x5619eb2ecb70_144 .array/port v0x5619eb2ecb70, 144;
v0x5619eb2ecb70_145 .array/port v0x5619eb2ecb70, 145;
v0x5619eb2ecb70_146 .array/port v0x5619eb2ecb70, 146;
E_0x5619eb2891a0/36 .event edge, v0x5619eb2ecb70_143, v0x5619eb2ecb70_144, v0x5619eb2ecb70_145, v0x5619eb2ecb70_146;
v0x5619eb2ecb70_147 .array/port v0x5619eb2ecb70, 147;
v0x5619eb2ecb70_148 .array/port v0x5619eb2ecb70, 148;
v0x5619eb2ecb70_149 .array/port v0x5619eb2ecb70, 149;
v0x5619eb2ecb70_150 .array/port v0x5619eb2ecb70, 150;
E_0x5619eb2891a0/37 .event edge, v0x5619eb2ecb70_147, v0x5619eb2ecb70_148, v0x5619eb2ecb70_149, v0x5619eb2ecb70_150;
v0x5619eb2ecb70_151 .array/port v0x5619eb2ecb70, 151;
v0x5619eb2ecb70_152 .array/port v0x5619eb2ecb70, 152;
v0x5619eb2ecb70_153 .array/port v0x5619eb2ecb70, 153;
v0x5619eb2ecb70_154 .array/port v0x5619eb2ecb70, 154;
E_0x5619eb2891a0/38 .event edge, v0x5619eb2ecb70_151, v0x5619eb2ecb70_152, v0x5619eb2ecb70_153, v0x5619eb2ecb70_154;
v0x5619eb2ecb70_155 .array/port v0x5619eb2ecb70, 155;
v0x5619eb2ecb70_156 .array/port v0x5619eb2ecb70, 156;
v0x5619eb2ecb70_157 .array/port v0x5619eb2ecb70, 157;
v0x5619eb2ecb70_158 .array/port v0x5619eb2ecb70, 158;
E_0x5619eb2891a0/39 .event edge, v0x5619eb2ecb70_155, v0x5619eb2ecb70_156, v0x5619eb2ecb70_157, v0x5619eb2ecb70_158;
v0x5619eb2ecb70_159 .array/port v0x5619eb2ecb70, 159;
v0x5619eb2ecb70_160 .array/port v0x5619eb2ecb70, 160;
v0x5619eb2ecb70_161 .array/port v0x5619eb2ecb70, 161;
v0x5619eb2ecb70_162 .array/port v0x5619eb2ecb70, 162;
E_0x5619eb2891a0/40 .event edge, v0x5619eb2ecb70_159, v0x5619eb2ecb70_160, v0x5619eb2ecb70_161, v0x5619eb2ecb70_162;
v0x5619eb2ecb70_163 .array/port v0x5619eb2ecb70, 163;
v0x5619eb2ecb70_164 .array/port v0x5619eb2ecb70, 164;
v0x5619eb2ecb70_165 .array/port v0x5619eb2ecb70, 165;
v0x5619eb2ecb70_166 .array/port v0x5619eb2ecb70, 166;
E_0x5619eb2891a0/41 .event edge, v0x5619eb2ecb70_163, v0x5619eb2ecb70_164, v0x5619eb2ecb70_165, v0x5619eb2ecb70_166;
v0x5619eb2ecb70_167 .array/port v0x5619eb2ecb70, 167;
v0x5619eb2ecb70_168 .array/port v0x5619eb2ecb70, 168;
v0x5619eb2ecb70_169 .array/port v0x5619eb2ecb70, 169;
v0x5619eb2ecb70_170 .array/port v0x5619eb2ecb70, 170;
E_0x5619eb2891a0/42 .event edge, v0x5619eb2ecb70_167, v0x5619eb2ecb70_168, v0x5619eb2ecb70_169, v0x5619eb2ecb70_170;
v0x5619eb2ecb70_171 .array/port v0x5619eb2ecb70, 171;
v0x5619eb2ecb70_172 .array/port v0x5619eb2ecb70, 172;
v0x5619eb2ecb70_173 .array/port v0x5619eb2ecb70, 173;
v0x5619eb2ecb70_174 .array/port v0x5619eb2ecb70, 174;
E_0x5619eb2891a0/43 .event edge, v0x5619eb2ecb70_171, v0x5619eb2ecb70_172, v0x5619eb2ecb70_173, v0x5619eb2ecb70_174;
v0x5619eb2ecb70_175 .array/port v0x5619eb2ecb70, 175;
v0x5619eb2ecb70_176 .array/port v0x5619eb2ecb70, 176;
v0x5619eb2ecb70_177 .array/port v0x5619eb2ecb70, 177;
v0x5619eb2ecb70_178 .array/port v0x5619eb2ecb70, 178;
E_0x5619eb2891a0/44 .event edge, v0x5619eb2ecb70_175, v0x5619eb2ecb70_176, v0x5619eb2ecb70_177, v0x5619eb2ecb70_178;
v0x5619eb2ecb70_179 .array/port v0x5619eb2ecb70, 179;
v0x5619eb2ecb70_180 .array/port v0x5619eb2ecb70, 180;
v0x5619eb2ecb70_181 .array/port v0x5619eb2ecb70, 181;
v0x5619eb2ecb70_182 .array/port v0x5619eb2ecb70, 182;
E_0x5619eb2891a0/45 .event edge, v0x5619eb2ecb70_179, v0x5619eb2ecb70_180, v0x5619eb2ecb70_181, v0x5619eb2ecb70_182;
v0x5619eb2ecb70_183 .array/port v0x5619eb2ecb70, 183;
v0x5619eb2ecb70_184 .array/port v0x5619eb2ecb70, 184;
v0x5619eb2ecb70_185 .array/port v0x5619eb2ecb70, 185;
v0x5619eb2ecb70_186 .array/port v0x5619eb2ecb70, 186;
E_0x5619eb2891a0/46 .event edge, v0x5619eb2ecb70_183, v0x5619eb2ecb70_184, v0x5619eb2ecb70_185, v0x5619eb2ecb70_186;
v0x5619eb2ecb70_187 .array/port v0x5619eb2ecb70, 187;
v0x5619eb2ecb70_188 .array/port v0x5619eb2ecb70, 188;
v0x5619eb2ecb70_189 .array/port v0x5619eb2ecb70, 189;
v0x5619eb2ecb70_190 .array/port v0x5619eb2ecb70, 190;
E_0x5619eb2891a0/47 .event edge, v0x5619eb2ecb70_187, v0x5619eb2ecb70_188, v0x5619eb2ecb70_189, v0x5619eb2ecb70_190;
v0x5619eb2ecb70_191 .array/port v0x5619eb2ecb70, 191;
v0x5619eb2ecb70_192 .array/port v0x5619eb2ecb70, 192;
v0x5619eb2ecb70_193 .array/port v0x5619eb2ecb70, 193;
v0x5619eb2ecb70_194 .array/port v0x5619eb2ecb70, 194;
E_0x5619eb2891a0/48 .event edge, v0x5619eb2ecb70_191, v0x5619eb2ecb70_192, v0x5619eb2ecb70_193, v0x5619eb2ecb70_194;
v0x5619eb2ecb70_195 .array/port v0x5619eb2ecb70, 195;
v0x5619eb2ecb70_196 .array/port v0x5619eb2ecb70, 196;
v0x5619eb2ecb70_197 .array/port v0x5619eb2ecb70, 197;
v0x5619eb2ecb70_198 .array/port v0x5619eb2ecb70, 198;
E_0x5619eb2891a0/49 .event edge, v0x5619eb2ecb70_195, v0x5619eb2ecb70_196, v0x5619eb2ecb70_197, v0x5619eb2ecb70_198;
v0x5619eb2ecb70_199 .array/port v0x5619eb2ecb70, 199;
v0x5619eb2ecb70_200 .array/port v0x5619eb2ecb70, 200;
v0x5619eb2ecb70_201 .array/port v0x5619eb2ecb70, 201;
v0x5619eb2ecb70_202 .array/port v0x5619eb2ecb70, 202;
E_0x5619eb2891a0/50 .event edge, v0x5619eb2ecb70_199, v0x5619eb2ecb70_200, v0x5619eb2ecb70_201, v0x5619eb2ecb70_202;
v0x5619eb2ecb70_203 .array/port v0x5619eb2ecb70, 203;
v0x5619eb2ecb70_204 .array/port v0x5619eb2ecb70, 204;
v0x5619eb2ecb70_205 .array/port v0x5619eb2ecb70, 205;
v0x5619eb2ecb70_206 .array/port v0x5619eb2ecb70, 206;
E_0x5619eb2891a0/51 .event edge, v0x5619eb2ecb70_203, v0x5619eb2ecb70_204, v0x5619eb2ecb70_205, v0x5619eb2ecb70_206;
v0x5619eb2ecb70_207 .array/port v0x5619eb2ecb70, 207;
v0x5619eb2ecb70_208 .array/port v0x5619eb2ecb70, 208;
v0x5619eb2ecb70_209 .array/port v0x5619eb2ecb70, 209;
v0x5619eb2ecb70_210 .array/port v0x5619eb2ecb70, 210;
E_0x5619eb2891a0/52 .event edge, v0x5619eb2ecb70_207, v0x5619eb2ecb70_208, v0x5619eb2ecb70_209, v0x5619eb2ecb70_210;
v0x5619eb2ecb70_211 .array/port v0x5619eb2ecb70, 211;
v0x5619eb2ecb70_212 .array/port v0x5619eb2ecb70, 212;
v0x5619eb2ecb70_213 .array/port v0x5619eb2ecb70, 213;
v0x5619eb2ecb70_214 .array/port v0x5619eb2ecb70, 214;
E_0x5619eb2891a0/53 .event edge, v0x5619eb2ecb70_211, v0x5619eb2ecb70_212, v0x5619eb2ecb70_213, v0x5619eb2ecb70_214;
v0x5619eb2ecb70_215 .array/port v0x5619eb2ecb70, 215;
v0x5619eb2ecb70_216 .array/port v0x5619eb2ecb70, 216;
v0x5619eb2ecb70_217 .array/port v0x5619eb2ecb70, 217;
v0x5619eb2ecb70_218 .array/port v0x5619eb2ecb70, 218;
E_0x5619eb2891a0/54 .event edge, v0x5619eb2ecb70_215, v0x5619eb2ecb70_216, v0x5619eb2ecb70_217, v0x5619eb2ecb70_218;
v0x5619eb2ecb70_219 .array/port v0x5619eb2ecb70, 219;
v0x5619eb2ecb70_220 .array/port v0x5619eb2ecb70, 220;
v0x5619eb2ecb70_221 .array/port v0x5619eb2ecb70, 221;
v0x5619eb2ecb70_222 .array/port v0x5619eb2ecb70, 222;
E_0x5619eb2891a0/55 .event edge, v0x5619eb2ecb70_219, v0x5619eb2ecb70_220, v0x5619eb2ecb70_221, v0x5619eb2ecb70_222;
v0x5619eb2ecb70_223 .array/port v0x5619eb2ecb70, 223;
v0x5619eb2ecb70_224 .array/port v0x5619eb2ecb70, 224;
v0x5619eb2ecb70_225 .array/port v0x5619eb2ecb70, 225;
v0x5619eb2ecb70_226 .array/port v0x5619eb2ecb70, 226;
E_0x5619eb2891a0/56 .event edge, v0x5619eb2ecb70_223, v0x5619eb2ecb70_224, v0x5619eb2ecb70_225, v0x5619eb2ecb70_226;
v0x5619eb2ecb70_227 .array/port v0x5619eb2ecb70, 227;
v0x5619eb2ecb70_228 .array/port v0x5619eb2ecb70, 228;
v0x5619eb2ecb70_229 .array/port v0x5619eb2ecb70, 229;
v0x5619eb2ecb70_230 .array/port v0x5619eb2ecb70, 230;
E_0x5619eb2891a0/57 .event edge, v0x5619eb2ecb70_227, v0x5619eb2ecb70_228, v0x5619eb2ecb70_229, v0x5619eb2ecb70_230;
v0x5619eb2ecb70_231 .array/port v0x5619eb2ecb70, 231;
v0x5619eb2ecb70_232 .array/port v0x5619eb2ecb70, 232;
v0x5619eb2ecb70_233 .array/port v0x5619eb2ecb70, 233;
v0x5619eb2ecb70_234 .array/port v0x5619eb2ecb70, 234;
E_0x5619eb2891a0/58 .event edge, v0x5619eb2ecb70_231, v0x5619eb2ecb70_232, v0x5619eb2ecb70_233, v0x5619eb2ecb70_234;
v0x5619eb2ecb70_235 .array/port v0x5619eb2ecb70, 235;
v0x5619eb2ecb70_236 .array/port v0x5619eb2ecb70, 236;
v0x5619eb2ecb70_237 .array/port v0x5619eb2ecb70, 237;
v0x5619eb2ecb70_238 .array/port v0x5619eb2ecb70, 238;
E_0x5619eb2891a0/59 .event edge, v0x5619eb2ecb70_235, v0x5619eb2ecb70_236, v0x5619eb2ecb70_237, v0x5619eb2ecb70_238;
v0x5619eb2ecb70_239 .array/port v0x5619eb2ecb70, 239;
v0x5619eb2ecb70_240 .array/port v0x5619eb2ecb70, 240;
v0x5619eb2ecb70_241 .array/port v0x5619eb2ecb70, 241;
v0x5619eb2ecb70_242 .array/port v0x5619eb2ecb70, 242;
E_0x5619eb2891a0/60 .event edge, v0x5619eb2ecb70_239, v0x5619eb2ecb70_240, v0x5619eb2ecb70_241, v0x5619eb2ecb70_242;
v0x5619eb2ecb70_243 .array/port v0x5619eb2ecb70, 243;
v0x5619eb2ecb70_244 .array/port v0x5619eb2ecb70, 244;
v0x5619eb2ecb70_245 .array/port v0x5619eb2ecb70, 245;
v0x5619eb2ecb70_246 .array/port v0x5619eb2ecb70, 246;
E_0x5619eb2891a0/61 .event edge, v0x5619eb2ecb70_243, v0x5619eb2ecb70_244, v0x5619eb2ecb70_245, v0x5619eb2ecb70_246;
v0x5619eb2ecb70_247 .array/port v0x5619eb2ecb70, 247;
v0x5619eb2ecb70_248 .array/port v0x5619eb2ecb70, 248;
v0x5619eb2ecb70_249 .array/port v0x5619eb2ecb70, 249;
v0x5619eb2ecb70_250 .array/port v0x5619eb2ecb70, 250;
E_0x5619eb2891a0/62 .event edge, v0x5619eb2ecb70_247, v0x5619eb2ecb70_248, v0x5619eb2ecb70_249, v0x5619eb2ecb70_250;
v0x5619eb2ecb70_251 .array/port v0x5619eb2ecb70, 251;
v0x5619eb2ecb70_252 .array/port v0x5619eb2ecb70, 252;
v0x5619eb2ecb70_253 .array/port v0x5619eb2ecb70, 253;
v0x5619eb2ecb70_254 .array/port v0x5619eb2ecb70, 254;
E_0x5619eb2891a0/63 .event edge, v0x5619eb2ecb70_251, v0x5619eb2ecb70_252, v0x5619eb2ecb70_253, v0x5619eb2ecb70_254;
v0x5619eb2ecb70_255 .array/port v0x5619eb2ecb70, 255;
E_0x5619eb2891a0/64 .event edge, v0x5619eb2ecb70_255;
E_0x5619eb2891a0 .event/or E_0x5619eb2891a0/0, E_0x5619eb2891a0/1, E_0x5619eb2891a0/2, E_0x5619eb2891a0/3, E_0x5619eb2891a0/4, E_0x5619eb2891a0/5, E_0x5619eb2891a0/6, E_0x5619eb2891a0/7, E_0x5619eb2891a0/8, E_0x5619eb2891a0/9, E_0x5619eb2891a0/10, E_0x5619eb2891a0/11, E_0x5619eb2891a0/12, E_0x5619eb2891a0/13, E_0x5619eb2891a0/14, E_0x5619eb2891a0/15, E_0x5619eb2891a0/16, E_0x5619eb2891a0/17, E_0x5619eb2891a0/18, E_0x5619eb2891a0/19, E_0x5619eb2891a0/20, E_0x5619eb2891a0/21, E_0x5619eb2891a0/22, E_0x5619eb2891a0/23, E_0x5619eb2891a0/24, E_0x5619eb2891a0/25, E_0x5619eb2891a0/26, E_0x5619eb2891a0/27, E_0x5619eb2891a0/28, E_0x5619eb2891a0/29, E_0x5619eb2891a0/30, E_0x5619eb2891a0/31, E_0x5619eb2891a0/32, E_0x5619eb2891a0/33, E_0x5619eb2891a0/34, E_0x5619eb2891a0/35, E_0x5619eb2891a0/36, E_0x5619eb2891a0/37, E_0x5619eb2891a0/38, E_0x5619eb2891a0/39, E_0x5619eb2891a0/40, E_0x5619eb2891a0/41, E_0x5619eb2891a0/42, E_0x5619eb2891a0/43, E_0x5619eb2891a0/44, E_0x5619eb2891a0/45, E_0x5619eb2891a0/46, E_0x5619eb2891a0/47, E_0x5619eb2891a0/48, E_0x5619eb2891a0/49, E_0x5619eb2891a0/50, E_0x5619eb2891a0/51, E_0x5619eb2891a0/52, E_0x5619eb2891a0/53, E_0x5619eb2891a0/54, E_0x5619eb2891a0/55, E_0x5619eb2891a0/56, E_0x5619eb2891a0/57, E_0x5619eb2891a0/58, E_0x5619eb2891a0/59, E_0x5619eb2891a0/60, E_0x5619eb2891a0/61, E_0x5619eb2891a0/62, E_0x5619eb2891a0/63, E_0x5619eb2891a0/64;
S_0x5619eb2ef560 .scope module, "reg32bit_pc_inst" "reg32bit" 6 16, 8 3 0, S_0x5619eb2ebe30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 32 "reg_i"
    .port_info 4 /OUTPUT 32 "reg_o"
v0x5619eb2ef750_0 .net "clk", 0 0, v0x5619eb2ebd10_0;  alias, 1 drivers
v0x5619eb2ef810_0 .net "reg_i", 31 0, L_0x5619eb302550;  alias, 1 drivers
v0x5619eb2ef8d0_0 .var "reg_o", 31 0;
v0x5619eb2ef9d0_0 .net "rst_n", 0 0, v0x5619eb2f2180_0;  alias, 1 drivers
L_0x7ff2f4cfe018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5619eb2efa70_0 .net "wr_en", 0 0, L_0x7ff2f4cfe018;  1 drivers
E_0x5619eb288d90/0 .event negedge, v0x5619eb2ef9d0_0;
E_0x5619eb288d90/1 .event posedge, v0x5619eb2ebd10_0;
E_0x5619eb288d90 .event/or E_0x5619eb288d90/0, E_0x5619eb288d90/1;
S_0x5619eb2f01c0 .scope module, "regfile_inst" "regfile" 3 28, 9 3 0, S_0x5619eb2a2b50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 5 "rs1_i"
    .port_info 4 /INPUT 5 "rs2_i"
    .port_info 5 /INPUT 5 "wrs_i"
    .port_info 6 /INPUT 32 "wdata_i"
    .port_info 7 /OUTPUT 32 "rs1_o"
    .port_info 8 /OUTPUT 32 "rs2_o"
P_0x5619eb2f0390 .param/l "NUM_REGS" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x5619eb28a8a0 .functor BUFZ 32, L_0x5619eb302690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5619eb2898e0 .functor BUFZ 32, L_0x5619eb3028e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5619eb2f0560_0 .net *"_s0", 31 0, L_0x5619eb302690;  1 drivers
v0x5619eb2f0640_0 .net *"_s10", 6 0, L_0x5619eb3029b0;  1 drivers
L_0x7ff2f4cfe0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5619eb2f0720_0 .net *"_s13", 1 0, L_0x7ff2f4cfe0f0;  1 drivers
v0x5619eb2f0810_0 .net *"_s2", 6 0, L_0x5619eb302750;  1 drivers
L_0x7ff2f4cfe0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5619eb2f08f0_0 .net *"_s5", 1 0, L_0x7ff2f4cfe0a8;  1 drivers
v0x5619eb2f0a20_0 .net *"_s8", 31 0, L_0x5619eb3028e0;  1 drivers
v0x5619eb2f0b00_0 .net "clk", 0 0, v0x5619eb2ebd10_0;  alias, 1 drivers
v0x5619eb2f0ba0 .array "qout", 31 0, 31 0;
v0x5619eb2f0c60_0 .net "rs1_i", 4 0, L_0x5619eb302ba0;  1 drivers
v0x5619eb2f0d40_0 .net "rs1_o", 31 0, L_0x5619eb28a8a0;  alias, 1 drivers
v0x5619eb2f0e00_0 .net "rs2_i", 4 0, L_0x5619eb302c90;  1 drivers
v0x5619eb2f0ec0_0 .net "rs2_o", 31 0, L_0x5619eb2898e0;  alias, 1 drivers
v0x5619eb2f0fb0_0 .net "rst_n", 0 0, v0x5619eb2f2180_0;  alias, 1 drivers
v0x5619eb2f1050_0 .net "wdata_i", 31 0, v0x5619eb2f22b0_0;  alias, 1 drivers
v0x5619eb2f1110_0 .net "wr_en", 0 0, v0x5619eb2f2370_0;  alias, 1 drivers
v0x5619eb2f11d0_0 .net "wrs_i", 4 0, L_0x5619eb302e10;  1 drivers
L_0x5619eb302690 .array/port v0x5619eb2f0ba0, L_0x5619eb302750;
L_0x5619eb302750 .concat [ 5 2 0 0], L_0x5619eb302ba0, L_0x7ff2f4cfe0a8;
L_0x5619eb3028e0 .array/port v0x5619eb2f0ba0, L_0x5619eb3029b0;
L_0x5619eb3029b0 .concat [ 5 2 0 0], L_0x5619eb302c90, L_0x7ff2f4cfe0f0;
    .scope S_0x5619eb2ebb00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5619eb2ebd10_0, 0, 1;
T_0.0 ;
    %delay 50, 0;
    %load/vec4 v0x5619eb2ebd10_0;
    %inv;
    %store/vec4 v0x5619eb2ebd10_0, 0, 1;
    %jmp T_0.0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5619eb2ec050;
T_1 ;
    %vpi_call 7 11 "$readmemh", "inst.mem", v0x5619eb2ecb70 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5619eb2ec050;
T_2 ;
    %wait E_0x5619eb2891a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5619eb2ef440_0, 0, 32;
    %load/vec4 v0x5619eb2eca70_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5619eb2ecb70, 4;
    %store/vec4 v0x5619eb2ef440_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5619eb2ef560;
T_3 ;
    %wait E_0x5619eb288d90;
    %load/vec4 v0x5619eb2ef9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5619eb2ef8d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5619eb2efa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5619eb2ef810_0;
    %assign/vec4 v0x5619eb2ef8d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5619eb2ef8d0_0;
    %assign/vec4 v0x5619eb2ef8d0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5619eb2f01c0;
T_4 ;
    %wait E_0x5619eb288d90;
    %load/vec4 v0x5619eb2f0fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5619eb2f1110_0;
    %load/vec4 v0x5619eb2f11d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5619eb2f1050_0;
    %load/vec4 v0x5619eb2f11d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5619eb2f0ba0, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5619eb2cd7c0;
T_5 ;
    %wait E_0x5619eb253ad0;
    %load/vec4 v0x5619eb2c9180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %load/vec4 v0x5619eb2eb6d0_0;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.0 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %add;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.1 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %sub;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.2 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %mul;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.3 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %div;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.4 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %and;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.5 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %or;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %xor;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.7 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %nor/r;
    %pad/u 32;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.8 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.9 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5619eb2eb6d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x5619eb2eb6d0_0;
    %load/vec4 v0x5619eb2eb790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 32;
    %store/vec4 v0x5619eb2eb870_0, 0, 32;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5619eb2a29d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5619eb2f2370_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5619eb2a29d0;
T_7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5619eb2f1fe0_0, 0, 5;
    %end;
    .thread T_7;
    .scope S_0x5619eb2a29d0;
T_8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5619eb2f20a0_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x5619eb2a29d0;
T_9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5619eb2f2460_0, 0, 5;
    %end;
    .thread T_9;
    .scope S_0x5619eb2a29d0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5619eb2f22b0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x5619eb2a29d0;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5619eb2f1e20_0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x5619eb2a29d0;
T_12 ;
    %vpi_call 2 32 "$dumpfile", "regfile_dump.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5619eb2a29d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5619eb2f1f00_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5619eb2f1f00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5619eb2f0ba0, v0x5619eb2f1f00_0 > {0 0 0};
    %load/vec4 v0x5619eb2f1f00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5619eb2f1f00_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x5619eb2a29d0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5619eb2f2180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5619eb2f22b0_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5619eb2f2180_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5619eb2f2370_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5619eb2f2460_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5619eb2f1fe0_0, 0, 5;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x5619eb2f22b0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5619eb2f1e20_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5619eb2f2460_0, 0, 5;
    %pushi/vec4 301928959, 0, 32;
    %store/vec4 v0x5619eb2f22b0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5619eb2f20a0_0, 0, 5;
    %delay 500, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5619eb2f1e20_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5619eb2f2460_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5619eb2f1fe0_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x5619eb2f22b0_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5619eb2f22b0_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5619eb2f2460_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5619eb2f1fe0_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x5619eb2f22b0_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5619eb2f2180_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5619eb2f2180_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 79 "$display", "PASSED!" {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../tb/tb_top.sv";
    "../rtl/cpu_top.sv";
    "../rtl/alu.sv";
    "../rtl/clk_gen.sv";
    "../rtl/ifu.sv";
    "../rtl/inst_mem.sv";
    "../rtl/reg32bit.sv";
    "../rtl/regfile.sv";
