# Compile of prio_enc2_4to2.v was successful.
vsim -gui work.tb_prio_enc2_4to2
# vsim -gui work.tb_prio_enc2_4to2 
# Start time: 09:37:41 on Sep 10,2024
# Loading work.tb_prio_enc2_4to2
# Loading work.prio_enc2_4to2
run -all
#                    0 d = xxxx, q = x, v = x
#                    1 d = 0000, q = 0, v = 0
#                    2 d = 0001, q = 0, v = 1
#                    3 d = 0010, q = 1, v = 1
#                    4 d = 0100, q = 2, v = 1
#                    5 d = 1000, q = 3, v = 1
#                    6 d = 1111, q = 3, v = 1
#                    7 d = 1001, q = 3, v = 1
#                    8 d = 0101, q = 2, v = 1
#                    9 d = 0000, q = 0, v = 0
# ** Note: $stop    : D:/FPGA/Verilog-Labs/046.prio_enc2_4to2/prio_enc2_4to2.v(46)
#    Time: 10 us  Iteration: 0  Instance: /tb_prio_enc2_4to2
# Break in Module tb_prio_enc2_4to2 at D:/FPGA/Verilog-Labs/046.prio_enc2_4to2/prio_enc2_4to2.v line 46
quit -sim
# End time: 09:38:05 on Sep 10,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 5
