#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec 28 19:58:42 2025
# Process ID: 1084427
# Current directory: /home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1
# Command line: vivado -log multiplier_16_bit_lut_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier_16_bit_lut_wrapper.tcl
# Log file: /home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1/multiplier_16_bit_lut_wrapper.vds
# Journal file: /home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1/vivado.jou
# Running On: aq-21me000tge, OS: Linux, CPU Frequency: 1981.461 MHz, CPU Physical cores: 16, Host memory: 62822 MB
#-----------------------------------------------------------
source multiplier_16_bit_lut_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/aq/installations/xilinx_2022/Vivado/2022.2/data/ip'.
Command: synth_design -top multiplier_16_bit_lut_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1084442
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/aq/installations/xilinx_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.227 ; gain = 377.629 ; free physical = 15547 ; free virtual = 34641
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3699.414; parent = 2723.230; children = 976.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier_16_bit_lut_wrapper' [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/hdl/multiplier_16_bit_lut_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'multiplier_16_bit_lut' declared at '/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/synth/multiplier_16_bit_lut.vhd:14' bound to instance 'multiplier_16_bit_lut_i' of component 'multiplier_16_bit_lut' [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/hdl/multiplier_16_bit_lut_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'multiplier_16_bit_lut' [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/synth/multiplier_16_bit_lut.vhd:27]
INFO: [Synth 8-3491] module 'multiplier_16_bit_lut_mult_gen_0_0' declared at '/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1/.Xil/Vivado-1084427-aq-21me000tge/realtime/multiplier_16_bit_lut_mult_gen_0_0_stub.vhdl:5' bound to instance 'mult_gen_0' of component 'multiplier_16_bit_lut_mult_gen_0_0' [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/synth/multiplier_16_bit_lut.vhd:55]
INFO: [Synth 8-638] synthesizing module 'multiplier_16_bit_lut_mult_gen_0_0' [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1/.Xil/Vivado-1084427-aq-21me000tge/realtime/multiplier_16_bit_lut_mult_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'multiplier_16_bit_lut' (0#1) [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/synth/multiplier_16_bit_lut.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'multiplier_16_bit_lut_wrapper' (0#1) [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/hdl/multiplier_16_bit_lut_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2791.195 ; gain = 445.598 ; free physical = 15634 ; free virtual = 34729
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3767.383; parent = 2791.199; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2809.008 ; gain = 463.410 ; free physical = 15634 ; free virtual = 34729
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3785.195; parent = 2809.012; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2809.008 ; gain = 463.410 ; free physical = 15635 ; free virtual = 34729
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3785.195; parent = 2809.012; children = 976.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.008 ; gain = 0.000 ; free physical = 15635 ; free virtual = 34729
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/multiplier_16_bit_lut_mult_gen_0_0/multiplier_16_bit_lut_mult_gen_0_0_in_context.xdc] for cell 'multiplier_16_bit_lut_i/mult_gen_0'
Finished Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/multiplier_16_bit_lut_mult_gen_0_0/multiplier_16_bit_lut_mult_gen_0_0_in_context.xdc] for cell 'multiplier_16_bit_lut_i/mult_gen_0'
Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.914 ; gain = 0.000 ; free physical = 15611 ; free virtual = 34705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.914 ; gain = 0.000 ; free physical = 15611 ; free virtual = 34705
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/aq/installations/xilinx_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for multiplier_16_bit_lut_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multiplier_16_bit_lut_i/mult_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15611 ; free virtual = 34707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15621 ; free virtual = 34719
Synthesis current peak Physical Memory [PSS] (MB): peak = 2030.917; parent = 1862.366; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15610 ; free virtual = 34704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2098.748; parent = 1930.239; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15610 ; free virtual = 34704
Synthesis current peak Physical Memory [PSS] (MB): peak = 2098.873; parent = 1930.364; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15586 ; free virtual = 34680
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.674; parent = 1931.165; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15598 ; free virtual = 34692
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.854; parent = 1931.345; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.854; parent = 1931.345; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.885; parent = 1931.376; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.963; parent = 1931.454; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.963; parent = 1931.454; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.963; parent = 1931.454; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |multiplier_16_bit_lut_mult_gen_0_0 |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |multiplier_16_bit_lut_mult_gen_0_0_bbox |     1|
|2     |IBUF                                    |    33|
|3     |OBUF                                    |    32|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
Synthesis current peak Physical Memory [PSS] (MB): peak = 2099.994; parent = 1931.485; children = 168.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3829.086; parent = 2852.902; children = 976.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.914 ; gain = 463.410 ; free physical = 15608 ; free virtual = 34702
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.914 ; gain = 539.316 ; free physical = 15608 ; free virtual = 34702
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.914 ; gain = 0.000 ; free physical = 15712 ; free virtual = 34806
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.914 ; gain = 0.000 ; free physical = 15656 ; free virtual = 34751
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 927653
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2884.914 ; gain = 850.613 ; free physical = 15750 ; free virtual = 34844
INFO: [Common 17-1381] The checkpoint '/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/synth_1/multiplier_16_bit_lut_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_16_bit_lut_wrapper_utilization_synth.rpt -pb multiplier_16_bit_lut_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 28 19:59:03 2025...
