Classic Timing Analyzer report for lab2
Tue Oct 13 17:33:49 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.019 ns                                       ; IR[2]      ; state.Input ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.016 ns                                      ; state.jpos ; PCload      ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.923 ns                                      ; Aeq0       ; PCload      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.171 ns                                      ; Enter      ; state.Input ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.jpos ; state.start ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                             ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.jpos   ; state.start  ; Clock      ; Clock    ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.jz     ; state.start  ; Clock      ; Clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.decode ; state.Input  ; Clock      ; Clock    ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.decode ; state.halt   ; Clock      ; Clock    ; None                        ; None                      ; 1.146 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.Input  ; state.start  ; Clock      ; Clock    ; None                        ; None                      ; 1.101 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.decode ; state.jpos   ; Clock      ; Clock    ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.decode ; state.add    ; Clock      ; Clock    ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.decode ; state.jz     ; Clock      ; Clock    ; None                        ; None                      ; 1.009 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.decode ; state.sub    ; Clock      ; Clock    ; None                        ; None                      ; 1.007 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.load   ; state.start  ; Clock      ; Clock    ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.sub    ; state.start  ; Clock      ; Clock    ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.fetch  ; state.decode ; Clock      ; Clock    ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.add    ; state.start  ; Clock      ; Clock    ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.decode ; state.load   ; Clock      ; Clock    ; None                        ; None                      ; 0.697 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.start  ; state.fetch  ; Clock      ; Clock    ; None                        ; None                      ; 0.622 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.Input  ; state.Input  ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; state.halt   ; state.halt   ; Clock      ; Clock    ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 5.019 ns   ; IR[2] ; state.Input ; Clock    ;
; N/A   ; None         ; 4.983 ns   ; IR[2] ; state.halt  ; Clock    ;
; N/A   ; None         ; 4.778 ns   ; IR[0] ; state.halt  ; Clock    ;
; N/A   ; None         ; 4.743 ns   ; IR[0] ; state.Input ; Clock    ;
; N/A   ; None         ; 4.520 ns   ; IR[2] ; state.add   ; Clock    ;
; N/A   ; None         ; 4.519 ns   ; IR[2] ; state.jpos  ; Clock    ;
; N/A   ; None         ; 4.513 ns   ; IR[2] ; state.load  ; Clock    ;
; N/A   ; None         ; 4.513 ns   ; IR[2] ; state.sub   ; Clock    ;
; N/A   ; None         ; 4.513 ns   ; IR[2] ; state.jz    ; Clock    ;
; N/A   ; None         ; 3.999 ns   ; IR[0] ; state.jpos  ; Clock    ;
; N/A   ; None         ; 3.998 ns   ; IR[0] ; state.add   ; Clock    ;
; N/A   ; None         ; 3.995 ns   ; IR[0] ; state.sub   ; Clock    ;
; N/A   ; None         ; 3.995 ns   ; IR[0] ; state.jz    ; Clock    ;
; N/A   ; None         ; 3.957 ns   ; IR[1] ; state.halt  ; Clock    ;
; N/A   ; None         ; 3.949 ns   ; IR[1] ; state.Input ; Clock    ;
; N/A   ; None         ; 3.917 ns   ; Enter ; state.start ; Clock    ;
; N/A   ; None         ; 3.533 ns   ; IR[1] ; state.jpos  ; Clock    ;
; N/A   ; None         ; 3.528 ns   ; IR[1] ; state.add   ; Clock    ;
; N/A   ; None         ; 3.501 ns   ; IR[1] ; state.sub   ; Clock    ;
; N/A   ; None         ; 3.446 ns   ; IR[1] ; state.load  ; Clock    ;
; N/A   ; None         ; 3.445 ns   ; IR[1] ; state.jz    ; Clock    ;
; N/A   ; None         ; 3.419 ns   ; Enter ; state.Input ; Clock    ;
+-------+--------------+------------+-------+-------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 11.016 ns  ; state.jpos   ; PCload  ; Clock      ;
; N/A   ; None         ; 10.617 ns  ; state.jz     ; PCload  ; Clock      ;
; N/A   ; None         ; 9.701 ns   ; state.fetch  ; PCload  ; Clock      ;
; N/A   ; None         ; 8.199 ns   ; state.Input  ; Aload   ; Clock      ;
; N/A   ; None         ; 8.191 ns   ; state.jz     ; JMPmux  ; Clock      ;
; N/A   ; None         ; 8.095 ns   ; state.jpos   ; JMPmux  ; Clock      ;
; N/A   ; None         ; 8.088 ns   ; state.halt   ; Halt[0] ; Clock      ;
; N/A   ; None         ; 7.932 ns   ; state.add    ; Aload   ; Clock      ;
; N/A   ; None         ; 7.719 ns   ; state.load   ; Aload   ; Clock      ;
; N/A   ; None         ; 7.628 ns   ; state.sub    ; Aload   ; Clock      ;
; N/A   ; None         ; 7.505 ns   ; state.decode ; Meminst ; Clock      ;
; N/A   ; None         ; 7.373 ns   ; state.fetch  ; IRload  ; Clock      ;
; N/A   ; None         ; 7.162 ns   ; state.load   ; Asel[1] ; Clock      ;
; N/A   ; None         ; 6.576 ns   ; state.Input  ; Asel[0] ; Clock      ;
; N/A   ; None         ; 6.538 ns   ; state.sub    ; Sub     ; Clock      ;
+-------+--------------+------------+--------------+---------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 13.923 ns       ; Aeq0 ; PCload ;
; N/A   ; None              ; 13.800 ns       ; Apos ; PCload ;
+-------+-------------------+-----------------+------+--------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -3.171 ns ; Enter ; state.Input ; Clock    ;
; N/A           ; None        ; -3.197 ns ; IR[1] ; state.jz    ; Clock    ;
; N/A           ; None        ; -3.198 ns ; IR[1] ; state.load  ; Clock    ;
; N/A           ; None        ; -3.253 ns ; IR[1] ; state.sub   ; Clock    ;
; N/A           ; None        ; -3.280 ns ; IR[1] ; state.add   ; Clock    ;
; N/A           ; None        ; -3.285 ns ; IR[1] ; state.jpos  ; Clock    ;
; N/A           ; None        ; -3.669 ns ; Enter ; state.start ; Clock    ;
; N/A           ; None        ; -3.701 ns ; IR[1] ; state.Input ; Clock    ;
; N/A           ; None        ; -3.709 ns ; IR[1] ; state.halt  ; Clock    ;
; N/A           ; None        ; -3.747 ns ; IR[0] ; state.sub   ; Clock    ;
; N/A           ; None        ; -3.747 ns ; IR[0] ; state.jz    ; Clock    ;
; N/A           ; None        ; -3.750 ns ; IR[0] ; state.add   ; Clock    ;
; N/A           ; None        ; -3.751 ns ; IR[0] ; state.jpos  ; Clock    ;
; N/A           ; None        ; -4.265 ns ; IR[2] ; state.load  ; Clock    ;
; N/A           ; None        ; -4.265 ns ; IR[2] ; state.sub   ; Clock    ;
; N/A           ; None        ; -4.265 ns ; IR[2] ; state.jz    ; Clock    ;
; N/A           ; None        ; -4.271 ns ; IR[2] ; state.jpos  ; Clock    ;
; N/A           ; None        ; -4.272 ns ; IR[2] ; state.add   ; Clock    ;
; N/A           ; None        ; -4.495 ns ; IR[0] ; state.Input ; Clock    ;
; N/A           ; None        ; -4.530 ns ; IR[0] ; state.halt  ; Clock    ;
; N/A           ; None        ; -4.735 ns ; IR[2] ; state.halt  ; Clock    ;
; N/A           ; None        ; -4.771 ns ; IR[2] ; state.Input ; Clock    ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Oct 13 17:33:47 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 380.08 MHz between source register "state.jpos" and destination register "state.start"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.454 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 3; REG Node = 'state.jpos'
            Info: 2: + IC(0.370 ns) + CELL(0.521 ns) = 0.891 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 1; COMB Node = 'Selector1~0'
            Info: 3: + IC(0.290 ns) + CELL(0.177 ns) = 1.358 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 1; COMB Node = 'Selector1~1'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.454 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 1; REG Node = 'state.start'
            Info: Total cell delay = 0.794 ns ( 54.61 % )
            Info: Total interconnect delay = 0.660 ns ( 45.39 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N11; Fanout = 1; REG Node = 'state.start'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
            Info: - Longest clock path from clock "Clock" to source register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 3; REG Node = 'state.jpos'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "state.Input" (data pin = "IR[2]", clock pin = "Clock") is 5.019 ns
    Info: + Longest pin to register delay is 7.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_G7; Fanout = 7; PIN Node = 'IR[2]'
        Info: 2: + IC(6.141 ns) + CELL(0.322 ns) = 7.316 ns; Loc. = LCCOMB_X1_Y12_N22; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.327 ns) + CELL(0.178 ns) = 7.821 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'Selector2~1'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.917 ns; Loc. = LCFF_X1_Y12_N27; Fanout = 4; REG Node = 'state.Input'
        Info: Total cell delay = 1.449 ns ( 18.30 % )
        Info: Total interconnect delay = 6.468 ns ( 81.70 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N27; Fanout = 4; REG Node = 'state.Input'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
Info: tco from clock "Clock" to destination pin "PCload" through register "state.jpos" is 11.016 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 3; REG Node = 'state.jpos'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 3; REG Node = 'state.jpos'
        Info: 2: + IC(0.828 ns) + CELL(0.521 ns) = 1.349 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.457 ns) + CELL(0.178 ns) = 1.984 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'Selector0~1'
        Info: 4: + IC(2.899 ns) + CELL(2.996 ns) = 7.879 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'PCload'
        Info: Total cell delay = 3.695 ns ( 46.90 % )
        Info: Total interconnect delay = 4.184 ns ( 53.10 % )
Info: Longest tpd from source pin "Aeq0" to destination pin "PCload" is 13.923 ns
    Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_H8; Fanout = 1; PIN Node = 'Aeq0'
    Info: 2: + IC(6.372 ns) + CELL(0.178 ns) = 7.393 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 1; COMB Node = 'Selector0~0'
    Info: 3: + IC(0.457 ns) + CELL(0.178 ns) = 8.028 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = 'Selector0~1'
    Info: 4: + IC(2.899 ns) + CELL(2.996 ns) = 13.923 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'PCload'
    Info: Total cell delay = 4.195 ns ( 30.13 % )
    Info: Total interconnect delay = 9.728 ns ( 69.87 % )
Info: th for register "state.Input" (data pin = "Enter", clock pin = "Clock") is -3.171 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N27; Fanout = 4; REG Node = 'state.Input'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M5; Fanout = 2; PIN Node = 'Enter'
        Info: 2: + IC(4.874 ns) + CELL(0.513 ns) = 6.221 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'Selector2~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.317 ns; Loc. = LCFF_X1_Y12_N27; Fanout = 4; REG Node = 'state.Input'
        Info: Total cell delay = 1.443 ns ( 22.84 % )
        Info: Total interconnect delay = 4.874 ns ( 77.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Oct 13 17:33:50 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


