INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/pc/pc.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/pc/pc.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/pc/pc.srcs/sim_1/new/pc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/pc/pc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
