
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000235                       # Number of seconds simulated (Second)
simTicks                                    234989000                       # Number of ticks simulated (Tick)
finalTick                                   234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.86                       # Real time elapsed on the host (Second)
hostTickRate                                273022694                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     750160                       # Number of bytes of host memory used (Byte)
simInsts                                       123064                       # Number of instructions simulated (Count)
simOps                                         227381                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   142966                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     264151                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples            7661                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.088500                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.709503                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |        7516     98.11%     98.11% |          39      0.51%     98.62% |          41      0.54%     99.15% |          47      0.61%     99.77% |          17      0.22%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total              7661                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples        69660                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     2.830965                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     2.054780                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     2.928121                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |       27033     38.81%     38.81% |       28493     40.90%     79.71% |        7250     10.41%     90.12% |        1814      2.60%     92.72% |        1135      1.63%     94.35% |        1369      1.97%     96.32% |         983      1.41%     97.73% |         750      1.08%     98.80% |         833      1.20%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total        69660                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples        69767                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        5.229177                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.283626                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      19.702209                       (Unspecified)
system.caches.m_latencyHistSeqr          |       68250     97.83%     97.83% |        1126      1.61%     99.44% |         327      0.47%     99.91% |          17      0.02%     99.93% |          26      0.04%     99.97% |          14      0.02%     99.99% |           3      0.00%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total          69767                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples        65681                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.033556                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.004910                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     1.357245                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |       65669     99.98%     99.98% |           6      0.01%     99.99% |           1      0.00%     99.99% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total        65681                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         4086                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    72.672296                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    65.668621                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.037747                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        2575     63.02%     63.02% |        1122     27.46%     90.48% |         325      7.95%     98.43% |          17      0.42%     98.85% |          26      0.64%     99.49% |          14      0.34%     99.83% |           3      0.07%     99.90% |           4      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         4086                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples         4086                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.017132                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.291369                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |        4069     99.58%     99.58% |           0      0.00%     99.58% |           6      0.15%     99.73% |           0      0.00%     99.73% |           5      0.12%     99.85% |           0      0.00%     99.85% |           5      0.12%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total          4086                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples         3575                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.170070                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.984576                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |        3447     96.42%     96.42% |          33      0.92%     97.34% |          36      1.01%     98.35% |          42      1.17%     99.52% |          16      0.45%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total          3575                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load           30081      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch         24813      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store          14874      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            4086      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         3575      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         3575      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          2014      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         1456      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          617      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load         28067      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch        23357      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store        14257      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         3575      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         3575      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         3469      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          617      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          4087      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          3575      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         4086      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         3575      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         4087      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         3575      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         4086      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         3575      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         4086                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    72.672296                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    65.668621                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.037747                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        2575     63.02%     63.02% |        1122     27.46%     90.48% |         325      7.95%     98.43% |          17      0.42%     98.85% |          26      0.64%     99.49% |          14      0.34%     99.83% |           3      0.07%     99.90% |           4      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         4086                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr         4085                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples        30081                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     6.067717                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.332430                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    22.113054                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |       29184     97.02%     97.02% |         668      2.22%     99.24% |         193      0.64%     99.88% |          11      0.04%     99.92% |          10      0.03%     99.95% |          11      0.04%     99.99% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total        30081                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples        28067                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.023052                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.004248                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.612237                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |       28024     99.85%     99.85% |           4      0.01%     99.86% |           2      0.01%     99.87% |           8      0.03%     99.90% |          19      0.07%     99.96% |          10      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total        28067                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         2014                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.369911                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.553603                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.743323                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        1117     55.46%     55.46% |         668     33.17%     88.63% |         193      9.58%     98.21% |          11      0.55%     98.76% |          10      0.50%     99.26% |          11      0.55%     99.80% |           2      0.10%     99.90% |           2      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         2014                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples        14446                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     4.014883                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.200366                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    16.584941                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |       14260     98.71%     98.71% |         126      0.87%     99.58% |          52      0.36%     99.94% |           1      0.01%     99.95% |           6      0.04%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total        14446                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples        13849                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.061882                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.009732                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.021440                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |       13842     99.95%     99.95% |           4      0.03%     99.98% |           1      0.01%     99.99% |           1      0.01%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total        13849                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          597                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.517588                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.317120                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    40.846723                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         414     69.35%     69.35% |         124     20.77%     90.12% |          51      8.54%     98.66% |           1      0.17%     98.83% |           6      1.01%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           1      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          597                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples        24812                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     4.914678                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.275700                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    18.161001                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |       24393     98.31%     98.31% |         321      1.29%     99.61% |          78      0.31%     99.92% |           5      0.02%     99.94% |          10      0.04%     99.98% |           3      0.01%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total        24812                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples        23357                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.010489                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.001968                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.418388                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |       23340     99.93%     99.93% |           2      0.01%     99.94% |           2      0.01%     99.94% |           5      0.02%     99.97% |           3      0.01%     99.98% |           5      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total        23357                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         1455                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    67.588316                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    61.605118                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.075094                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1036     71.20%     71.20% |         321     22.06%     93.26% |          78      5.36%     98.63% |           5      0.34%     98.97% |          10      0.69%     99.66% |           3      0.21%     99.86% |           1      0.07%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         1455                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples          428                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     5.511682                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.283495                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    20.036789                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |         403     94.16%     94.16% |           3      0.70%     94.86% |           2      0.47%     95.33% |           5      1.17%     96.50% |           2      0.47%     96.96% |           7      1.64%     98.60% |           1      0.23%     98.83% |           1      0.23%     99.07% |           2      0.47%     99.53% |           2      0.47%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total          428                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples          408                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.115196                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.057082                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    11.004978                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |         403     98.77%     98.77% |           0      0.00%     98.77% |           1      0.25%     99.02% |           1      0.25%     99.26% |           0      0.00%     99.26% |           0      0.00%     99.26% |           1      0.25%     99.51% |           1      0.25%     99.75% |           0      0.00%     99.75% |           1      0.25%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total          408                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           20                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    74.800000                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    67.269932                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.570977                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           3     15.00%     15.00% |           1      5.00%     20.00% |           4     20.00%     40.00% |           2     10.00%     50.00% |           7     35.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           2     10.00%     95.00% |           1      5.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           20                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         2014                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.369911                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.553603                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.743323                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        1117     55.46%     55.46% |         668     33.17%     88.63% |         193      9.58%     98.21% |          11      0.55%     98.76% |          10      0.50%     99.26% |          11      0.55%     99.80% |           2      0.10%     99.90% |           2      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         2014                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          597                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.517588                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.317120                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    40.846723                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         414     69.35%     69.35% |         124     20.77%     90.12% |          51      8.54%     98.66% |           1      0.17%     98.83% |           6      1.01%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           1      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          597                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         1455                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    67.588316                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    61.605118                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.075094                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1036     71.20%     71.20% |         321     22.06%     93.26% |          78      5.36%     98.63% |           5      0.34%     98.97% |          10      0.69%     99.66% |           3      0.21%     99.86% |           1      0.07%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         1455                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           20                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    74.800000                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    67.269932                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.570977                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           3     15.00%     15.00% |           1      5.00%     20.00% |           4     20.00%     40.00% |           2     10.00%     50.00% |           7     35.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           2     10.00%     95.00% |           1      5.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           20                       (Unspecified)
system.caches.controllers0.delayHistogram::samples         7661                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.088500                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.709503                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1         7516     98.11%     98.11% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           39      0.51%     98.62% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           41      0.54%     99.15% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           47      0.61%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           17      0.22%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total         7661                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits        65681                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         4087                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses        69768                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.015213                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  4856.478389                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.303665                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1018.992378                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.065212                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.974467                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.017388                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5011.366489                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.015213                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   959.759819                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.032606                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9744.519957                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.032644                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.497896                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.017388                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.706369                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.038320                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.710625                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control          8174                       (Unspecified)
system.caches.network.msg_byte.Control          65392                       (Unspecified)
system.caches.network.msg_count.Data             7150                       (Unspecified)
system.caches.network.msg_byte.Data            514800                       (Unspecified)
system.caches.network.msg_count.Response_Data         8172                       (Unspecified)
system.caches.network.msg_byte.Response_Data       588384                       (Unspecified)
system.caches.network.msg_count.Writeback_Control         7150                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        57200                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.032606                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7744.647623                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.015213                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  2937.018329                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.017388                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3012.013328                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     8.150488                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         4087                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        32696                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         3575                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       257400                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         4086                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       294192                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         3575                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        28600                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.015213                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  3896.752614                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.017388                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4011.694164                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.108001                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6744.698689                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     8.585295                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         4086                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       294192                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         3575                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        28600                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.715680                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         4087                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        32696                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         3575                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       257400                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     8.150488                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         4087                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        32696                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         3575                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       257400                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         4086                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       294192                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         3575                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        28600                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.032606                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8744.588046                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.016507                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  1977.275532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.017537                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2012.323981                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.715680                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         4087                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        32696                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         3575                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       257400                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     8.585295                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         4086                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       294192                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         3575                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        28600                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           234990                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          341242                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        5                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         304238                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    286                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               113850                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            161446                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              199673                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.523681                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.238821                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    116681     58.44%     58.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     15517      7.77%     66.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     13713      6.87%     73.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     12776      6.40%     79.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     12091      6.06%     85.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     11007      5.51%     91.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      9303      4.66%     95.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      4930      2.47%     98.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3655      1.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                199673                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    3238     71.35%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     71.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     24      0.53%     71.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     71.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      8      0.18%     72.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.02%     72.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     72.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     72.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   21      0.46%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     72.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    773     17.03%     89.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   432      9.52%     99.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                14      0.31%     99.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               27      0.59%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3341      1.10%      1.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        226564     74.47%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           22      0.01%     75.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1976      0.65%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          659      0.22%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          741      0.24%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1901      0.62%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1779      0.58%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1282      0.42%     78.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          623      0.20%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        43924     14.44%     92.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        17622      5.79%     98.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2525      0.83%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1279      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         304238                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.294685                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                4538                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014916                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   790612                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  435417                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          284346                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     22361                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    19746                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            10482                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      294231                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        11204                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          2601                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          51435                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         3076                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                     341247                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      482                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                        48249                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                       21052                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         5                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           916                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         1769                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 73                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                560                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            2294                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     2854                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                            299670                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                         45429                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4568                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              63908                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          28124                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        18479                       # Number of stores executed (Count)
system.cpu.numRate                           1.275246                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                       296350                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                      294828                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        222029                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                        387190                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.254641                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.573437                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             902                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           35317                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      123064                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        227381                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.909494                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.909494                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.523699                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.523699                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     441084                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    241357                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       15674                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       8476                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      160234                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     103438                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    123773                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads          48249                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         21052                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1269                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          699                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   39946                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             33615                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2726                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                15624                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   13965                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.893817                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    1725                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1110                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                175                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              935                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          332                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          111764                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2396                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       183603                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.238438                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.400554                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          127302     69.34%     69.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           13166      7.17%     76.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            9002      4.90%     81.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9751      5.31%     86.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            3304      1.80%     88.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            3488      1.90%     90.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            1573      0.86%     91.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1272      0.69%     91.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           14745      8.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       183603                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               123064                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 227381                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       46702                       # Number of memory references committed (Count)
system.cpu.commit.loads                         32255                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      23526                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       7352                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      220698                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   995                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1461      0.64%      0.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       172697     75.95%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.01%     76.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1807      0.79%     77.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          312      0.14%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          610      0.27%     77.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         1130      0.50%     78.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1318      0.58%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1086      0.48%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          241      0.11%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        30833     13.56%     93.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        13443      5.91%     98.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1422      0.63%     99.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1004      0.44%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       227381                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         14745                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    56168                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 88695                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     43732                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8477                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2601                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                13370                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   451                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 365780                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2105                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              61850                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         211602                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       39946                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              15865                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        124733                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    6088                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           900                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         9013                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     25202                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1286                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             199673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.973016                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.218906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   138711     69.47%     69.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     2338      1.17%     70.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     3620      1.81%     72.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     2798      1.40%     73.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     4946      2.48%     76.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     3468      1.74%     78.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     3872      1.94%     80.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     3730      1.87%     81.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    36190     18.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               199673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.169990                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.900472                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        2928                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   15991                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   36                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  73                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   6604                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    616                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              32255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             17.152565                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.099718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  25971     80.52%     80.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  104      0.32%     80.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  106      0.33%     81.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  223      0.69%     81.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  849      2.63%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2163      6.71%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  491      1.52%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  591      1.83%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  600      1.86%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  176      0.55%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 62      0.19%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 78      0.24%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 83      0.26%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                103      0.32%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                119      0.37%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                173      0.54%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                107      0.33%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 73      0.23%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 54      0.17%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 26      0.08%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  6      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 10      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  5      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 13      0.04%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               64      0.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                32255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   43935                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   18479                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       533                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       126                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   25329                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       252                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2601                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    60261                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   65342                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1015                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     47180                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 23274                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 356150                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   628                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  10854                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1264                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   8631                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              432891                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      930099                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   550227                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22898                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                278705                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   154172                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     40818                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           506040                       # The number of ROB reads (Count)
system.cpu.rob.writes                          694460                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   123064                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     227381                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    41                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      7325.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000024786250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           219                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           219                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                10317                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3322                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         4087                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3575                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4087                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3575                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     321                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     16                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.50                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   4087                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3575                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2347                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      993                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      334                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     113                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     222                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     234                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     228                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     231                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     228                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     241                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     257                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     227                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     223                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     222                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     220                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     220                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       17.127854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.096051                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      31.564730                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15             116     52.97%     52.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31            102     46.58%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-495            1      0.46%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            219                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.109589                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.102483                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.503974                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               207     94.52%     94.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      1.83%     96.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      2.28%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      0.91%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.46%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            219                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    20544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   261568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                228800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1113107422.04954267                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               973662596.97262418                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      234959000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       30665.49                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       241024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       225792                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 1025682053.202490329742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 960861997.795641422272                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         4087                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         3575                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    143392000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1   5477965750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     35084.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1532298.11                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       261568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          261568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       228800                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       228800                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         4087                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             4087                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         3575                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3575                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1   1113107422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1113107422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    973662597                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         973662597                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   2086770019                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2086770019                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3766                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 3528                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          232                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 72779500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               18830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           143392000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19325.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            38075.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2711                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2620                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             71.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            74.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1953                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   238.074757                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   162.520048                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   240.191378                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          630     32.26%     32.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          683     34.97%     67.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          271     13.88%     81.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          125      6.40%     87.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           70      3.58%     91.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           39      2.00%     93.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           36      1.84%     94.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           18      0.92%     95.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           81      4.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1953                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 241024                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              225792                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW              1025.682053                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               960.861998                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    15.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6168960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3256110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        12516420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        8231940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    103127250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy      3392160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      155132040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    660.167242                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      7994000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    219195000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          7846860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4155525                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        14372820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       10184220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 18439200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    104916480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      1885440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      161800545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    688.545187                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      4063000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      7800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    223126000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  1234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.92                       # Real time elapsed on the host (Second)
hostTickRate                                144553503                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                      1925991                       # Number of instructions simulated (Count)
simOps                                        3566679                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   278405                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     515568                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           20121                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.096317                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.747738                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       19717     97.99%     97.99% |         105      0.52%     98.51% |         107      0.53%     99.05% |         132      0.66%     99.70% |          57      0.28%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           2      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             20121                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples       944259                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.616103                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.375241                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.372630                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |      610514     64.66%     64.66% |      290632     30.78%     95.43% |       24322      2.58%     98.01% |        7438      0.79%     98.80% |        3947      0.42%     99.22% |        3441      0.36%     99.58% |        1990      0.21%     99.79% |        1114      0.12%     99.91% |         861      0.09%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total       944259                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples       950895                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.504080                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.034402                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       6.948014                       (Unspecified)
system.caches.m_latencyHistSeqr          |      948572     99.76%     99.76% |        1671      0.18%     99.93% |         535      0.06%     99.99% |          39      0.00%     99.99% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total         950895                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples       944409                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.010263                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005261                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.516039                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |      944401    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total       944409                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6486                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.407493                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.333980                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.817588                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4171     64.31%     64.31% |        1666     25.69%     89.99% |         533      8.22%     98.21% |          39      0.60%     98.81% |          43      0.66%     99.48% |          20      0.31%     99.78% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6486                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        10572                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016459                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292617                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       10532     99.62%     99.62% |           0      0.00%     99.62% |          13      0.12%     99.74% |           0      0.00%     99.74% |          10      0.09%     99.84% |           0      0.00%     99.84% |          14      0.13%     99.97% |           0      0.00%     99.97% |           3      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         10572                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples         9549                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.184731                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.033688                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |        9185     96.19%     96.19% |          92      0.96%     97.15% |          97      1.02%     98.17% |         118      1.24%     99.40% |          54      0.57%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.01%     99.98% |           2      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total          9549                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load          347647      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        324565      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         278683      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6486      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         5974      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         5974      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3533      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2184      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load        344114      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       322381      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       277914      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         5974      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         5974      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5717      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          769      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6486      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          5974      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6486      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         5974      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6486      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         5974      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6486      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         5974      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6486                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.407493                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.333980                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.817588                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4171     64.31%     64.31% |        1666     25.69%     89.99% |         533      8.22%     98.21% |          39      0.60%     98.81% |          43      0.66%     99.48% |          20      0.31%     99.78% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6486                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        10570                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       347647                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.765265                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.044376                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     8.803754                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      346253     99.60%     99.60% |         992      0.29%     99.88% |         325      0.09%     99.98% |          31      0.01%     99.99% |          21      0.01%     99.99% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       347647                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       344114                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.002537                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000480                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.199493                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |      344053     99.98%     99.98% |           7      0.00%     99.98% |           4      0.00%     99.99% |          14      0.00%     99.99% |          26      0.01%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       344114                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3533                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    76.054911                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.423276                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.251091                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2139     60.54%     60.54% |         992     28.08%     88.62% |         325      9.20%     97.82% |          31      0.88%     98.70% |          21      0.59%     99.29% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3533                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       263603                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.232224                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.029975                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.472394                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      263363     99.91%     99.91% |         167      0.06%     99.97% |          62      0.02%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       263603                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       262860                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.029925                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017913                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.820103                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |      262856    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       262860                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          743                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.802153                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.489758                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.522019                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         507     68.24%     68.24% |         165     22.21%     90.44% |          61      8.21%     98.65% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          743                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples       324565                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.460660                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.028520                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     6.426307                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |      323897     99.79%     99.79% |         496      0.15%     99.95% |         143      0.04%     99.99% |           7      0.00%     99.99% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total       324565                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples       322381                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.001238                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000245                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.139087                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |      322351     99.99%     99.99% |           5      0.00%     99.99% |           5      0.00%     99.99% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total       322381                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2184                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    69.276099                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.990199                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.793665                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1516     69.41%     69.41% |         496     22.71%     92.12% |         143      6.55%     98.67% |           7      0.32%     98.99% |          16      0.73%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2184                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        15080                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.169496                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.010374                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     3.971454                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       15051     99.81%     99.81% |           8      0.05%     99.86% |          14      0.09%     99.95% |           2      0.01%     99.97% |           4      0.03%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        15080                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        15054                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.036801                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.002988                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.904719                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       15048     99.96%     99.96% |           0      0.00%     99.96% |           1      0.01%     99.97% |           1      0.01%     99.97% |           1      0.01%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.99% |           1      0.01%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        15054                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3533                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    76.054911                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.423276                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.251091                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2139     60.54%     60.54% |         992     28.08%     88.62% |         325      9.20%     97.82% |          31      0.88%     98.70% |          21      0.59%     99.29% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3533                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          743                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.802153                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.489758                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.522019                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         507     68.24%     68.24% |         165     22.21%     90.44% |          61      8.21%     98.65% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          743                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2184                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    69.276099                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.990199                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.793665                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1516     69.41%     69.41% |         496     22.71%     92.12% |         143      6.55%     98.67% |           7      0.32%     98.99% |          16      0.73%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2184                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12460                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.101124                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.770294                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12201     97.92%     97.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.45% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.66% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12460                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits       944409                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6486                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses       950895                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.004837                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5049.957530                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.771966                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1007.767681                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.020178                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.995142                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.005252                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5003.323916                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.004837                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   992.343252                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.010089                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9843.589700                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.010097                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.097977                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.005252                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.944129                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.011810                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.944939                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         12972                       (Unspecified)
system.caches.network.msg_byte.Control         103776                       (Unspecified)
system.caches.network.msg_count.Data            11948                       (Unspecified)
system.caches.network.msg_byte.Data            860256                       (Unspecified)
system.caches.network.msg_count.Response_Data        12972                       (Unspecified)
system.caches.network.msg_byte.Response_Data       933984                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        11948                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        95584                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.004798                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7866.870000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.002399                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3095.423000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002400                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3001.434000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.199725                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6486                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        51888                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         5974                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       430128                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6486                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       466992                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         5974                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        47792                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.004837                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4057.620756                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.005252                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4003.386265                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.033600                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6843.623709                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   1234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.199950                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6486                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       466992                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         5974                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        47792                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.199500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6486                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        51888                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         5974                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       430128                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.199725                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6486                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        51888                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         5974                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       430128                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6486                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       466992                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         5974                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        47792                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.010089                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8843.602656                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.005305                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2072.942350                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.005294                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2003.506104                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   1234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.199500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6486                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        51888                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         5974                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       430128                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.199950                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6486                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       466992                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         5974                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        47792                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   1234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   1234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   1234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3501265                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       18                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3463481                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1071                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               161956                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            187795                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              979978                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.534244                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.290922                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    121401     12.39%     12.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     94009      9.59%     21.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    144803     14.78%     36.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    144142     14.71%     51.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    107318     10.95%     62.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    128078     13.07%     75.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    140263     14.31%     89.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     63512      6.48%     96.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     36452      3.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                979978                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   40432     88.13%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.01%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4028      8.78%     96.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    16      0.03%     96.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1351      2.94%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               44      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15758      0.45%      0.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2729484     78.81%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         8307      0.24%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            42      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         5507      0.16%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           83      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          224      0.01%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3128      0.09%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            9      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       441067     12.73%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       241346      6.97%     99.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7194      0.21%     99.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        11278      0.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3463481                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.463481                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               45876                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013246                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  7891861                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3633242                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3419343                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     62020                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30041                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            28813                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3461899                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        31700                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          4839                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          25665                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          918                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3501283                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       79                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       448986                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      253119                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        18                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           364                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          377                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 49                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               2911                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            2542                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     5453                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3454140                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        445220                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      9335                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             697449                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         423731                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       252229                       # Number of stores executed (Count)
system.cpu.numRate                           3.454140                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3449553                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3448156                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2474362                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3740641                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.448156                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.661481                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             467                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20022                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1802927                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3339298                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.554654                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.554654                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.802927                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.802927                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5134988                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2748783                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21105                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      17403                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2112511                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1078975                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1557317                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         448986                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        253119                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        14850                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        21408                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  445250                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            373538                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              4744                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               184660                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  184038                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996632                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12844                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7413                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6739                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              674                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           98                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          161478                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              4744                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       956307                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.491868                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.928564                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          166638     17.43%     17.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          186850     19.54%     36.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           67025      7.01%     43.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          147920     15.47%     59.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           60365      6.31%     65.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           62462      6.53%     72.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           39063      4.08%     76.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           21382      2.24%     78.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          204602     21.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       956307                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1802927                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3339298                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      681582                       # Number of memory references committed (Count)
system.cpu.commit.loads                        431119                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     412356                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      28363                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3315744                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12065                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        14815      0.44%      0.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2625800     78.63%     79.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         8267      0.25%     79.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           38      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         5479      0.16%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           12      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           47      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     79.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          158      0.00%     79.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3059      0.09%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            3      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       425481     12.74%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       239346      7.17%     99.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         5638      0.17%     99.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        11117      0.33%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3339298                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        204602                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   338112                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 48602                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    582501                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  5924                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4839                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               182839                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   204                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3552238                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   976                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             319410                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1941665                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      445250                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             203621                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        653644                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10082                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  223                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1571                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    299880                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1779                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             979978                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.663549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.521122                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   379354     38.71%     38.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51511      5.26%     43.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    34266      3.50%     47.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    65105      6.64%     54.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22176      2.26%     56.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    42213      4.31%     60.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    35983      3.67%     64.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35788      3.65%     68.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   313582     32.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               979978                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.445250                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.941665                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       77492                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   17864                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  49                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2655                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1322                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     21                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             431118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.345908                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.659920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 426154     98.85%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1546      0.36%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  398      0.09%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  381      0.09%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  467      0.11%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1379      0.32%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  166      0.04%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  174      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   71      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   36      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 35      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 22      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 26      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 39      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 41      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 45      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 35      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 15      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               32      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              448                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               431118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  445141                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  252237                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        56                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        15                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  300109                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       273                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4839                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   341758                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   38787                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            402                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    583619                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 10573                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3534385                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1690                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3066                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1116                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   3471                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3958128                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9091468                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5282074                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21723                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               3712771                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   245300                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      18                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  18                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     20084                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4251740                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7025313                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1802927                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3339298                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     7                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      4662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000466346500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           148                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           148                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 6679                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2252                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2399                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2399                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2399                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2399                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     123                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     13                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2399                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2399                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1596                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      127                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      74                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     150                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     156                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     153                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     154                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     160                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     164                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     159                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     150                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     153                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.452703                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.358376                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.553291                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      0.68%      0.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 3      2.03%      2.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 2      1.35%      4.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.68%      4.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 3      2.03%      6.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                11      7.43%     14.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                24     16.22%     30.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                95     64.19%     94.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 5      3.38%     97.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 2      1.35%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22                 1      0.68%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.189189                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.177532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.642607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               135     91.22%     91.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      1.35%     92.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 7      4.73%     97.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      2.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     7872                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   153536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                153536                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               153536000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               153536000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      988484000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      206020.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       145664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       153344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 145664000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 153344000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         2399                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2399                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     87171000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  20874926250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     36336.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   8701511.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       153536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          153536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       153536                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       153536                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         2399                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2399                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2399                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2399                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    153536000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          153536000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    153536000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         153536000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    307072000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         307072000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2276                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2396                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           198                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           195                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           99                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          284                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            68                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            94                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 44496000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               11380000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            87171000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19550.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            38300.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1701                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1539                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             74.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            64.23                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1442                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   208.643551                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   140.198116                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   226.694478                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          594     41.19%     41.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          468     32.45%     73.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          152     10.54%     84.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           79      5.48%     89.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           41      2.84%     92.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           25      1.73%     94.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           24      1.66%     95.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           16      1.11%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           43      2.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1442                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 145664                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              153344                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               145.664000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               153.344000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                69.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          4805220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2576805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         7247100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        5548860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    217044030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    201226080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      517122015                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    517.122015                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    521153500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    445566500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          5419260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2895585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         9003540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        6958260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    159655290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    249553440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      512159295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    512.159295                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    647254250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    319465750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  2234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.33                       # Real time elapsed on the host (Second)
hostTickRate                                136338313                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                      3973947                       # Number of instructions simulated (Count)
simOps                                        7362430                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   541795                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1003769                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           32679                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.097861                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.755319                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       32016     97.97%     97.97% |         171      0.52%     98.49% |         173      0.53%     99.02% |         217      0.66%     99.69% |          97      0.30%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.01%     99.99% |           3      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             32679                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      1920289                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.509809                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.329390                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.092424                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     1278720     66.59%     66.59% |      584477     30.44%     97.03% |       35225      1.83%     98.86% |       10514      0.55%     99.41% |        3947      0.21%     99.61% |        3441      0.18%     99.79% |        1990      0.10%     99.90% |        1114      0.06%     99.96% |         861      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      1920289                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      1934624                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.252773                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.019671                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.882815                       (Unspecified)
system.caches.m_latencyHistSeqr          |     1932289     99.88%     99.88% |        1683      0.09%     99.97% |         535      0.03%     99.99% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        1934624                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      1928089                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.009047                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005357                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.367251                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     1928081    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      1928089                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6535                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.161744                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.045196                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.781032                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4208     64.39%     64.39% |        1678     25.68%     90.07% |         533      8.16%     98.22% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6535                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        17107                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016251                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292496                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       17044     99.63%     99.63% |           0      0.00%     99.63% |          20      0.12%     99.75% |           0      0.00%     99.75% |          15      0.09%     99.84% |           0      0.00%     99.84% |          23      0.13%     99.97% |           0      0.00%     99.97% |           5      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         17107                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        15572                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.187516                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.043048                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       14972     96.15%     96.15% |         151      0.97%     97.12% |         158      1.01%     98.13% |         194      1.25%     99.38% |          92      0.59%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           2      0.01%     99.98% |           3      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         15572                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load          702755      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        645698      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         586171      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6535      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6023      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6023      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3558      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2206      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load        699197      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       643492      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       585400      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6023      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6023      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5764      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6535      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6023      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6535      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6023      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6535      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6023      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6535      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6023      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6535                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.161744                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.045196                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.781032                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4208     64.39%     64.39% |        1678     25.68%     90.07% |         533      8.16%     98.22% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6535                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        17104                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples       702755                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.380373                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.021859                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     6.211989                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |      701350     99.80%     99.80% |        1003      0.14%     99.94% |         325      0.05%     99.99% |          31      0.00%     99.99% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total       702755                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       699197                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.001294                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000244                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.142559                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |      699134     99.99%     99.99% |           7      0.00%     99.99% |           4      0.00%     99.99% |          14      0.00%     99.99% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       699197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3558                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.874649                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.231814                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.174811                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2153     60.51%     60.51% |        1003     28.19%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3558                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       554124                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.124499                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023981                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     3.089127                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      553884     99.96%     99.96% |         167      0.03%     99.99% |          62      0.01%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       554124                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       553379                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.028163                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018247                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.577705                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |      553375    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       553379                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples       645698                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.232565                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.014353                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     4.565528                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |      645029     99.90%     99.90% |         497      0.08%     99.97% |         143      0.02%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total       645698                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples       643492                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000620                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000123                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.098448                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |      643462    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total       643492                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2206                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.891206                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.522102                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.801149                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1537     69.67%     69.67% |         497     22.53%     92.20% |         143      6.48%     98.69% |           7      0.32%     99.00% |          16      0.73%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2206                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        32047                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.079789                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.004890                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.725581                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       32018     99.91%     99.91% |           8      0.02%     99.93% |          14      0.04%     99.98% |           2      0.01%     99.98% |           4      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        32047                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        32021                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.017332                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.001425                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.306107                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       32015     99.98%     99.98% |           0      0.00%     99.98% |           1      0.00%     99.98% |           1      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        32021                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3558                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.874649                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.231814                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.174811                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2153     60.51%     60.51% |        1003     28.19%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3558                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2206                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.891206                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.522102                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.801149                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1537     69.67%     69.67% |         497     22.53%     92.20% |         143      6.48%     98.69% |           7      0.32%     99.00% |          16      0.73%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2206                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12558                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100334                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767334                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12299     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12558                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      1928089                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6535                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      1934624                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.002695                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5027.605058                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.866747                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1004.306061                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   2234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.011238                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.997315                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.002924                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.836698                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.002695                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   995.769107                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   2234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.005619                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9856.964844                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.005623                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.054139                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.002924                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.969127                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.006573                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.969575                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13070                       (Unspecified)
system.caches.network.msg_byte.Control         104560                       (Unspecified)
system.caches.network.msg_count.Data            12046                       (Unspecified)
system.caches.network.msg_byte.Data            867312                       (Unspecified)
system.caches.network.msg_count.Response_Data        13070                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941040                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12046                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96368                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000098                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7873.483000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000049                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000049                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.024500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6535                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52280                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6023                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       433656                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6535                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470520                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6023                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48184                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.002695                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4031.839530                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.002924                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.871150                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.018697                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6856.983636                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   2234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.024500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6535                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470520                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6023                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48184                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.024500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6535                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52280                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6023                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       433656                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.024500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6535                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52280                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6023                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       433656                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6535                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470520                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6023                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48184                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.005619                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8856.972003                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.002953                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2040.305791                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.002947                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.937370                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   2234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.024500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6535                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52280                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6023                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       433656                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.024500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6535                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470520                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6023                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48184                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   2234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   2234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   2234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3831423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3824293                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                35680                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             48081                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999975                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.824389                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.156064                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     59589      5.96%      5.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     97178      9.72%     15.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    158333     15.83%     31.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    159208     15.92%     47.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    117587     11.76%     59.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    138403     13.84%     73.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    157104     15.71%     88.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     72746      7.27%     96.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     39827      3.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999975                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   42342     87.29%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4624      9.53%     96.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.00%     96.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1540      3.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16978      0.44%      0.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2998245     78.40%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        10514      0.27%     79.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6166      0.16%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3083      0.08%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       487981     12.76%     92.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       281267      7.35%     99.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7713      0.20%     99.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12346      0.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3824293                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.824293                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               48507                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.012684                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8630744                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3836264                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3786028                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     66326                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30851                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30851                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3821889                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33933                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          1934                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3268                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            9                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3831423                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       494181                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      293644                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             6                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 12                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               1567                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             356                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     1923                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3820969                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        494853                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3325                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             788122                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         469891                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       293269                       # Number of stores executed (Count)
system.cpu.numRate                           3.820969                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3817656                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3816879                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2713856                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4070063                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.816879                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666785                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               8                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              25                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2047956                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3795751                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.488292                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.488292                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.047956                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.047956                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5705321                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3029527                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21599                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18505                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2370495                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1177197                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1732985                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         494181                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        293644                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15422                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17716                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  474162                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            401586                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1920                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               197682                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  197678                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999980                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   14620                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7873                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7852                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               21                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            7                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           35680                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              1920                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       994854                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.815385                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.837801                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           96121      9.66%      9.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          209081     21.02%     30.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           78902      7.93%     38.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          169051     16.99%     55.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           68292      6.86%     62.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           75059      7.54%     70.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           43680      4.39%     74.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           26174      2.63%     77.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          228494     22.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       994854                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2047956                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3795751                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      781633                       # Number of memory references committed (Count)
system.cpu.commit.loads                        489549                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     467094                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30851                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3769534                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13880                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16966      0.45%      0.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2977391     78.44%     78.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        10512      0.28%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6166      0.16%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3083      0.08%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       483378     12.73%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       279738      7.37%     99.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6171      0.16%     99.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12346      0.33%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3795751                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        228494                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   354630                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  3768                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    638472                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1171                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1934                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               197669                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3853267                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             322755                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2086409                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      474162                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220150                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        675286                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3868                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    321138                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   845                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.864725                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.503626                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   358415     35.84%     35.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51349      5.14%     40.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    27035      2.70%     43.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    76680      7.67%     51.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    24572      2.46%     53.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    48375      4.84%     58.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    41160      4.12%     62.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    37066      3.71%     66.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   335323     33.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.474162                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.086409                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       90916                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    4635                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1559                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1542                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             489550                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.862161                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.767138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 487969     99.68%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1542      0.31%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               73                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               489550                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  494854                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  293269                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  321138                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1934                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   355557                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3440                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    638705                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                   339                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3846615                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                     45                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    129                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    114                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4264233                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9912004                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5750721                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21603                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4201180                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    63066                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                       533                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4597765                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7667976                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2047956                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3795751                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples        57.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001238146750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  336                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  35                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                           49                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          49                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                         49                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        49                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      34                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      7                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.50                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                     49                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    49                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                       15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean        8.500000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean       8.124038                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       3.535534                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.493242                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.707107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1     50.00%     50.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1     50.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                     3136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  3136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               3136000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               3136000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      978147000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     9981091.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1         2368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 960000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 2368000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1           49                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1           49                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1       446250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  12463393250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1      9107.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1 254354964.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1         3136                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total            3136                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1         3136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         3136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1           49                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total               49                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1           49                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              49                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1      3136000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            3136000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1      3136000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           3136000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1      6272000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           6272000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                    15                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   37                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                   165000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                  75000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat              446250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11000.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29750.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    3                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  17                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             20.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            45.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           32                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean          104                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    88.896835                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    74.049678                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95           21     65.62%     65.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159            7     21.88%     87.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223            1      3.12%     90.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287            2      6.25%     96.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-415            1      3.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           32                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                    960                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                2368                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 0.960000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.368000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                38.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           164220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy            87285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy           92820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         130500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     38915610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    351228960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      469907955                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    469.907955                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    912729000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     53731000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy            64260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy            34155                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy           14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy          62640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     22740720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    364849920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      467054535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    467.054535                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    948313000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     18147000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  3234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.25                       # Real time elapsed on the host (Second)
hostTickRate                                137960905                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                      6075045                       # Number of instructions simulated (Count)
simOps                                       11256980                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   838107                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1553001                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           45247                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.098526                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.758584                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       44325     97.96%     97.96% |         237      0.52%     98.49% |         239      0.53%     99.01% |         302      0.67%     99.68% |         137      0.30%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           3      0.01%     99.99% |           4      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             45247                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2895110                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.475010                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.314770                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.981046                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     1945748     67.21%     67.21% |      878616     30.35%     97.56% |       45849      1.58%     99.14% |       13544      0.47%     99.61% |        3947      0.14%     99.74% |        3441      0.12%     99.86% |        1990      0.07%     99.93% |        1114      0.04%     99.97% |         861      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2895110                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2917023                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.170327                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.014835                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.979105                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2914686     99.92%     99.92% |        1685      0.06%     99.98% |         535      0.02%    100.00% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2917023                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2910483                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008597                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005358                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.303204                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     2910475    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2910483                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.144801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.027839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.772446                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6540                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        23647                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016154                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292411                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       23561     99.64%     99.64% |           0      0.00%     99.64% |          27      0.11%     99.75% |           0      0.00%     99.75% |          20      0.08%     99.84% |           0      0.00%     99.84% |          32      0.14%     99.97% |           0      0.00%     99.97% |           7      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         23647                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        21600                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.188704                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.047040                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       20764     96.13%     96.13% |         210      0.97%     97.10% |         219      1.01%     98.12% |         270      1.25%     99.37% |         130      0.60%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           3      0.01%     99.98% |           4      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         21600                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1059065      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        964110      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         893848      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2210      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1055506      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       961900      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       893077      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.144801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.027839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.772446                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        23643                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1059065                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.252426                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.014455                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     5.063498                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1057660     99.87%     99.87% |        1003      0.09%     99.96% |         325      0.03%     99.99% |          31      0.00%    100.00% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1059065                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1055506                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000857                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000162                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.116030                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     1055443     99.99%     99.99% |           7      0.00%     99.99% |           4      0.00%    100.00% |          14      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1055506                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples       845127                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.090595                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021990                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.503553                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |      844887     99.97%     99.97% |         167      0.02%     99.99% |          62      0.01%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total       845127                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples       844382                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027430                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018234                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.476931                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |      844378    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total       844382                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples       964110                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.155988                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.009607                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.739791                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |      963439     99.93%     99.93% |         499      0.05%     99.98% |         143      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total       964110                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples       961900                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000415                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000082                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.080523                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |      961870    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total       961900                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        48721                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.052503                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.003228                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.210837                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       48692     99.94%     99.94% |           8      0.02%     99.96% |          14      0.03%     99.99% |           2      0.00%     99.99% |           4      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        48721                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        48695                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.011418                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000951                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     1.059177                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       48689     99.99%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        48695                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12309     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2910483                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6540                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      2917023                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001863                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5019.071780                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.902498                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1002.974971                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   3234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.007770                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.998145                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.002022                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.268938                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001863                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   997.076961                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   3234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.003885                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9901.155151                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.003888                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.037404                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.002022                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.978671                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.004544                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.978980                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13080                       (Unspecified)
system.caches.network.msg_byte.Control         104640                       (Unspecified)
system.caches.network.msg_count.Data            12056                       (Unspecified)
system.caches.network.msg_byte.Data            868032                       (Unspecified)
system.caches.network.msg_count.Response_Data        13080                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941760                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12056                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96448                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7999.920000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000005                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.002500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001863                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4021.997293                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.002022                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.292740                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.012926                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6901.168134                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   3234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.002500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.002500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.002500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.003885                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8901.160097                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.002042                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2027.846463                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.002038                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.338490                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   3234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.002500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.002500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   3234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   3234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   3234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3897072                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3898357                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      3                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 2533                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              1206                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999953                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.898540                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.119867                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     42055      4.21%      4.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98559      9.86%     14.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166765     16.68%     30.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    158234     15.82%     46.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116285     11.63%     58.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    137075     13.71%     71.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166738     16.67%     88.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73313      7.33%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40929      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999953                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48047     88.80%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4546      8.40%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1515      2.80%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16678      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3070502     78.76%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12124      0.31%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6062      0.16%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3031      0.08%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       489765     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       280489      7.20%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7578      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12128      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3898357                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.898357                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54108                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013880                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8785605                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3869296                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3866338                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     65177                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30316                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30316                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3902441                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33346                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           114                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            242                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3897072                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       495839                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      292627                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              25                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      106                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3898202                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        497257                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       159                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             789849                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         482692                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       292592                       # Number of stores executed (Count)
system.cpu.numRate                           3.898202                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3896681                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3896654                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2782779                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4178471                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.896654                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665980                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                              47                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2101098                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3894550                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.475942                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.475942                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.101098                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.101098                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5824900                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3098656                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21223                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18188                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2457945                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1214768                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1758405                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         495839                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        292627                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15149                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        11368                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482959                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            412467                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               108                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198827                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198821                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999970                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13646                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7682                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7682                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            2473                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               106                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       999597                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.896120                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.820823                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           79483      7.95%      7.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          214725     21.48%     29.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80434      8.05%     37.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171809     17.19%     54.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66787      6.68%     61.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           79261      7.93%     69.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45468      4.55%     73.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25771      2.58%     76.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          235859     23.60%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       999597                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2101098                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3894550                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      788082                       # Number of memory references committed (Count)
system.cpu.commit.loads                        495586                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     482486                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30316                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3868781                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13642                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16675      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3068576     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12124      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6062      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3031      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       489523     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       280368      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6063      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12128      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3894550                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        235859                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351801                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   242                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    647766                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                    30                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    114                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198822                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3898319                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     3                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318484                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2103325                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482959                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220149                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        681343                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     234                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles             8                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    318412                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    91                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999953                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.898556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501174                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   352122     35.21%     35.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51530      5.15%     40.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28347      2.83%     43.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78921      7.89%     51.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23371      2.34%     53.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51542      5.15%     58.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37901      3.79%     62.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34966      3.50%     65.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   341253     34.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999953                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482959                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.103325                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92435                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     252                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    133                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1515                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             495585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.617902                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 494068     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1516      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               30                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               495585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  497257                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  292592                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318413                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    114                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   351912                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     242                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    647681                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     4                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3897795                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4332410                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10060938                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5823906                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21223                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4328975                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     3448                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         9                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4660735                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7794386                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2101098                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3894550                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000032500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  267                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            5                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           5                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          5                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       28.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      5                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     5                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                      320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               320000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               320000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      540799000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    54079900.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 192000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1        83750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     16750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total             320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total                5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1       320000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total             320000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1       320000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            320000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1       640000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total            640000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                     3                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                    27500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                  15000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat               83750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9166.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27916.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    1                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             33.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean           96                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    90.509668                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    45.254834                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-79            1     50.00%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-143            1     50.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total            2                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                    192                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                 0.192000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                33.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy             7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy             3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy            7140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     17285820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    369443520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465421335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.421335                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    960318000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT      6402000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy             7140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy             3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy           14280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     17210010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    369507360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465416505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.416505                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    960485000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT      6235000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  4234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.05                       # Real time elapsed on the host (Second)
hostTickRate                                141785340                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                      8175661                       # Number of instructions simulated (Count)
simOps                                       15150669                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1159172                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2148110                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           57815                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.098902                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.760422                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       56634     97.96%     97.96% |         303      0.52%     98.48% |         305      0.53%     99.01% |         387      0.67%     99.68% |         177      0.31%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.01%     99.99% |           5      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             57815                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      3869896                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.457695                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.307538                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.920284                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     2612880     67.52%     67.52% |     1172624     30.30%     97.82% |       56465      1.46%     99.28% |       16574      0.43%     99.71% |        3947      0.10%     99.81% |        3441      0.09%     99.90% |        1990      0.05%     99.95% |        1114      0.03%     99.98% |         861      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3869896                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      3899385                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.129360                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.012440                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.442579                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3897048     99.94%     99.94% |        1685      0.04%     99.98% |         535      0.01%    100.00% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3899385                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      3892845                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008374                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005359                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.265828                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     3892837    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      3892845                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.144801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.027839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.772446                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6540                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        30187                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016100                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292363                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       30078     99.64%     99.64% |           0      0.00%     99.64% |          34      0.11%     99.75% |           0      0.00%     99.75% |          25      0.08%     99.83% |           0      0.00%     99.83% |          41      0.14%     99.97% |           0      0.00%     99.97% |           9      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         30187                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        27628                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.189373                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.049283                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       26556     96.12%     96.12% |         269      0.97%     97.09% |         280      1.01%     98.11% |         346      1.25%     99.36% |         168      0.61%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           4      0.01%     99.98% |           5      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         27628                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1415352      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1282582      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1201451      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2210      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1411793      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1280372      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1200680      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.144801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.027839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.772446                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        30182                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1415352                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.188883                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.010797                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.381426                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1413947     99.90%     99.90% |        1003      0.07%     99.97% |         325      0.02%     99.99% |          31      0.00%    100.00% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1415352                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1411793                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000641                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000121                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.100327                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     1411730    100.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |          14      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1411793                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      1136056                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.074062                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021021                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.161011                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     1135816     99.98%     99.98% |         167      0.01%     99.99% |          62      0.01%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      1136056                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      1135311                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027073                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018228                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.419134                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     1135307    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      1135311                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1282582                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.117256                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.007213                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.243111                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1281911     99.95%     99.95% |         499      0.04%     99.99% |         143      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1282582                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1280372                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000312                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000062                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.069794                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     1280342    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1280372                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        65395                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.039131                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.002415                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.908418                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       65366     99.96%     99.96% |           8      0.01%     99.97% |          14      0.02%     99.99% |           2      0.00%     99.99% |           4      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        65395                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        65369                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.008521                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000719                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.914185                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       65363     99.99%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        65369                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12309     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3892845                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6540                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      3899385                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001423                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5014.568397                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.921356                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1002.272497                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   4234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005935                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.998583                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001544                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.969306                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001423                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   997.767172                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   4234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002968                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9924.495199                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002970                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.028572                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001544                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.983707                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003471                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.983943                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13080                       (Unspecified)
system.caches.network.msg_byte.Control         104640                       (Unspecified)
system.caches.network.msg_count.Data            12056                       (Unspecified)
system.caches.network.msg_byte.Data            868032                       (Unspecified)
system.caches.network.msg_count.Response_Data        13080                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941760                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12056                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96448                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001423                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4016.803113                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001544                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.987488                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.009874                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6924.505117                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   4234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002968                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8924.498977                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001560                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2021.271130                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001557                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.022435                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   4234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   4234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   4234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   4234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3896741                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3897984                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 3059                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              1483                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.897984                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.120238                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     42215      4.22%      4.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98513      9.85%     14.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166752     16.68%     30.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    158231     15.82%     46.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116279     11.63%     58.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    137064     13.71%     71.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166713     16.67%     88.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73304      7.33%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40929      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48037     88.79%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4552      8.41%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1515      2.80%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16678      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3070198     78.76%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12120      0.31%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6060      0.16%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3030      0.08%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       489726     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       280461      7.20%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7579      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12132      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3897984                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.897984                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54104                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013880                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8784888                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3869489                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3865928                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     65181                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30318                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30318                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3902062                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33348                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           137                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            286                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3896741                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       495804                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      292605                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 98                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              32                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      130                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3897796                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        497196                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       184                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             789764                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         482619                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       292568                       # Number of stores executed (Count)
system.cpu.numRate                           3.897796                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3896277                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3896246                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2782430                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4177952                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.896246                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665979                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2100616                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3893689                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.476051                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.476051                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.100616                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.100616                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5824296                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3098346                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21226                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18186                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2457462                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1214637                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1758201                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         495804                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        292605                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15145                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10602                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482944                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            412409                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               128                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198825                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198821                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999980                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13654                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7702                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7702                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            2913                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               128                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       999577                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.895337                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.820942                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           79633      7.97%      7.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          214668     21.48%     29.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80439      8.05%     37.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171804     17.19%     54.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66791      6.68%     61.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           79233      7.93%     69.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45452      4.55%     73.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25766      2.58%     76.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          235791     23.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       999577                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2100616                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3893689                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      787937                       # Number of memory references committed (Count)
system.cpu.commit.loads                        495495                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     482377                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30318                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3867920                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13643                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16677      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3067865     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12120      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6060      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3030      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       489431     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       280310      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6064      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12132      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3893689                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        235791                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351793                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   286                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    647747                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                    37                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    137                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198821                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3898275                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318502                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2103329                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482944                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220177                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        681361                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     274                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318472                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   104                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.898354                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501158                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   352173     35.22%     35.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51519      5.15%     40.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28348      2.83%     43.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78911      7.89%     51.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23400      2.34%     53.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51533      5.15%     58.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37903      3.79%     62.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34981      3.50%     65.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   341232     34.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482944                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.103329                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92401                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     313                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    160                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1515                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             495496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 493981     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1515      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               495496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  497196                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  292568                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318472                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    137                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   351923                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     286                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    647651                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3897661                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4332187                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10060423                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5823826                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21230                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4327986                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     4212                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4660362                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7793625                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2100616                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3893689                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  5234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.05                       # Real time elapsed on the host (Second)
hostTickRate                                141837293                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                     10268315                       # Number of instructions simulated (Count)
simOps                                       19029576                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1456409                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2699062                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           70383                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.099143                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.761602                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       68943     97.95%     97.95% |         369      0.52%     98.48% |         371      0.53%     99.01% |         472      0.67%     99.68% |         217      0.31%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           5      0.01%     99.99% |           6      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             70383                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      4842785                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.447238                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.303146                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.881806                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     3279124     67.71%     67.71% |     1465673     30.27%     97.98% |       67042      1.38%     99.36% |       19593      0.40%     99.77% |        3947      0.08%     99.85% |        3441      0.07%     99.92% |        1990      0.04%     99.96% |        1114      0.02%     99.98% |         861      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      4842785                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      4879822                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.104916                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011012                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.078007                       (Unspecified)
system.caches.m_latencyHistSeqr          |     4877485     99.95%     99.95% |        1685      0.03%     99.99% |         535      0.01%    100.00% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        4879822                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      4873282                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008238                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005357                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.240801                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     4873274    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      4873282                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.144801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.027839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.772446                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6540                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        36727                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016064                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292332                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       36595     99.64%     99.64% |           0      0.00%     99.64% |          41      0.11%     99.75% |           0      0.00%     99.75% |          30      0.08%     99.83% |           0      0.00%     99.83% |          50      0.14%     99.97% |           0      0.00%     99.97% |          11      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         36727                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        33656                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.189803                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.050720                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       32348     96.11%     96.11% |         328      0.97%     97.09% |         341      1.01%     98.10% |         422      1.25%     99.36% |         206      0.61%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           5      0.01%     99.98% |           6      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         33656                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1770579      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1601351      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1507892      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2210      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1767020      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1599141      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1507121      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.144801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.027839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.772446                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        36721                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1770579                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.150988                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.008621                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.918059                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1769174     99.92%     99.92% |        1003      0.06%     99.98% |         325      0.02%    100.00% |          31      0.00%    100.00% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1770579                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1767020                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000512                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000097                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.089678                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     1766957    100.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |          14      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1767020                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      1425888                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.064302                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.020450                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.930352                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     1425648     99.98%     99.98% |         167      0.01%     99.99% |          62      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      1425888                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      1425143                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026863                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018226                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.380927                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     1425139    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      1425143                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1601351                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.093914                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.005773                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.902803                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1600680     99.96%     99.96% |         499      0.03%     99.99% |         143      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1601351                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1599141                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000250                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000049                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.062451                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     1599111    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1599141                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        82004                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.031218                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001934                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.704304                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       81975     99.96%     99.96% |           8      0.01%     99.97% |          14      0.02%     99.99% |           2      0.00%     99.99% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        82004                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        81978                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.006807                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000582                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.816354                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       81972     99.99%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        81978                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12309     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      4873282                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6540                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      4879822                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001151                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5011.785507                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.932642                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.838399                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   5234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004802                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.998854                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001249                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.784147                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001151                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.193692                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   5234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002401                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9938.918305                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002403                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.023114                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001249                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.986819                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002808                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.987010                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13080                       (Unspecified)
system.caches.network.msg_byte.Control         104640                       (Unspecified)
system.caches.network.msg_count.Data            12056                       (Unspecified)
system.caches.network.msg_byte.Data            868032                       (Unspecified)
system.caches.network.msg_count.Response_Data        13080                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941760                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12056                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96448                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001151                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4013.593343                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001249                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.798856                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007988                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6938.926328                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   5234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002401                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8938.921362                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001262                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2017.207868                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001259                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.827127                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   5234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   5234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   5234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   5234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3887795                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3888478                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8848                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4856                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.888478                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.126193                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     44613      4.46%      4.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98278      9.83%     14.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166163     16.62%     30.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157765     15.78%     46.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116140     11.61%     58.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    136915     13.69%     71.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166210     16.62%     88.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73144      7.31%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40772      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48027     88.83%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4533      8.38%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1509      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16616      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3063096     78.77%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12072      0.31%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6036      0.16%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3018      0.08%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       488315     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       279692      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7549      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12084      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3888478                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.888478                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54069                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013905                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8766101                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3866451                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3856005                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64923                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30198                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30198                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3892715                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33216                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           418                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            851                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3887795                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       494367                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      291785                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  6                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                248                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             164                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      412                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3887882                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        495605                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       594                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             787221                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         481205                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       291616                       # Number of stores executed (Count)
system.cpu.numRate                           3.887882                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3886364                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3886203                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2774450                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4165300                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.886203                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666086                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2092654                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3878907                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.477862                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.477862                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.092654                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.092654                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5809179                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3090885                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21142                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18114                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2449440                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1211773                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1753235                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         494367                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        291785                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15088                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10562                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482228                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            411281                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               410                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198655                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198651                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999980                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13601                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7957                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7957                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8703                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               410                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998731                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.883836                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.823702                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           81931      8.20%      8.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213934     21.42%     29.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80419      8.05%     37.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171133     17.14%     54.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66819      6.69%     61.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78761      7.89%     69.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45273      4.53%     73.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25671      2.57%     76.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          234790     23.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998731                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2092654                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3878907                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      784962                       # Number of memory references committed (Count)
system.cpu.commit.loads                        493623                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     480527                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30198                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3853238                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13591                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16613      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3056206     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12072      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6036      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3018      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       487583     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       279255      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6040      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12084      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3878907                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        234790                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351961                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   851                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    646602                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   168                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    418                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198650                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3892302                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318930                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2100609                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482228                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220209                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        680652                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     836                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318769                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   254                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.892360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501219                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   353056     35.31%     35.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51328      5.13%     40.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28410      2.84%     43.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78900      7.89%     51.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23570      2.36%     53.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51338      5.13%     58.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37756      3.78%     62.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35130      3.51%     65.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   340512     34.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482228                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.100609                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92055                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     740                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   6                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    441                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1509                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             493623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 492114     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1509      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               493623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  495605                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  291616                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318769                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    418                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352374                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     851                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    646354                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3890158                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4323610                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10039144                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5813103                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21144                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4311578                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    12001                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4651525                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7776524                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2092654                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3878907                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  258                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  6234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.03                       # Real time elapsed on the host (Second)
hostTickRate                                142170606                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                     12362488                       # Number of instructions simulated (Count)
simOps                                       22911301                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1757560                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3257270                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           82951                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.099312                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.762423                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       81252     97.95%     97.95% |         435      0.52%     98.48% |         437      0.53%     99.00% |         557      0.67%     99.67% |         257      0.31%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           6      0.01%     99.99% |           7      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             82951                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      5815998                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.440257                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.300213                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.855157                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     3945677     67.84%     67.84% |     1758730     30.24%     98.08% |       77626      1.33%     99.42% |       22612      0.39%     99.80% |        3947      0.07%     99.87% |        3441      0.06%     99.93% |        1990      0.03%     99.97% |        1114      0.02%     99.99% |         861      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      5815998                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      5860585                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.088647                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.010062                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.809134                       (Unspecified)
system.caches.m_latencyHistSeqr          |     5858248     99.96%     99.96% |        1685      0.03%     99.99% |         535      0.01%    100.00% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        5860585                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      5854045                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008148                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005356                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.222599                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     5854037    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      5854045                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.144801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.027839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.772446                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6540                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        43267                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016040                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292310                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       43112     99.64%     99.64% |           0      0.00%     99.64% |          48      0.11%     99.75% |           0      0.00%     99.75% |          35      0.08%     99.83% |           0      0.00%     99.83% |          59      0.14%     99.97% |           0      0.00%     99.97% |          13      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         43267                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        39684                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.190102                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.051719                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       38140     96.11%     96.11% |         387      0.98%     97.08% |         402      1.01%     98.10% |         498      1.25%     99.35% |         244      0.61%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           6      0.02%     99.98% |           7      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         39684                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2126040      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       1919989      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1814556      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2210      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2122481      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      1917779      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      1813785      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.144801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.027839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.772446                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        43260                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2126040                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.125744                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.007175                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.575994                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2124635     99.93%     99.93% |        1003      0.05%     99.98% |         325      0.02%    100.00% |          31      0.00%    100.00% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2126040                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2122481                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000426                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000081                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.081825                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2122418    100.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |          14      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2122481                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      1715930                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.057832                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.020070                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.760938                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     1715690     99.99%     99.99% |         167      0.01%    100.00% |          62      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      1715930                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      1715185                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026722                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018222                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.353347                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     1715181    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      1715185                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      1919989                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.078329                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.004812                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.651241                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     1919318     99.97%     99.97% |         499      0.03%     99.99% |         143      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      1919989                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      1917779                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000208                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000041                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.057028                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     1917749    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      1917779                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples        98626                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.025967                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001615                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.554109                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |       98597     99.97%     99.97% |           8      0.01%     99.98% |          14      0.01%     99.99% |           2      0.00%     99.99% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total        98626                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples        98600                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.005669                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000491                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.744380                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |       98594     99.99%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total        98600                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12309     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      5854045                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6540                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      5860585                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000967                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5009.895286                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.940360                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.543547                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   6234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004031                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999038                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001049                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.658381                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000967                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.483397                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   6234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002016                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9948.714906                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002017                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.019407                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001049                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.988933                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002358                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.989094                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13080                       (Unspecified)
system.caches.network.msg_byte.Control         104640                       (Unspecified)
system.caches.network.msg_count.Data            12056                       (Unspecified)
system.caches.network.msg_byte.Data            868032                       (Unspecified)
system.caches.network.msg_count.Response_Data        13080                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941760                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12056                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96448                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000967                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4011.413172                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001049                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.670731                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.006707                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6948.721642                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   6234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002016                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8948.717472                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001060                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2014.447981                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001057                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.694468                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   6234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   6234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   6234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   6234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3889613                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3890400                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 7925                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4303                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.890400                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.125064                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     44221      4.42%      4.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98332      9.83%     14.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166090     16.61%     30.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157805     15.78%     46.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116237     11.62%     58.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    137089     13.71%     71.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166304     16.63%     88.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73120      7.31%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40802      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48104     88.83%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4538      8.38%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1511      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16627      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3064497     78.77%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12084      0.31%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6042      0.16%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3021      0.08%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       488613     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       279860      7.19%     99.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7558      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12098      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3890400                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.890400                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54153                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013920                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8769964                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3867313                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3857982                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64995                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30231                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30231                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3894673                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33253                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           372                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            761                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3889613                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       494673                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      291967                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  6                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                226                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             140                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      366                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3889873                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        495934                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       531                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             787757                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         481440                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       291823                       # Number of stores executed (Count)
system.cpu.numRate                           3.889873                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3888352                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3888213                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2776035                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4167915                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.888213                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666049                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2094173                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3881725                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.477515                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.477515                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.094173                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.094173                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5812362                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3092414                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21165                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18133                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2450988                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1212375                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1754172                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         494673                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        291967                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15100                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10570                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482341                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            411512                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               364                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198722                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198719                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999985                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13612                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7916                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7914                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            7787                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               364                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998867                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.886128                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.823591                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           81635      8.17%      8.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213942     21.42%     29.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80426      8.05%     37.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          171199     17.14%     54.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66831      6.69%     61.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78784      7.89%     69.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45311      4.54%     73.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25688      2.57%     76.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          235051     23.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998867                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2094173                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3881725                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      785569                       # Number of memory references committed (Count)
system.cpu.commit.loads                        493994                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     480832                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30231                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3856033                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13602                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16627      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3058382     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12084      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6042      0.16%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3021      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       487947     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       279477      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6047      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12098      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3881725                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        235051                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351847                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                   761                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    646876                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   144                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    372                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198719                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3893633                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             318774                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2101228                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482341                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220245                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        680854                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     744                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318638                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   233                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.893684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501164                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   352833     35.28%     35.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51355      5.14%     40.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28469      2.85%     43.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78916      7.89%     51.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23489      2.35%     53.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51378      5.14%     58.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37785      3.78%     62.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35113      3.51%     65.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   340662     34.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482341                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.101228                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       92116                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     677                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   6                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    399                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1511                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             493993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 492482     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1511      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               493993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  495934                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  291823                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318638                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    372                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352212                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     761                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    646652                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3891770                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4325470                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10043676                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5815577                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21167                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4314736                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    10757                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4653302                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7780125                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2094173                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3881725                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  7234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.02                       # Real time elapsed on the host (Second)
hostTickRate                                142544972                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                     14452723                       # Number of instructions simulated (Count)
simOps                                       26785737                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2060139                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3818124                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           95519                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.099436                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.763027                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       93561     97.95%     97.95% |         501      0.52%     98.47% |         503      0.53%     99.00% |         642      0.67%     99.67% |         297      0.31%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           7      0.01%     99.99% |           8      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             95519                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      6788294                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.435251                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.298105                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.835589                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     4611736     67.94%     67.94% |     2051389     30.22%     98.16% |       88189      1.30%     99.46% |       25627      0.38%     99.83% |        3947      0.06%     99.89% |        3441      0.05%     99.94% |        1990      0.03%     99.97% |        1114      0.02%     99.99% |         861      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      6788294                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      6840419                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.077051                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009385                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.600534                       (Unspecified)
system.caches.m_latencyHistSeqr          |     6838082     99.97%     99.97% |        1685      0.02%     99.99% |         535      0.01%    100.00% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        6840419                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      6833879                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008082                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005355                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.208663                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     6833871    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      6833879                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.144801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.027839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.772446                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6540                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        49807                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016022                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292294                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       49629     99.64%     99.64% |           0      0.00%     99.64% |          55      0.11%     99.75% |           0      0.00%     99.75% |          40      0.08%     99.83% |           0      0.00%     99.83% |          68      0.14%     99.97% |           0      0.00%     99.97% |          15      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         49807                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        45712                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.190322                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.052454                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       43932     96.11%     96.11% |         446      0.98%     97.08% |         463      1.01%     98.09% |         574      1.26%     99.35% |         282      0.62%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           7      0.02%     99.98% |           8      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         45712                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2480939      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       2238825      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2120655      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2210      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2477380      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      2236615      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2119884      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.144801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.027839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.772446                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        49799                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2480939                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.107756                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.006145                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.310647                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2479534     99.94%     99.94% |        1003      0.04%     99.98% |         325      0.01%    100.00% |          31      0.00%    100.00% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2480939                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2477380                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000365                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000069                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.075738                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2477317    100.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |          14      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2477380                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2005435                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.053241                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019801                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.630043                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2005195     99.99%     99.99% |         167      0.01%    100.00% |          62      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2005435                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2004690                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026622                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018220                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.332393                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2004686    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2004690                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      2238825                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.067174                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.004126                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.455361                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     2238154     99.97%     99.97% |         499      0.02%     99.99% |         143      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      2238825                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      2236615                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000178                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000035                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.052807                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     2236585    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      2236615                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       115220                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.022244                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001394                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.437883                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      115191     99.97%     99.97% |           8      0.01%     99.98% |          14      0.01%     99.99% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       115220                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       115194                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.004870                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000432                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.688696                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      115188     99.99%     99.99% |           0      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       115194                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12309     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      6833879                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6540                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      6840419                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000833                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5008.527587                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.945816                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.330202                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   7234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003474                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999171                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000904                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.567382                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000833                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.693018                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   7234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001737                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9955.803388                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.016724                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000904                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.990463                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002032                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.990601                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13080                       (Unspecified)
system.caches.network.msg_byte.Control         104640                       (Unspecified)
system.caches.network.msg_count.Data            12056                       (Unspecified)
system.caches.network.msg_byte.Data            868032                       (Unspecified)
system.caches.network.msg_count.Response_Data        13080                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941760                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12056                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96448                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000833                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4009.835675                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000904                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.578024                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005780                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6955.809193                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   7234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001737                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8955.805600                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000913                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2012.451021                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000911                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.598481                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   7234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   7234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   7234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   7234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3885062                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3885610                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10626                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5661                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.885610                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.127960                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     45360      4.54%      4.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98183      9.82%     14.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    165949     16.59%     30.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157652     15.77%     46.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    116091     11.61%     58.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    136917     13.69%     72.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    166038     16.60%     88.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73084      7.31%     95.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40726      4.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   48036     88.84%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4528      8.37%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1507      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16596      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3060956     78.78%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12060      0.31%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6030      0.16%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3015      0.08%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       487900     12.56%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       279443      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7540      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12070      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3885610                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.885610                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               54071                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013916                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8760439                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3865534                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3853047                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64851                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30165                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30165                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3889906                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33179                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           501                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1022                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3885062                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       493946                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      291527                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                311                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             179                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      490                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3884906                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        495113                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       701                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             786449                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         480801                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       291336                       # Number of stores executed (Count)
system.cpu.numRate                           3.884906                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3883391                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3883212                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2772064                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4161583                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.883212                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666108                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2090235                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3874436                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.478415                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.478415                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.090235                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.090235                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5804673                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3088623                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21119                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18095                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2447116                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1210967                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1751751                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         493946                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        291527                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15065                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10546                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  482009                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            410967                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               488                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198643                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198639                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999980                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13586                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8028                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8028                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           10481                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               488                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       998477                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.880346                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.824594                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           82675      8.28%      8.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213653     21.40%     29.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80412      8.05%     37.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          170949     17.12%     54.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66818      6.69%     61.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78611      7.87%     69.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45224      4.53%     73.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25639      2.57%     76.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          234496     23.49%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       998477                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2090235                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3874436                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      784035                       # Number of memory references committed (Count)
system.cpu.commit.loads                        493045                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     479979                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30165                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3848795                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13575                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16594      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3052702     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12060      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6030      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3015      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       487012     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       278920      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6033      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12070      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3874436                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        234496                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   351981                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  1022                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    646308                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   188                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    501                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198639                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3890483                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             319014                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2099747                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      482009                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220253                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        680485                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1002                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    318836                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   317                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.890543                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501202                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   353312     35.33%     35.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51271      5.13%     40.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28443      2.84%     43.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78891      7.89%     51.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23624      2.36%     53.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51281      5.13%     58.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37721      3.77%     62.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35170      3.52%     65.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   340287     34.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.482009                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.099747                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91939                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     905                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    537                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1507                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             493046                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856346                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 491539     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1507      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               493046                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  495113                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  291336                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  318836                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    501                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352476                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1022                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    645995                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     6                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3887963                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4321048                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10032938                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5810059                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21121                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4306614                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    14425                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                        16                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4648872                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7771357                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2090235                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3874436                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  258                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  8234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.12                       # Real time elapsed on the host (Second)
hostTickRate                                140538531                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                     16537485                       # Number of instructions simulated (Count)
simOps                                       30650047                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2324118                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4307441                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          108087                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.099531                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.763490                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      105870     97.95%     97.95% |         567      0.52%     98.47% |         569      0.53%     99.00% |         727      0.67%     99.67% |         337      0.31%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           8      0.01%     99.99% |           9      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            108087                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      7759401                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.431522                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.296546                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.820611                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     5276845     68.01%     68.01% |     2343843     30.21%     98.21% |       98726      1.27%     99.48% |       28634      0.37%     99.85% |        3947      0.05%     99.90% |        3441      0.04%     99.95% |        1990      0.03%     99.97% |        1114      0.01%     99.99% |         861      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      7759401                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      7819044                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.068369                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008878                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.432660                       (Unspecified)
system.caches.m_latencyHistSeqr          |     7816707     99.97%     99.97% |        1685      0.02%     99.99% |         535      0.01%    100.00% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        7819044                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      7812504                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008032                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005353                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.197589                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     7812496    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      7812504                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.144801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.027839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.772446                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6540                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        56347                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.016008                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292282                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       56146     99.64%     99.64% |           0      0.00%     99.64% |          62      0.11%     99.75% |           0      0.00%     99.75% |          45      0.08%     99.83% |           0      0.00%     99.83% |          77      0.14%     99.97% |           0      0.00%     99.97% |          17      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         56347                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        51740                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.190491                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.053017                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       49724     96.10%     96.10% |         505      0.98%     97.08% |         524      1.01%     98.09% |         650      1.26%     99.35% |         320      0.62%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           8      0.02%     99.98% |           9      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         51740                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2835094      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       2558030      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2425920      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2210      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2831535      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      2555820      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2425149      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.144801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.027839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.772446                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        56338                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2835094                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.094295                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.005376                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.097176                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2833689     99.95%     99.95% |        1003      0.04%     99.99% |         325      0.01%    100.00% |          31      0.00%    100.00% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2835094                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2831535                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000320                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000060                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.070843                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     2831472    100.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |          14      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2831535                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2294153                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.049818                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019601                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.525099                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2293913     99.99%     99.99% |         167      0.01%    100.00% |          62      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2294153                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2293408                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026548                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018219                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.315861                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2293404    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2293408                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      2558030                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.058791                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003610                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.297169                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     2557359     99.97%     99.97% |         499      0.02%     99.99% |         143      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      2558030                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      2555820                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000156                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000031                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.049399                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     2555790    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      2555820                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       131767                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019459                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001224                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.344594                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      131738     99.98%     99.98% |           8      0.01%     99.98% |          14      0.01%     99.99% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       131767                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       131741                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.004266                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000383                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.644002                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      131735    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       131741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12309     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      7812504                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6540                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      7819044                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5007.492056                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.949800                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.168672                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   8234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003052                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999271                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000794                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.498483                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.851729                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   8234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001526                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9961.170319                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001527                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.014693                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000794                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.991621                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001785                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.991743                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13080                       (Unspecified)
system.caches.network.msg_byte.Control         104640                       (Unspecified)
system.caches.network.msg_count.Data            12056                       (Unspecified)
system.caches.network.msg_byte.Data            868032                       (Unspecified)
system.caches.network.msg_count.Response_Data        13080                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941760                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12056                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96448                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4008.641299                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000794                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.507833                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005078                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6961.175419                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   8234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001526                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8961.172261                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000802                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2010.939055                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000800                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.525805                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   8234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   8234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   8234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   8234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3878680                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3878814                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      2                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                14356                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              8256                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.878814                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.132027                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     46875      4.69%      4.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98033      9.80%     14.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    165913     16.59%     31.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157377     15.74%     46.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    115897     11.59%     58.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    136506     13.65%     72.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    165703     16.57%     88.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73080      7.31%     95.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40616      4.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   47902     88.83%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4518      8.38%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1504      2.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16552      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3055886     78.78%     79.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12028      0.31%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6014      0.16%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3007      0.08%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       486859     12.55%     92.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       278903      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7523      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12042      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3878814                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.878814                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               53924                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013902                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8746862                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3862952                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3845908                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64694                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30091                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30091                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3883087                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33099                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           688                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1387                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3878680                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       492891                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      290956                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                383                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             298                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      681                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3877810                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        493988                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1006                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             784641                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         479857                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       290653                       # Number of stores executed (Count)
system.cpu.numRate                           3.877810                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3876298                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3875999                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2766385                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4152423                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.875999                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666210                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2084762                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3864310                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.479671                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.479671                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.084762                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.084762                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5793611                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3083216                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21067                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18049                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2441424                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1208774                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1748349                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         492891                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        290956                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15031                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10522                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  481546                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            410110                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               679                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198443                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198440                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999985                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13551                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8197                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8197                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           14219                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               679                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997925                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.872345                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.825688                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           83973      8.41%      8.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          213409     21.39%     29.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80380      8.05%     37.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          170562     17.09%     54.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66840      6.70%     61.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78405      7.86%     69.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45105      4.52%     74.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25568      2.56%     76.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          233683     23.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997925                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2084762                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3864310                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      781986                       # Number of memory references committed (Count)
system.cpu.commit.loads                        491745                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     478779                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30091                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3838736                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13540                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16551      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3044724     78.79%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12028      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6014      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3007      0.08%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       485726     12.57%     92.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       278199      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6019      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12042      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3864310                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        233683                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   352273                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  1387                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    645349                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   303                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    688                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198438                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3885990                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             319500                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2097673                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      481546                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             220188                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        679812                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1376                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    319205                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   390                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.886059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   354039     35.40%     35.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51124      5.11%     40.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    28359      2.84%     43.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78867      7.89%     51.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23835      2.38%     53.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51144      5.11%     58.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37614      3.76%     62.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35272      3.53%     66.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   339746     33.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.481546                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.097673                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91688                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1143                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    712                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1504                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             491745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856381                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 490241     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1504      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               11                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               491745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  493988                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  290653                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  319205                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    688                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   352955                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1387                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    644967                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     3                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3882370                       # Number of instructions processed by rename (Count)
system.cpu.rename.renamedOperands             4314600                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10017125                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5801710                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21071                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4295236                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    19373                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                         8                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4642745                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7759144                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2084762                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3864310                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14373120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      464943360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    464.943360                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                  9234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.18                       # Real time elapsed on the host (Second)
hostTickRate                                139327993                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     764496                       # Number of bytes of host memory used (Byte)
simInsts                                     18621657                       # Number of instructions simulated (Count)
simOps                                       34513281                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2594482                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4808594                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          120655                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.099606                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.763857                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      118179     97.95%     97.95% |         633      0.52%     98.47% |         635      0.53%     99.00% |         812      0.67%     99.67% |         377      0.31%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           9      0.01%     99.99% |          10      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            120655                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      8730681                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.428800                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.295478                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.808825                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     5940914     68.05%     68.05% |     2637522     30.21%     98.26% |      109252      1.25%     99.51% |       31640      0.36%     99.87% |        3947      0.05%     99.92% |        3441      0.04%     99.95% |        1990      0.02%     99.98% |        1114      0.01%     99.99% |         861      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      8730681                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      8797839                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.061617                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.008483                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.293614                       (Unspecified)
system.caches.m_latencyHistSeqr          |     8795502     99.97%     99.97% |        1685      0.02%     99.99% |         535      0.01%    100.00% |          39      0.00%    100.00% |          43      0.00%    100.00% |          21      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        8797839                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      8791299                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007993                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005351                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.188528                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     8791291    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      8791299                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         6540                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    73.144801                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    66.027839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.772446                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         6540                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        62887                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.015997                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.292272                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       62663     99.64%     99.64% |           0      0.00%     99.64% |          69      0.11%     99.75% |           0      0.00%     99.75% |          50      0.08%     99.83% |           0      0.00%     99.83% |          86      0.14%     99.97% |           0      0.00%     99.97% |          19      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         62887                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        57768                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.190625                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.053462                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       55516     96.10%     96.10% |         564      0.98%     97.08% |         585      1.01%     98.09% |         726      1.26%     99.35% |         358      0.62%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           9      0.02%     99.98% |          10      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         57768                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3189051      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       2877734      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        2731054      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            6540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3559      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2210      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store          771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       3185492      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      2875524      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      2730283      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         5769      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data          771      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         6028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         6540      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         6028      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    73.144801                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    66.027839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.772446                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        4211     64.39%     64.39% |        1680     25.69%     90.08% |         533      8.15%     98.23% |          39      0.60%     98.82% |          43      0.66%     99.48% |          20      0.31%     99.79% |          10      0.15%     99.94% |           4      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         6540                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        62877                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3189051                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.083829                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004777                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.920393                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3187646     99.96%     99.96% |        1003      0.03%     99.99% |         325      0.01%    100.00% |          31      0.00%    100.00% |          21      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3189051                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3185492                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000284                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000054                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.066791                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     3185429    100.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |          14      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3185492                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2582749                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.047160                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019445                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     1.438373                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2582509     99.99%     99.99% |         167      0.01%    100.00% |          62      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2582749                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2582004                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026491                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018218                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.302409                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2582000    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2582004                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      2877734                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.052260                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003208                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.165889                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     2877063     99.98%     99.98% |         499      0.02%     99.99% |         143      0.00%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      2877734                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      2875524                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000139                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000027                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.046572                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     2875494    100.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      2875524                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       148305                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.017295                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.001092                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.267425                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      148276     99.98%     99.98% |           8      0.01%     99.99% |          14      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       148305                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       148279                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.003797                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000345                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.607033                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      148273    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       148279                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3559                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.861197                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    68.214740                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.175591                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2154     60.52%     60.52% |        1003     28.18%     88.70% |         325      9.13%     97.84% |          31      0.87%     98.71% |          21      0.59%     99.30% |          16      0.45%     99.75% |           7      0.20%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3559                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples          745                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    72.681879                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.335566                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    41.531009                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |         509     68.32%     68.32% |         165     22.15%     90.47% |          61      8.19%     98.66% |           1      0.13%     98.79% |           6      0.81%     99.60% |           1      0.13%     99.73% |           1      0.13%     99.87% |           1      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total          745                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2210                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    68.869231                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503957                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.776636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1539     69.64%     69.64% |         499     22.58%     92.22% |         143      6.47%     98.69% |           7      0.32%     99.00% |          16      0.72%     99.73% |           3      0.14%     99.86% |           2      0.09%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2210                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           78                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.705836                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    34.339482                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.54%     11.54% |           6     23.08%     34.62% |          13     50.00%     84.62% |           0      0.00%     84.62% |           3     11.54%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.100255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.767034                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        12309     97.94%     97.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           66      0.53%     98.46% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           66      0.53%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           85      0.68%     99.67% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           40      0.32%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        12568                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      8791299                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         6540                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      8797839                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000653                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5006.680788                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.952940                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.042124                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   9234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002722                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999350                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000708                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.444505                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000653                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   998.976068                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   9234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001361                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9965.374945                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001362                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.013102                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000708                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.992528                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001592                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.992637                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         13080                       (Unspecified)
system.caches.network.msg_byte.Control         104640                       (Unspecified)
system.caches.network.msg_count.Data            12056                       (Unspecified)
system.caches.network.msg_byte.Data            868032                       (Unspecified)
system.caches.network.msg_count.Response_Data        13080                       (Unspecified)
system.caches.network.msg_byte.Response_Data       941760                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        12056                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control        96448                       (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time         8000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000653                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4007.705586                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000708                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.452843                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004528                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6965.379493                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   9234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.percent_links_utilized            0                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001361                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8965.376678                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000715                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2009.754532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000714                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.468869                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   9234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         6540                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        52320                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         6028                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       434016                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization            0                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         6540                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       470880                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         6028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        48224                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED   9234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED   9234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   9234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3877358                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3877374                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      1                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                14094                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              9262                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1000000                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.877374                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.132621                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     46647      4.66%      4.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     98072      9.81%     14.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166960     16.70%     31.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157524     15.75%     46.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    115530     11.55%     58.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    135525     13.55%     72.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    165721     16.57%     88.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73429      7.34%     95.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40592      4.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1000000                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   47507     88.76%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4512      8.43%     97.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1503      2.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16542      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3054942     78.79%     79.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        12024      0.31%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         6012      0.16%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3006      0.08%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       486534     12.55%     92.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       278767      7.19%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         7517      0.19%     99.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        12030      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3877374                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.877374                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               53522                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013804                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8743623                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3861388                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3844353                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     64647                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    30069                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            30069                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3881279                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        33075                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           681                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           1375                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3877358                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       492556                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      290804                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  5                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                301                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             375                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      676                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3876304                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        493743                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1069                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             784166                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         479867                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       290423                       # Number of stores executed (Count)
system.cpu.numRate                           3.876304                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3874797                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3874422                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2765256                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4150020                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.874422                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666324                       # Average fanout of values written-back ((Count/Count))
system.cpu.committedInsts                     2084172                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3863234                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.479807                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.479807                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.084172                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.084172                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5790430                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3081950                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       21050                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      18039                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2440288                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1207918                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1747964                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         492556                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        290804                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15026                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        10518                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  481622                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            409850                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               675                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               198192                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  198190                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999990                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   13536                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8196                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8189                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           14022                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               675                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997944                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.871193                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.823469                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           83259      8.34%      8.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          214157     21.46%     29.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           80344      8.05%     37.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          170775     17.11%     54.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           66804      6.69%     61.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           78752      7.89%     69.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45089      4.52%     74.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           25558      2.56%     76.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          233206     23.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997944                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2084172                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3863234                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      781620                       # Number of memory references committed (Count)
system.cpu.commit.loads                        491523                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     478877                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      30062                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3837679                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13531                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16539      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3044036     78.80%     79.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12024      0.31%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6010      0.16%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3005      0.08%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       485510     12.57%     92.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       278069      7.20%     99.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6013      0.16%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        12028      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3863234                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        233206                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   352757                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                  1378                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    644803                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   381                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    681                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               198190                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3884524                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             320078                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2096844                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      481622                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             219915                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        679241                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1362                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    319705                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   304                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.884562                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.501490                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   354432     35.44%     35.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51111      5.11%     40.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    27968      2.80%     43.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    78834      7.88%     51.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    24115      2.41%     53.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    51113      5.11%     58.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37590      3.76%     62.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35248      3.52%     66.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   339589     33.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1000000                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.481622                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.096844                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       91673                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1032                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   5                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    702                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1503                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             491523                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.856318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             0.616421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 490020     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1503      0.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               13                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               491523                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  493743                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  290423                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  319705                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    681                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   353436                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1375                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    644502                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                     6                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3880683                       # Number of instructions processed by rename (Count)
system.cpu.rename.SQFullEvents                      2                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4312606                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    10012383                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5798090                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     21050                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4293714                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18862                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                        20                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4641981                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7756593                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2084172                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3863234                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.priorityMinLatency       0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  258                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                            0                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                          0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       31.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                        0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys                 0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                              0                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                            nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.dram.readBursts                     0                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                        0                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                      0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat                   0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                      nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                    nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat                 nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate               nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesRead                      0                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                        0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                  nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     14485410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    371801760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      465575730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    465.575730                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    966460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 10234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.50                       # Real time elapsed on the host (Second)
hostTickRate                                153750595                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     766544                       # Number of bytes of host memory used (Byte)
simInsts                                     20406235                       # Number of instructions simulated (Count)
simOps                                       37809278                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3137427                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5813110                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          137653                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.097840                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.757235                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      134882     97.99%     97.99% |         704      0.51%     98.50% |         711      0.52%     99.01% |         911      0.66%     99.68% |         424      0.31%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          10      0.01%     99.99% |          11      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            137653                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      9597876                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.429233                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.296389                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.802439                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     6521525     67.95%     67.95% |     2909743     30.32%     98.26% |      120749      1.26%     99.52% |       34402      0.36%     99.88% |        4027      0.04%     99.92% |        3459      0.04%     99.96% |        1990      0.02%     99.98% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      9597876                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      9671665                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.072008                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009149                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.469301                       (Unspecified)
system.caches.m_latencyHistSeqr          |     9668626     99.97%     99.97% |        2215      0.02%     99.99% |         677      0.01%    100.00% |          51      0.00%    100.00% |          56      0.00%    100.00% |          26      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        9671665                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      9662910                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007996                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005349                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.191547                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     9662900    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      9662910                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         8755                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    71.722901                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    64.895597                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    41.224849                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        5726     65.40%     65.40% |        2209     25.23%     90.63% |         674      7.70%     98.33% |          51      0.58%     98.91% |          56      0.64%     99.55% |          25      0.29%     99.84% |          10      0.11%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         8755                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        71642                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.015829                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.290794                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       71390     99.65%     99.65% |           0      0.00%     99.65% |          76      0.11%     99.75% |           0      0.00%     99.75% |          59      0.08%     99.84% |           0      0.00%     99.84% |          95      0.13%     99.97% |           0      0.00%     99.97% |          22      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         71642                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        66011                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.186848                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.043425                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       63492     96.18%     96.18% |         628      0.95%     97.14% |         652      0.99%     98.12% |         816      1.24%     99.36% |         402      0.61%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          10      0.02%     99.98% |          11      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         66011                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3502785      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3159243      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3009637      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            8755      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         8243      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         8243      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          3869      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2687      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         2199      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       3498916      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3156556      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3007438      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         8243      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         8243      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         6556      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         2199      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          8755      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          8243      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         8755      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         8243      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         8755      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         8243      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         8755      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         8243      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         8755                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    71.722901                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    64.895597                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    41.224849                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        5726     65.40%     65.40% |        2209     25.23%     90.63% |         674      7.70%     98.33% |          51      0.58%     98.91% |          56      0.64%     99.55% |          25      0.29%     99.84% |          10      0.11%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         8755                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        71631                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3502785                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.082526                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004723                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.885836                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3501191     99.95%     99.95% |        1166      0.03%     99.99% |         345      0.01%    100.00% |          35      0.00%    100.00% |          23      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3502785                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3498916                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000282                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000055                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.065788                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     3498844    100.00%    100.00% |          11      0.00%    100.00% |           7      0.00%    100.00% |          14      0.00%    100.00% |          29      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3498916                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         3869                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    75.459809                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    67.752968                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.702009                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2275     58.80%     58.80% |        1166     30.14%     88.94% |         345      8.92%     97.85% |          35      0.90%     98.76% |          23      0.59%     99.35% |          16      0.41%     99.77% |           7      0.18%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         3869                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      2846538                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.078861                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021340                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.177654                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     2845907     99.98%     99.98% |         450      0.02%     99.99% |         151      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      2846538                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      2844366                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026295                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018109                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.291907                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     2844362    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      2844366                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         2172                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    69.917127                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    64.805140                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.900173                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1545     71.13%     71.13% |         448     20.63%     91.76% |         150      6.91%     98.66% |           7      0.32%     98.99% |          16      0.74%     99.72% |           4      0.18%     99.91% |           1      0.05%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         2172                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      3159243                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.056895                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003529                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.252046                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     3158453     99.97%     99.97% |         581      0.02%     99.99% |         175      0.01%    100.00% |           9      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      3159243                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      3156556                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000130                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000026                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.044597                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     3156523    100.00%    100.00% |           8      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      3156556                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2687                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    67.741347                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    61.007766                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.867614                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1897     70.60%     70.60% |         581     21.62%     92.22% |         175      6.51%     98.73% |           9      0.33%     99.07% |          17      0.63%     99.70% |           5      0.19%     99.89% |           2      0.07%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2687                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       163099                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019271                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.002090                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.305259                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      163067     99.98%     99.98% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       163099                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       163072                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.006568                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.001384                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.740382                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      163064    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       163072                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         3869                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    75.459809                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    67.752968                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.702009                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2275     58.80%     58.80% |        1166     30.14%     88.94% |         345      8.92%     97.85% |          35      0.90%     98.76% |          23      0.59%     99.35% |          16      0.41%     99.77% |           7      0.18%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         3869                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         2172                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    69.917127                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    64.805140                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.900173                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1545     71.13%     71.13% |         448     20.63%     91.76% |         150      6.91%     98.66% |           7      0.32%     98.99% |          16      0.74%     99.72% |           4      0.18%     99.91% |           1      0.05%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         2172                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2687                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    67.741347                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    61.007766                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.867614                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1897     70.60%     70.60% |         581     21.62%     92.22% |         175      6.51%     98.73% |           9      0.33%     99.07% |          17      0.63%     99.70% |           5      0.19%     99.89% |           2      0.07%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2687                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        16998                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.085304                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.708346                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        16703     98.26%     98.26% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           71      0.42%     98.68% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           76      0.45%     99.13% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7           99      0.58%     99.71% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           47      0.28%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        16998                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      9662910                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         8755                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9671665                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000805                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5006.635083                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.945227                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.042502                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  10234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003322                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999414                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000855                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.776454                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000805                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.076110                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  10234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001661                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9962.528050                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001662                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.011822                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000855                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.993258                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001934                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.993356                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         17510                       (Unspecified)
system.caches.network.msg_byte.Control         140080                       (Unspecified)
system.caches.network.msg_count.Data            16486                       (Unspecified)
system.caches.network.msg_byte.Data           1186992                       (Unspecified)
system.caches.network.msg_count.Response_Data        17510                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1260720                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        16486                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       131888                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.004430                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7936.237000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.002215                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3006.213000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002215                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3003.842000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.107500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         8755                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        70040                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         8243                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       593496                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         8755                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       630360                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         8243                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        65944                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000805                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4007.559754                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000855                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.783977                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005429                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6962.532153                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  10234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.107500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         8755                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       630360                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         8243                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        65944                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.107500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         8755                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        70040                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         8243                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       593496                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.107500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         8755                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        70040                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         8243                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       593496                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         8755                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       630360                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         8243                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        65944                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001661                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8962.529613                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000870                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2009.408510                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000862                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.798438                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  10234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.107500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         8755                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        70040                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         8243                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       593496                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.107500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         8755                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       630360                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         8243                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        65944                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  10234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  10234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  10234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3335512                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        3327270                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     75                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                39530                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             51449                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              987960                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.367819                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.358127                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    158959     16.09%     16.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     93311      9.44%     25.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    143911     14.57%     40.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    137430     13.91%     54.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    104737     10.60%     64.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    117790     11.92%     76.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    132938     13.46%     89.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     62751      6.35%     96.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     36133      3.66%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                987960                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   34869     87.36%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   3557      8.91%     96.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    30      0.08%     96.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1369      3.43%     99.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               89      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15109      0.45%      0.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2582731     77.62%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         8600      0.26%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9232      0.28%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            1      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         1430      0.04%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           24      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           15      0.00%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          192      0.01%     78.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2958      0.09%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt         1435      0.04%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       429271     12.90%     91.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       247343      7.43%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9052      0.27%     99.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        19877      0.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3327270                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.327270                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               39914                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011996                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  7584313                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3326377                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3273487                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     98176                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    48723                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            46554                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3302263                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        49812                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          1795                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           6096                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        20780                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3335514                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       41                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       437457                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      267784                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           107                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        20616                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 59                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               1250                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             546                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     1796                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3324148                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        437577                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3122                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             704507                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         403165                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       266930                       # Number of stores executed (Count)
system.cpu.numRate                           3.324148                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3321261                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3320041                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2344087                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3522100                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.320041                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665537                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             309                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           12040                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1784578                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3295997                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.560357                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.560357                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.784578                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.784578                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    4962723                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2617686                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       39062                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      26942                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2029046                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1014154                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1516814                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        1                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         437457                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        267784                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15514                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        15720                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  407750                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            344287                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1740                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               172356                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  172182                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998990                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12795                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7076                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6836                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              240                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           46                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           38828                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1708                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       982324                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.355305                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.951314                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          204700     20.84%     20.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          180993     18.42%     39.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           70480      7.17%     46.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          143095     14.57%     61.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           56831      5.79%     66.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           64192      6.53%     73.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           38610      3.93%     77.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           22569      2.30%     79.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          200854     20.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       982324                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1784578                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3295997                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      697018                       # Number of memory references committed (Count)
system.cpu.commit.loads                        431912                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     400425                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      45726                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3265021                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12148                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        14899      0.45%      0.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2560672     77.69%     78.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         8567      0.26%     78.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     78.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         9139      0.28%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            1      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1324      0.04%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            8      0.00%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          114      0.00%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2921      0.09%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         1328      0.04%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       424445     12.88%     91.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       245713      7.45%     99.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         7467      0.23%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19393      0.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3295997                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        200854                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   312501                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                121005                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    543091                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  9568                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1795                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               172060                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    49                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3354321                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   205                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             295100                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1822812                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      407750                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             191813                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        690853                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3686                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           143                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    281548                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   760                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             987960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.407126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.511511                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   427540     43.28%     43.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    45078      4.56%     47.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    22486      2.28%     50.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    69253      7.01%     57.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22036      2.23%     59.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    41847      4.24%     63.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37252      3.77%     67.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    32340      3.27%     70.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   290128     29.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               987960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.407750                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.822812                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       80759                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5547                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  59                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2675                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1339                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      4                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             431911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.002751                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.719549                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 430038     99.57%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  958      0.22%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   58      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   93      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   65      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   73      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  143      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  179      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  189      0.04%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   17      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 13      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 10      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               431911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  437594                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  266938                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         4                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       401                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  281572                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        28                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1795                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   317387                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   29336                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            609                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    547604                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 91229                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3348350                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   330                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    562                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1179                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  86262                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3693794                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8624743                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5005884                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     39574                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               3631969                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    61833                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       2                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   2                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     54754                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4115775                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6675287                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1784578                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3295997                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     7                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      4186.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.016535443000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           136                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           136                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 6222                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2060                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2215                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2215                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2215                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2215                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     225                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     19                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2215                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2215                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1800                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      145                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       36                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     145                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     139                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          136                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.595588                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.422523                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       2.041708                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  1      0.74%      0.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  3      2.21%      2.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 4      2.94%      5.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 6      4.41%     10.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 9      6.62%     16.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 8      5.88%     22.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                14     10.29%     33.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                18     13.24%     46.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                73     53.68%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            136                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.147059                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.139170                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.523937                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               126     92.65%     92.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                10      7.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    14400                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   141760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                141760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               141760000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               141760000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     7491202000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1691016.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       127360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       140544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 127360000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 140544000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         2215                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2215                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     66676750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 253673069500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30102.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1 114525087.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       141760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          141760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       141760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       141760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         2215                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2215                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2215                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2215                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    141760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          141760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    141760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         141760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    283520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         283520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  1990                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2196                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           45                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           107                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           59                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           52                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           72                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 29364250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                9950000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            66676750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14755.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33505.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1366                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1451                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             68.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1368                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   195.789474                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   129.673579                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   230.594238                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          624     45.61%     45.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          438     32.02%     77.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          118      8.63%     86.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           65      4.75%     91.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           28      2.05%     93.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           13      0.95%     94.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           13      0.95%     94.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            8      0.58%     95.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           61      4.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1368                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 127360                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              140544                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               127.360000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               140.544000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          5861940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3111900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         9217740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        6744240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    354948690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     85095840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      543654270                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    543.654270                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    218133000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    748587000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3912720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2079660                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         4990860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        4718880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    199645350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    215877600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      509898990                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    509.898990                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    559309250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    407410750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 11234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.95                       # Real time elapsed on the host (Second)
hostTickRate                                143868410                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     766544                       # Number of bytes of host memory used (Byte)
simInsts                                     22370943                       # Number of instructions simulated (Count)
simOps                                       41434188                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3218432                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5960992                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          156309                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.095618                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.748752                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      153238     98.04%     98.04% |         775      0.50%     98.53% |         788      0.50%     99.04% |        1014      0.65%     99.68% |         471      0.30%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          11      0.01%     99.99% |          12      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            156309                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     10546445                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.428837                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.296664                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.795732                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     7161171     67.90%     67.90% |     3203477     30.37%     98.28% |      132902      1.26%     99.54% |       37433      0.35%     99.89% |        4032      0.04%     99.93% |        3459      0.03%     99.96% |        1990      0.02%     99.98% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     10546445                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     10627886                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.071088                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009148                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.439042                       (Unspecified)
system.caches.m_latencyHistSeqr          |    10624464     99.97%     99.97% |        2551      0.02%     99.99% |         713      0.01%    100.00% |          56      0.00%    100.00% |          60      0.00%    100.00% |          28      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       10627886                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     10618302                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008030                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005375                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.186192                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    10618292    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     10618302                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples         9584                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    70.934474                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    64.032199                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.906601                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        6172     64.40%     64.40% |        2545     26.55%     90.95% |         710      7.41%     98.36% |          56      0.58%     98.95% |          60      0.63%     99.57% |          27      0.28%     99.85% |          10      0.10%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total         9584                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        81226                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.015660                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.289257                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       80944     99.65%     99.65% |           0      0.00%     99.65% |          83      0.10%     99.76% |           0      0.00%     99.76% |          69      0.08%     99.84% |           0      0.00%     99.84% |         105      0.13%     99.97% |           0      0.00%     99.97% |          25      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         81226                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        75083                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.182118                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.030641                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       72294     96.29%     96.29% |         692      0.92%     97.21% |         719      0.96%     98.16% |         909      1.21%     99.38% |         446      0.59%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          11      0.01%     99.98% |          12      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         75083                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3849019      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3469345      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3309522      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data            9584      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         9072      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         9072      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4067      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2823      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         2694      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       3844952      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3466522      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3306828      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         9072      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         9072      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         6890      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         2694      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX          9584      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          9072      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data         9584      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         9072      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX         9584      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         9072      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data         9584      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         9072      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples         9584                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    70.934474                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    64.032199                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.906601                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        6172     64.40%     64.40% |        2545     26.55%     90.95% |         710      7.41%     98.36% |          56      0.58%     98.95% |          60      0.63%     99.57% |          27      0.28%     99.85% |          10      0.10%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total         9584                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        81214                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3849019                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.078355                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004512                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.807425                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3847325     99.96%     99.96% |        1254      0.03%     99.99% |         352      0.01%    100.00% |          37      0.00%    100.00% |          25      0.00%    100.00% |          17      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3849019                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      3844952                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000295                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000059                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.067001                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     3844866    100.00%    100.00% |          17      0.00%    100.00% |           9      0.00%    100.00% |          15      0.00%    100.00% |          32      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      3844952                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4067                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    74.876567                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    67.034091                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.760597                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2373     58.35%     58.35% |        1254     30.83%     89.18% |         352      8.66%     97.84% |          37      0.91%     98.75% |          25      0.61%     99.36% |          17      0.42%     99.78% |           7      0.17%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4067                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3130215                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.085010                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021730                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.288053                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3129308     99.97%     99.97% |         692      0.02%     99.99% |         179      0.01%    100.00% |          10      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3130215                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3127548                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026286                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018119                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.282967                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3127544    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3127548                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         2667                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    69.949381                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    64.905261                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.120621                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1764     66.14%     66.14% |         690     25.87%     92.01% |         178      6.67%     98.69% |          10      0.37%     99.06% |          18      0.67%     99.74% |           5      0.19%     99.93% |           1      0.04%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         2667                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      3469345                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.053132                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003354                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.162132                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     3468548     99.98%     99.98% |         587      0.02%     99.99% |         176      0.01%    100.00% |           9      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      3469345                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      3466522                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000143                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000029                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.046995                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     3466482    100.00%    100.00% |          11      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      3466522                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2823                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    66.120793                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    59.124045                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.803544                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2026     71.77%     71.77% |         587     20.79%     92.56% |         176      6.23%     98.80% |           9      0.32%     99.11% |          17      0.60%     99.72% |           5      0.18%     99.89% |           2      0.07%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2823                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       179307                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019503                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.003066                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.249092                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      179275     99.98%     99.98% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       179307                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       179280                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.007948                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.002423                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.713554                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      179272    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       179280                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4067                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    74.876567                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    67.034091                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.760597                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2373     58.35%     58.35% |        1254     30.83%     89.18% |         352      8.66%     97.84% |          37      0.91%     98.75% |          25      0.61%     99.36% |          17      0.42%     99.78% |           7      0.17%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4067                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         2667                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    69.949381                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    64.905261                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.120621                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1764     66.14%     66.14% |         690     25.87%     92.01% |         178      6.67%     98.69% |          10      0.37%     99.06% |          18      0.67%     99.74% |           5      0.19%     99.93% |           1      0.04%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         2667                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2823                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    66.120793                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    59.124045                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.803544                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2026     71.77%     71.77% |         587     20.79%     92.56% |         176      6.23%     98.80% |           9      0.32%     99.11% |          17      0.60%     99.72% |           5      0.18%     99.89% |           2      0.07%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2823                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        18656                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.079224                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.682708                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        18356     98.39%     98.39% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           71      0.38%     98.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           77      0.41%     99.19% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          103      0.55%     99.74% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           47      0.25%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        18656                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     10618302                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses         9584                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     10627886                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000807                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5007.134497                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.946245                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.020829                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  11234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003321                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999466                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000853                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.123277                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000807                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.158344                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  11234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001661                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9960.922347                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001661                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.010770                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000853                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.993858                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001931                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.993947                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         19168                       (Unspecified)
system.caches.network.msg_byte.Control         153344                       (Unspecified)
system.caches.network.msg_count.Data            18144                       (Unspecified)
system.caches.network.msg_byte.Data           1306368                       (Unspecified)
system.caches.network.msg_count.Response_Data        19168                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1380096                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        18144                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       145152                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001658                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7944.488000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000829                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3012.246000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000829                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3004.673000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.414500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2         9584                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        76672                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         9072                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       653184                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4         9584                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       690048                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         9072                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        72576                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000807                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4007.976866                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000853                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.130130                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005387                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6960.926085                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  11234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.414500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4         9584                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       690048                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         9072                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        72576                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.414500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2         9584                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        76672                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         9072                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       653184                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.414500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2         9584                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        76672                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         9072                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       653184                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4         9584                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       690048                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         9072                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        72576                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001661                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8960.923771                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000867                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2009.661069                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000859                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.143303                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  11234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.414500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2         9584                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        76672                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         9072                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       653184                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.414500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4         9584                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       690048                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         9072                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        72576                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  11234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  11234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  11234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3667147                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3658183                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      9                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                42245                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             57315                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998955                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.662010                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.241033                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     94137      9.42%      9.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     95256      9.54%     18.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    158551     15.87%     34.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    150336     15.05%     49.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    114377     11.45%     61.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    130264     13.04%     74.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    146116     14.63%     89.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70051      7.01%     96.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     39867      3.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998955                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   37683     86.25%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     86.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4515     10.33%     96.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     8      0.02%     96.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1484      3.40%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        16271      0.44%      0.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2846248     77.80%     78.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         9760      0.27%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10912      0.30%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2943      0.08%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       474957     12.98%     91.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       273010      7.46%     99.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9875      0.27%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        14207      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3658183                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.658183                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               43691                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011943                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8275779                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3669459                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3610710                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     83247                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    39951                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39400                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3643237                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42366                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          2072                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           5739                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          370                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3667147                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       54                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       483518                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      287607                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            92                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          231                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 19                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               1619                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             427                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     2046                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3654715                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        483992                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3473                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             770857                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         444841                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       286865                       # Number of stores executed (Count)
system.cpu.numRate                           3.654715                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3651077                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3650110                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2584729                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3880336                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.650110                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.666110                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              85                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1045                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1964708                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3624910                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.508981                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.508981                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.964708                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.964708                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5463994                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2887657                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       23036                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25200                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2244793                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1117823                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1667187                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         483518                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        287607                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        16294                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18812                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  449800                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            380885                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2043                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               188603                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  188602                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   14078                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7490                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7480                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               10                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           41762                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              2043                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       992988                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.650507                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.904375                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          141845     14.28%     14.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          194901     19.63%     33.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           76894      7.74%     41.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          157990     15.91%     57.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           61132      6.16%     63.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           71058      7.16%     70.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           43481      4.38%     75.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23949      2.41%     77.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          221738     22.33%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       992988                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1964708                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3624910                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      762717                       # Number of memory references committed (Count)
system.cpu.commit.loads                        477577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     441675                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      39091                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3595062                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13243                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16187      0.45%      0.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2822588     77.87%     78.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         9758      0.27%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10718      0.30%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2942      0.08%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       469276     12.95%     91.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       270953      7.47%     99.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8301      0.23%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14187      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3624910                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        221738                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   334921                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 53215                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    599527                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  9220                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2072                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               188532                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3691027                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             314611                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2008977                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      449800                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             210160                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        682272                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    4144                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    310107                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   939                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.708533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.508898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   382292     38.27%     38.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49845      4.99%     43.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    24140      2.42%     45.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    77177      7.73%     53.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    23512      2.35%     55.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    46383      4.64%     60.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    39960      4.00%     64.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35889      3.59%     67.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   319757     32.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.449800                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.008977                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       89873                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5933                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2472                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1473                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             477578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.971129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.405185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 475764     99.62%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  999      0.21%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   27      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   83      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   50      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   56      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  222      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  143      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  168      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              339                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               477578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  483992                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  286865                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  310107                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2072                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   340289                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8167                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    603297                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 45130                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3684186                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   226                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    421                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1275                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  39691                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4075276                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9493208                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5516599                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     23150                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4002600                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    72697                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     55952                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4437766                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7339298                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1964708                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3624910                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1425.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000304040250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            49                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            49                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2275                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 767                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          829                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         829                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        829                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       829                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     215                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     18                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    829                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   829                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      609                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.530612                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.377214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.926807                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  2      4.08%      4.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  1      2.04%      6.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 3      6.12%     12.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 8     16.33%     28.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                10     20.41%     48.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                10     20.41%     69.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 7     14.29%     83.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 5     10.20%     93.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 3      6.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.653061                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.627343                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.947607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                33     67.35%     67.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                16     32.65%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    13760                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    53056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 53056                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               53056000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53056000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1001340000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      603944.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        39296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        52224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 39296000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 52224000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          829                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          829                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     22194000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24300480250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     26772.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  29313003.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        53056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           53056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        53056                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        53056                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          829                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             829                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     53056000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           53056000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     53056000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          53056000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    106112000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         106112000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   614                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  816                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            80                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           41                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            77                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            41                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            73                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            45                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            88                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            82                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           40                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           94                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10681500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3070000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            22194000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17396.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36146.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  245                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 527                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             39.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            64.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          656                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   139.121951                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   113.167826                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   108.201722                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          290     44.21%     44.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          197     30.03%     74.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           79     12.04%     86.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           37      5.64%     91.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           16      2.44%     94.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           17      2.59%     96.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            7      1.07%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            2      0.30%     98.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            4      0.61%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-703            3      0.46%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::704-767            4      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          656                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  39296                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               52224                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                39.296000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                52.224000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                53.99                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2056320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1092960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         1056720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2489940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    243509700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    178939200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      507818760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    507.818760                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    462890750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    503829250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2641800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1396560                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3327240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1769580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    385673400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     59222400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      532704900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    532.704900                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    150551000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    816169000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 12234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.95                       # Real time elapsed on the host (Second)
hostTickRate                                143978070                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     767568                       # Number of bytes of host memory used (Byte)
simInsts                                     24390027                       # Number of instructions simulated (Count)
simOps                                       45160585                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3511582                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6502040                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          176645                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.093328                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.739813                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      173262     98.08%     98.08% |         848      0.48%     98.56% |         866      0.49%     99.06% |        1126      0.64%     99.69% |         518      0.29%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          12      0.01%     99.99% |          13      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            176645                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     11492171                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.428485                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.296894                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.790008                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     7798685     67.86%     67.86% |     3496810     30.43%     98.29% |      144788      1.26%     99.55% |       40408      0.35%     99.90% |        4050      0.04%     99.94% |        3459      0.03%     99.97% |        1990      0.02%     99.98% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     11492171                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     11580848                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.070310                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009127                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.413359                       (Unspecified)
system.caches.m_latencyHistSeqr          |    11577047     99.97%     99.97% |        2880      0.02%     99.99% |         755      0.01%    100.00% |          58      0.00%    100.00% |          63      0.00%    100.00% |          31      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       11580848                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     11570424                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008024                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005372                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.181476                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    11570414    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     11570424                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        10424                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    70.207022                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    63.230673                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.621271                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        6633     63.63%     63.63% |        2874     27.57%     91.20% |         752      7.21%     98.42% |          58      0.56%     98.97% |          63      0.60%     99.58% |          30      0.29%     99.87% |          10      0.10%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        10424                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        91650                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.015450                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.287097                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       91336     99.66%     99.66% |           0      0.00%     99.66% |          91      0.10%     99.76% |           0      0.00%     99.76% |          80      0.09%     99.84% |           0      0.00%     99.84% |         115      0.13%     99.97% |           0      0.00%     99.97% |          28      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         91650                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        84995                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.177305                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.017368                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       81926     96.39%     96.39% |         757      0.89%     97.28% |         786      0.92%     98.20% |        1011      1.19%     99.39% |         490      0.58%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          12      0.01%     99.98% |          13      0.02%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         84995                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4195967      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       3775915      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3608966      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           10424      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement         9912      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack         9912      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4251      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3000      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         3173      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4191716      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      3772915      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3605793      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement         9912      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack         9912      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         7251      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         3173      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         10424      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX          9912      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        10424      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack         9912      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        10424      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX         9912      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        10424      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack         9912      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        10424                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    70.207022                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.230673                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.621271                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        6633     63.63%     63.63% |        2874     27.57%     91.20% |         752      7.21%     98.42% |          58      0.56%     98.97% |          63      0.60%     99.58% |          30      0.29%     99.87% |          10      0.10%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        10424                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        91637                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4195967                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.074599                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004324                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.728103                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4194166     99.96%     99.96% |        1354      0.03%     99.99% |         358      0.01%    100.00% |          37      0.00%    100.00% |          25      0.00%    100.00% |          18      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4195967                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4191716                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000320                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000063                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.070189                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4191616    100.00%    100.00% |          18      0.00%    100.00% |          11      0.00%    100.00% |          19      0.00%    100.00% |          35      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4191716                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4251                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    74.318278                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    66.484531                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.404065                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2450     57.63%     57.63% |        1354     31.85%     89.48% |         358      8.42%     97.91% |          37      0.87%     98.78% |          25      0.59%     99.36% |          18      0.42%     99.79% |           7      0.16%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4251                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3413784                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.089922                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.021951                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.385637                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3412616     99.97%     99.97% |         913      0.03%     99.99% |         212      0.01%    100.00% |          12      0.00%    100.00% |          21      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3413784                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3410638                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026155                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018043                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.274948                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3410634    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3410638                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         3146                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    70.221233                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.107835                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.202329                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1982     63.00%     63.00% |         911     28.96%     91.96% |         211      6.71%     98.66% |          12      0.38%     99.05% |          21      0.67%     99.71% |           7      0.22%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         3146                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      3775915                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.050432                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003246                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.090936                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     3775107     99.98%     99.98% |         595      0.02%     99.99% |         179      0.00%    100.00% |           9      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      3775915                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      3772915                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000140                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000028                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.046716                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     3772873    100.00%    100.00% |          11      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |          11      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      3772915                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         3000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    64.298667                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    57.054023                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.691271                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2192     73.07%     73.07% |         595     19.83%     92.90% |         179      5.97%     98.87% |           9      0.30%     99.17% |          17      0.57%     99.73% |           5      0.17%     99.90% |           2      0.07%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         3000                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       195182                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019648                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.003866                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.200314                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      195150     99.98%     99.98% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       195182                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       195155                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009034                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.003275                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.689332                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      195147    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       195155                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4251                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    74.318278                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    66.484531                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.404065                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2450     57.63%     57.63% |        1354     31.85%     89.48% |         358      8.42%     97.91% |          37      0.87%     98.78% |          25      0.59%     99.36% |          18      0.42%     99.79% |           7      0.16%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4251                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3146                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    70.221233                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.107835                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.202329                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1982     63.00%     63.00% |         911     28.96%     91.96% |         211      6.71%     98.66% |          12      0.38%     99.05% |          21      0.67%     99.71% |           7      0.22%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         3146                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    64.298667                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    57.054023                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.691271                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2192     73.07%     73.07% |         595     19.83%     92.90% |         179      5.97%     98.87% |           9      0.30%     99.17% |          17      0.57%     99.73% |           5      0.17%     99.90% |           2      0.07%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3000                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        20336                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.075728                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.666873                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        20024     98.47%     98.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           73      0.36%     98.82% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           78      0.38%     99.21% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          112      0.55%     99.76% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           47      0.23%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        20336                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     11570424                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        10424                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     11580848                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000810                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5007.490240                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.946839                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.040622                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  12234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003324                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999510                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000852                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.406703                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000810                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.227135                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  12234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001662                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9957.669271                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001663                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.009890                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000852                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.994360                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001930                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.994442                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         20848                       (Unspecified)
system.caches.network.msg_byte.Control         166784                       (Unspecified)
system.caches.network.msg_count.Data            19824                       (Unspecified)
system.caches.network.msg_byte.Data           1427328                       (Unspecified)
system.caches.network.msg_count.Response_Data        20848                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1501056                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        19824                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       158592                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001680                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7921.121000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000840                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3011.487000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000840                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3004.591000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.420000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        10424                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        83392                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2         9912                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       713664                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        10424                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       750528                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3         9912                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        79296                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000810                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4008.263759                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000852                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.412997                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005357                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6957.672704                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  12234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        10424                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       750528                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3         9912                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        79296                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        10424                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        83392                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2         9912                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       713664                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.420000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        10424                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        83392                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2         9912                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       713664                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        10424                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       750528                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3         9912                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        79296                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001662                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8957.670579                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000867                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2009.810307                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000858                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.425093                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  12234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        10424                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        83392                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2         9912                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       713664                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        10424                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       750528                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3         9912                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        79296                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  12234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  12234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  12234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3731142                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3731769                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     15                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 4766                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4898                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998538                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.737233                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.211089                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     76686      7.68%      7.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96137      9.63%     17.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    167110     16.74%     34.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    148963     14.92%     48.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    113954     11.41%     60.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    127087     12.73%     73.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    157573     15.78%     88.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70390      7.05%     95.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40638      4.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998538                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44500     88.30%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4425      8.78%     97.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    21      0.04%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1450      2.88%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                3      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15874      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2919935     78.25%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11515      0.31%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10686      0.29%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2880      0.08%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       475790     12.75%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       271496      7.28%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9674      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13919      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3731769                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.731769                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50399                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013505                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8430949                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3696784                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3691174                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     81535                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    39143                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            38589                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3724800                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41494                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           154                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2501                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          164                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3731142                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       63                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       484061                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      285693                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            85                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           38                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 19                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 22                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              98                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      120                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3731642                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        485436                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       121                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             770832                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         458013                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       285396                       # Number of stores executed (Count)
system.cpu.numRate                           3.731642                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3729963                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3729763                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2654902                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3992543                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.729763                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.664965                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             105                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1462                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2019084                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3726397                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.495274                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.495274                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.019084                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.019084                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5583793                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2957511                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22559                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      24677                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2336451                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1156991                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1691363                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         484061                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        285693                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15583                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17773                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  458513                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            391962                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               120                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               189422                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  189421                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12981                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7331                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7330                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                1                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            4131                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               120                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997918                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.734172                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.893119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          124962     12.52%     12.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          200760     20.12%     32.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           78856      7.90%     40.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          160170     16.05%     56.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59442      5.96%     62.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           75505      7.57%     70.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           44979      4.51%     74.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23704      2.38%     77.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229540     23.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997918                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2019084                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3726397                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      768083                       # Number of memory references committed (Count)
system.cpu.commit.loads                        483112                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     457791                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38279                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3697179                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12962                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15845      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2917584     78.30%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11514      0.31%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10492      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2879      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       474982     12.75%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       271074      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8130      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13897      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3726397                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229540                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   332939                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 49025                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    608472                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7948                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    154                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               189407                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3732832                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             311105                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2023181                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      458513                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209732                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        687279                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     308                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    306574                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   123                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.739047                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.508172                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   376337     37.69%     37.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49861      4.99%     42.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25636      2.57%     45.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79414      7.95%     53.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22172      2.22%     55.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49762      4.98%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36344      3.64%     64.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33452      3.35%     67.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   325560     32.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998538                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.458513                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.023181                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       90804                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     960                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    730                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1445                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             483112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.967705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.306892                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 481322     99.63%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  967      0.20%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   47      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   65      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   57      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   26      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  254      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  138      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  173      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               483112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  485436                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  285396                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  306574                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    154                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   337419                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3792                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    611867                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 45306                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3732626                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    89                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    408                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1624                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  39707                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4141779                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9636927                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5585203                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22671                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4135297                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     6485                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     54898                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4498698                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7461658                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2019084                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3726397                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1415.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000334520500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            50                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            50                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2256                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 768                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          840                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         840                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        840                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       840                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     238                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     27                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.45                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    840                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   840                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      593                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.120000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      11.882701                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       2.344250                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      2.00%      2.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  3      6.00%      8.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  3      6.00%     14.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 6     12.00%     26.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 9     18.00%     44.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 4      8.00%     52.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 7     14.00%     66.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 6     12.00%     78.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                10     20.00%     98.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 1      2.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             50                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.360000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.342837                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.776176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                41     82.00%     82.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 9     18.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             50                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    15232                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    53760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 53760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               53760000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53760000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      998406000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      594289.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        38528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        52352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 38528000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 52352000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          840                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          840                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     22017750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24124575000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     26211.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  28719732.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        53760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           53760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        53760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        53760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          840                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              840                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          840                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             840                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     53760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           53760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     53760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          53760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    107520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         107520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   602                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  818                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           87                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           65                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            26                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            63                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            50                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            80                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           50                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           86                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10730250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            22017750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17824.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36574.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  241                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 548                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             40.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          633                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   143.974724                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   116.264826                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   108.921523                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          278     43.92%     43.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          172     27.17%     71.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           79     12.48%     83.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           39      6.16%     89.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           28      4.42%     94.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           14      2.21%     96.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511           11      1.74%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            6      0.95%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            3      0.47%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::704-767            3      0.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          633                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  38528                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               52352                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                38.528000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                52.352000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1256640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           671715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          549780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1325880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    164645070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    245351520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      493089165                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    493.089165                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    636029250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    330430750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3248700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1730520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3748500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2944080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    394134480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     52097280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      537192120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    537.192120                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    132052250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    834407750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 13234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.94                       # Real time elapsed on the host (Second)
hostTickRate                                144004356                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     767568                       # Number of bytes of host memory used (Byte)
simInsts                                     26404435                       # Number of instructions simulated (Count)
simOps                                       48878375                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3802312                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7038615                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          198715                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.090864                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.730030                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      195014     98.14%     98.14% |         922      0.46%     98.60% |         945      0.48%     99.08% |        1242      0.63%     99.70% |         565      0.28%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          13      0.01%     99.99% |          14      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            198715                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     12436811                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.428379                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.297274                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.784988                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     8433239     67.81%     67.81% |     3792770     30.50%     98.31% |      155970      1.25%     99.56% |       43349      0.35%     99.91% |        4051      0.03%     99.94% |        3460      0.03%     99.97% |        1991      0.02%     99.98% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     12436811                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     12532469                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.069866                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009108                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.399651                       (Unspecified)
system.caches.m_latencyHistSeqr          |    12528260     99.97%     99.97% |        3235      0.03%     99.99% |         794      0.01%    100.00% |          63      0.00%    100.00% |          69      0.00%    100.00% |          34      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       12532469                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     12521178                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008008                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005359                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.177630                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    12521168    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     12521178                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        11291                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.667966                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.567770                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.579289                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        7092     62.81%     62.81% |        3229     28.60%     91.41% |         791      7.01%     98.41% |          63      0.56%     98.97% |          69      0.61%     99.58% |          33      0.29%     99.88% |          10      0.09%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        11291                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       102941                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.015193                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.284436                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      102594     99.66%     99.66% |           0      0.00%     99.66% |          99      0.10%     99.76% |           0      0.00%     99.76% |          92      0.09%     99.85% |           0      0.00%     99.85% |         125      0.12%     99.97% |           0      0.00%     99.97% |          31      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        102941                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        95774                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.172197                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.003019                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       92420     96.50%     96.50% |         823      0.86%     97.36% |         853      0.89%     98.25% |        1117      1.17%     99.41% |         534      0.56%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          13      0.01%     99.99% |          14      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         95774                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4543117      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       4081673      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        3907679      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           11291      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        10779      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        10779      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4450      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3189      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         3652      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4538667      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      4078484      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      3904027      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        10779      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        10779      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         7639      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         3652      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         11291      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         10779      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        11291      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        10779      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        11291      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        10779      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        11291      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        10779      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        11291                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.667966                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.567770                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.579289                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        7092     62.81%     62.81% |        3229     28.60%     91.41% |         791      7.01%     98.41% |          63      0.56%     98.97% |          69      0.61%     99.58% |          33      0.29%     99.88% |          10      0.09%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        11291                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       102927                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4543117                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.071565                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004182                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.657676                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4541207     99.96%     99.96% |        1457      0.03%     99.99% |         363      0.01%    100.00% |          38      0.00%    100.00% |          25      0.00%    100.00% |          18      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4543117                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4538667                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000363                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000072                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.074836                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4538545    100.00%    100.00% |          22      0.00%    100.00% |          13      0.00%    100.00% |          24      0.00%    100.00% |          41      0.00%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4538667                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4450                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    73.691910                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.876045                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.896173                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2540     57.08%     57.08% |        1457     32.74%     89.82% |         363      8.16%     97.98% |          38      0.85%     98.83% |          25      0.56%     99.39% |          18      0.40%     99.80% |           7      0.16%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4450                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3696651                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.094428                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022098                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.488136                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3695197     99.96%     99.96% |        1156      0.03%     99.99% |         243      0.01%    100.00% |          16      0.00%    100.00% |          26      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3696651                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3693026                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025981                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017933                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.268047                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3693022    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3693026                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         3625                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    70.825379                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.497915                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.056556                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2175     60.00%     60.00% |        1154     31.83%     91.83% |         242      6.68%     98.51% |          16      0.44%     98.95% |          26      0.72%     99.67% |          10      0.28%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         3625                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      4081673                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.048331                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003169                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     2.035133                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     4080852     99.98%     99.98% |         604      0.01%     99.99% |         182      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      4081673                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      4078484                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000150                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000030                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.048143                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     4078437    100.00%    100.00% |          11      0.00%    100.00% |           6      0.00%    100.00% |           8      0.00%    100.00% |          13      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      4078484                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         3189                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    62.668862                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    55.218043                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.711551                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2368     74.26%     74.26% |         604     18.94%     93.20% |         182      5.71%     98.90% |           9      0.28%     99.18% |          18      0.56%     99.75% |           5      0.16%     99.91% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         3189                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       211028                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019557                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.004511                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.155228                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      210996     99.98%     99.98% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       211028                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       211001                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.009739                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.003964                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.664442                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      210993    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       211001                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4450                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    73.691910                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.876045                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.896173                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2540     57.08%     57.08% |        1457     32.74%     89.82% |         363      8.16%     97.98% |          38      0.85%     98.83% |          25      0.56%     99.39% |          18      0.40%     99.80% |           7      0.16%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4450                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3625                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    70.825379                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.497915                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.056556                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2175     60.00%     60.00% |        1154     31.83%     91.83% |         242      6.68%     98.51% |          16      0.44%     98.95% |          26      0.72%     99.67% |          10      0.28%     99.94% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         3625                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3189                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    62.668862                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    55.218043                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.711551                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2368     74.26%     74.26% |         604     18.94%     93.20% |         182      5.71%     98.90% |           9      0.28%     99.18% |          18      0.56%     99.75% |           5      0.16%     99.91% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3189                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        22070                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.071137                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.646090                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        21752     98.56%     98.56% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           74      0.34%     98.89% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           79      0.36%     99.25% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          116      0.53%     99.78% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           47      0.21%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        22070                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     12521178                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        11291                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     12532469                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000814                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5007.888862                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.947250                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.064602                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  13234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003335                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999547                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000853                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.392143                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000814                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.285530                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  13234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001668                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9953.857234                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001668                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.009142                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000853                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.994787                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001934                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.994862                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         22582                       (Unspecified)
system.caches.network.msg_byte.Control         180656                       (Unspecified)
system.caches.network.msg_count.Data            21558                       (Unspecified)
system.caches.network.msg_byte.Data           1552176                       (Unspecified)
system.caches.network.msg_count.Response_Data        22582                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1625904                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        21558                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       172464                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001734                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7907.217000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000867                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3012.766000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000867                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3001.214000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.433500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        11291                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        90328                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        10779                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       776088                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        11291                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       812952                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        10779                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        86232                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000814                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4008.603936                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000853                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.397961                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005344                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6953.860407                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  13234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.433500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        11291                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       812952                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        10779                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        86232                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.433500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        11291                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        90328                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        10779                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       776088                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.433500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        11291                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        90328                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        10779                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       776088                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        11291                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       812952                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        10779                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        86232                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001668                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8953.858443                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000868                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2010.033631                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000859                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.409144                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  13234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.433500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        11291                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        90328                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        10779                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       776088                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.433500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        11291                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       812952                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        10779                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        86232                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  13234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  13234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  13234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3721880                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3722688                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     11                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 4092                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              4009                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998499                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.728284                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.213633                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     77454      7.76%      7.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96462      9.66%     17.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    168305     16.86%     34.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    148865     14.91%     49.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    113095     11.33%     60.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    127051     12.72%     73.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    156475     15.67%     88.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     69800      6.99%     95.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40992      4.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998499                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44625     88.38%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4408      8.73%     97.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    15      0.03%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1439      2.85%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                3      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15825      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2912876     78.25%     78.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11489      0.31%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10642      0.29%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2873      0.08%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       474654     12.75%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       270778      7.27%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9640      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13911      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3722688                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.722688                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50490                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013563                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8413056                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3687047                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3682209                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     81324                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    38948                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            38498                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3715970                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41383                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           140                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2275                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          220                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3721880                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       42                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       482892                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      284892                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            83                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           95                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 23                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 16                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              91                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      107                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3722528                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        484265                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       164                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             768910                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         456923                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       284645                       # Number of stores executed (Count)
system.cpu.numRate                           3.722528                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3720854                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3720707                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2647667                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3982199                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.720707                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.664876                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             110                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1501                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2014408                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3717790                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.496424                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.496424                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.014408                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.014408                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5570169                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2950359                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22534                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      24590                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2331039                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1154255                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1687267                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         482892                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        284892                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        16225                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18533                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  457331                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            390987                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               107                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               188917                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  188915                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999989                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12947                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7300                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7297                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            3690                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               107                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997944                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.725450                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.899356                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          128384     12.86%     12.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          199863     20.03%     32.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           77762      7.79%     40.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          159372     15.97%     56.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59485      5.96%     62.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           75101      7.53%     70.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           44476      4.46%     74.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24022      2.41%     77.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229479     23.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997944                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2014408                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3717790                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      766297                       # Number of memory references committed (Count)
system.cpu.commit.loads                        482006                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     456738                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38182                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3688642                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12932                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15808      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2910857     78.30%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11490      0.31%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10466      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2872      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       473897     12.75%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       270430      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8109      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13861      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3717790                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229479                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   331820                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 52102                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    605862                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8575                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    140                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               188907                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3723418                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             311146                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2018039                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      457331                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209159                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        687213                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     280                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    305760                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    79                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.729582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.508839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   377928     37.85%     37.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49714      4.98%     42.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25566      2.56%     45.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79194      7.93%     53.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22125      2.22%     55.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49632      4.97%     60.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36221      3.63%     64.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33382      3.34%     67.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   324737     32.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998499                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.457331                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.018039                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       90154                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                     884                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  23                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    598                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1439                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             482005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.979102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.466429                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 480161     99.62%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  974      0.20%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   45      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   80      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   57      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   41      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  185      0.04%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  177      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  198      0.04%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              355                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               482005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  484265                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  284645                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  305760                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    140                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   336273                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4002                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    609909                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 48175                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3723017                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    98                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    433                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1699                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  42514                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4131221                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9612315                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5570742                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22600                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4125784                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     5443                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     55020                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4489789                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7443520                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2014408                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3717790                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1441.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000288546750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            50                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            50                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2303                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 781                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          867                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         867                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        867                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       867                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     257                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     36                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    867                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   867                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      602                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.220000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.070908                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.854834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      2.00%      2.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  3      6.00%      8.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 5     10.00%     18.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 8     16.00%     34.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 8     16.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                13     26.00%     76.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 6     12.00%     88.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 6     12.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             50                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.620000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.593399                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.966585                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                35     70.00%     70.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                14     28.00%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      2.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             50                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    16448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    55488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 55488                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               55488000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               55488000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      999969000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      576683.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        39040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        53184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 39040000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 53184000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          867                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          867                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     23971250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24281929500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27648.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  28006839.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           55488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        55488                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        55488                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          867                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             867                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     55488000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           55488000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     55488000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          55488000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    110976000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         110976000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   610                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  831                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           47                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            60                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 12533750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3050000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            23971250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 20547.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            39297.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  211                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 559                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             34.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            67.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          669                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   137.566517                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   110.261978                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   111.926130                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          324     48.43%     48.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          172     25.71%     74.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           81     12.11%     86.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           35      5.23%     91.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           19      2.84%     94.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           11      1.64%     95.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511           13      1.94%     97.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            3      0.45%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            4      0.60%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-703            4      0.60%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::704-767            1      0.15%     99.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-831            2      0.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          669                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  39040                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               53184                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                39.040000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                53.184000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                53.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2477580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1309275                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         2613240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1701720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    350080320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     89195520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      526051575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    526.051575                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    228635500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    738084500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2313360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1229580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1742160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2636100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    256499430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    168000480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      511095030                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    511.095030                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    434060250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    532659750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 14234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.90                       # Real time elapsed on the host (Second)
hostTickRate                                144915619                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     767568                       # Number of bytes of host memory used (Byte)
simInsts                                     28412654                       # Number of instructions simulated (Count)
simOps                                       52584757                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4117383                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    7620244                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          222405                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.088514                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.720597                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      218375     98.19%     98.19% |         998      0.45%     98.64% |        1024      0.46%     99.10% |        1366      0.61%     99.71% |         613      0.28%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          14      0.01%     99.99% |          15      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            222405                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     13382399                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.428406                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.297703                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.780650                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     9067105     67.75%     67.75% |     4090601     30.57%     98.32% |      166911      1.25%     99.57% |       46296      0.35%     99.91% |        4053      0.03%     99.94% |        3461      0.03%     99.97% |        1991      0.01%     99.99% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     13382399                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     13484862                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.069369                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009068                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.389506                       (Unspecified)
system.caches.m_latencyHistSeqr          |    13480248     99.97%     99.97% |        3586      0.03%     99.99% |         830      0.01%    100.00% |          70      0.00%    100.00% |          78      0.00%    100.00% |          36      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       13484862                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     13472761                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007989                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005340                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.174493                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    13472751    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     13472761                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        12101                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.407570                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.202159                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.677209                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        7497     61.95%     61.95% |        3580     29.58%     91.54% |         827      6.83%     98.37% |          70      0.58%     98.95% |          78      0.64%     99.60% |          35      0.29%     99.88% |          10      0.08%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        12101                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       115042                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.015021                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.282885                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      114659     99.67%     99.67% |           0      0.00%     99.67% |         108      0.09%     99.76% |           0      0.00%     99.76% |         104      0.09%     99.85% |           0      0.00%     99.85% |         136      0.12%     99.97% |           0      0.00%     99.97% |          35      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        115042                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       107363                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.167264                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.988902                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      103716     96.60%     96.60% |         890      0.83%     97.43% |         920      0.86%     98.29% |        1230      1.15%     99.43% |         578      0.54%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          14      0.01%     99.99% |          15      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        107363                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4891425      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       4387990      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        4205447      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           12101      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        11589      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        11589      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4616      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3362      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         4123      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       4886809      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      4384628      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      4201324      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        11589      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        11589      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         7978      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         4123      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         12101      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         11589      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        12101      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        11589      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        12101      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        11589      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        12101      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        11589      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        12101                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.407570                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.202159                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.677209                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        7497     61.95%     61.95% |        3580     29.58%     91.54% |         827      6.83%     98.37% |          70      0.58%     98.95% |          78      0.64%     99.60% |          35      0.29%     99.88% |          10      0.08%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        12101                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       115027                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4891425                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.068900                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.004037                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.610673                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4889415     99.96%     99.96% |        1546      0.03%     99.99% |         367      0.01%    100.00% |          39      0.00%    100.00% |          31      0.00%    100.00% |          18      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4891425                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      4886809                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000403                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000080                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.078358                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     4886661    100.00%    100.00% |          25      0.00%    100.00% |          22      0.00%    100.00% |          29      0.00%    100.00% |          47      0.00%    100.00% |          25      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      4886809                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4616                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    73.584489                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.653109                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.189685                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2606     56.46%     56.46% |        1546     33.49%     89.95% |         367      7.95%     97.90% |          39      0.84%     98.74% |          31      0.67%     99.42% |          18      0.39%     99.81% |           7      0.15%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4616                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      3978631                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.098112                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022195                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.563835                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     3976885     99.96%     99.96% |        1408      0.04%     99.99% |         272      0.01%    100.00% |          22      0.00%    100.00% |          29      0.00%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      3978631                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      3974535                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025813                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017817                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.262358                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     3974531    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      3974535                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         4096                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.253662                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.833561                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.303787                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2354     57.47%     57.47% |        1406     34.33%     91.80% |         271      6.62%     98.41% |          22      0.54%     98.95% |          29      0.71%     99.66% |          12      0.29%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         4096                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      4387990                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.046411                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003092                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.980776                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     4387156     99.98%     99.98% |         614      0.01%     99.99% |         185      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      4387990                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      4384628                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000167                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000034                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.050425                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     4384572    100.00%    100.00% |          11      0.00%    100.00% |           9      0.00%    100.00% |          10      0.00%    100.00% |          17      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      4384628                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         3362                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    61.356633                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    53.844305                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.442395                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2528     75.19%     75.19% |         614     18.26%     93.46% |         185      5.50%     98.96% |           9      0.27%     99.23% |          18      0.54%     99.76% |           5      0.15%     99.91% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         3362                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       226816                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019443                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.005017                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.115325                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      226784     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       226816                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       226789                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.010309                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.004508                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.642687                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      226781    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       226789                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4616                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    73.584489                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.653109                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.189685                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2606     56.46%     56.46% |        1546     33.49%     89.95% |         367      7.95%     97.90% |          39      0.84%     98.74% |          31      0.67%     99.42% |          18      0.39%     99.81% |           7      0.15%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4616                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         4096                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.253662                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.833561                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.303787                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2354     57.47%     57.47% |        1406     34.33%     91.80% |         271      6.62%     98.41% |          22      0.54%     98.95% |          29      0.71%     99.66% |          12      0.29%     99.95% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         4096                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3362                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    61.356633                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    53.844305                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.442395                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2528     75.19%     75.19% |         614     18.26%     93.46% |         185      5.50%     98.96% |           9      0.27%     99.23% |          18      0.54%     99.76% |           5      0.15%     99.91% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3362                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        23690                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.068805                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.635659                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        23361     98.61%     98.61% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           76      0.32%     98.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           79      0.33%     99.27% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          124      0.52%     99.79% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           48      0.20%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        23690                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     13472761                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        12101                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     13484862                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000814                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5009.017429                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.947671                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.198455                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  14234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003328                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999579                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000850                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5001.740641                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000814                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.335721                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  14234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001664                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9951.410711                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001665                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008500                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000850                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995153                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001930                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995223                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         24202                       (Unspecified)
system.caches.network.msg_byte.Control         193616                       (Unspecified)
system.caches.network.msg_count.Data            23178                       (Unspecified)
system.caches.network.msg_byte.Data           1668816                       (Unspecified)
system.caches.network.msg_count.Response_Data        24202                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1742544                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        23178                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       185424                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001620                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7919.031000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000810                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3023.954000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000810                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3006.353000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.405000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        12101                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2        96808                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        11589                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       834408                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        12101                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       871272                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        11589                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        92712                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000814                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4009.682270                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000850                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4001.746050                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005309                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6951.413661                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  14234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.405000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        12101                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       871272                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        11589                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        92712                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.405000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        12101                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2        96808                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        11589                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       834408                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.405000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        12101                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2        96808                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        11589                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       834408                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        12101                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       871272                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        11589                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        92712                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001664                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8951.411835                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000866                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2011.011529                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000856                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2001.756447                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  14234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.405000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        12101                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2        96808                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        11589                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       834408                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.405000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        12101                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       871272                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        11589                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        92712                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  14234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  14234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  14234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3716440                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3716862                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      5                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10060                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              9497                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998351                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.723001                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.215410                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     77757      7.79%      7.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96874      9.70%     17.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    168957     16.92%     34.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    149064     14.93%     49.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    112060     11.22%     60.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    127098     12.73%     73.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    156076     15.63%     88.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     69024      6.91%     95.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     41441      4.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998351                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44711     88.40%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4418      8.73%     97.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    12      0.02%     97.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1435      2.84%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                3      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15783      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2907263     78.22%     78.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11452      0.31%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10840      0.29%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2864      0.08%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       474603     12.77%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       270325      7.27%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9726      0.26%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        14006      0.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3716862                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.716862                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50579                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013608                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8400613                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3686722                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3674612                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82042                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    39806                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            38859                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3709918                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41740                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           383                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           4152                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          176                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3716440                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       36                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       482939                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      284662                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            82                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           53                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 28                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                129                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             213                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      342                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3716132                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        484289                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       726                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             768311                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         455663                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       284022                       # Number of stores executed (Count)
system.cpu.numRate                           3.716132                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3713803                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3713471                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2641521                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3971897                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.713471                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665053                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             105                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1649                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2008219                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3706382                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.497954                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.497954                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.008219                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.008219                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5559497                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2944928                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22602                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      24858                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2325040                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1152483                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1684772                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         482939                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        284662                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        16583                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18476                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  456678                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            390049                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               342                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               188841                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  188840                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12908                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7517                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7517                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9593                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               342                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       996926                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.717811                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.901493                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          130341     13.07%     13.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          199337     20.00%     33.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           76717      7.70%     40.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          158784     15.93%     56.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59859      6.00%     62.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           74986      7.52%     70.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           43931      4.41%     74.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           24461      2.45%     77.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          228510     22.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       996926                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2008219                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3706382                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      763931                       # Number of memory references committed (Count)
system.cpu.commit.loads                        480511                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     455339                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38026                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3677343                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12894                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15761      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2901962     78.30%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11452      0.31%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10412      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2864      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       472437     12.75%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       269610      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8074      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13810      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3706382                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        228510                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   331324                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 52472                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    605301                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8871                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    383                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               188830                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3720393                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             311312                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2017072                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      456678                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209265                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        686656                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     766                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    306325                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998351                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.727104                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.508132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   378057     37.87%     37.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49692      4.98%     42.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25514      2.56%     45.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79537      7.97%     53.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22044      2.21%     55.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49452      4.95%     60.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36357      3.64%     64.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33535      3.36%     67.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   324163     32.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998351                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.456678                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.017072                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       89374                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2428                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  28                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1244                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1436                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             480512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.986344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.818965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 478684     99.62%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1000      0.21%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   33      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   56      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   59      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   56      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  139      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  176      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  209      0.04%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   13      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               480512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  484289                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  284022                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        15                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  306325                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    383                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   335851                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    5712                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    609563                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 46842                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3718136                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    78                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    435                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1201                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  41849                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4125656                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9598105                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5562816                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22652                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4113117                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    12536                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     52988                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4484222                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7433375                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2008219                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3706382                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1387.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000320271750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            48                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            48                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2214                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 749                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          810                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         810                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        810                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       810                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     216                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     17                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.16                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    810                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   810                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      589                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           48                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.458333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.333167                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.737672                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      2.08%      2.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  1      2.08%      4.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 5     10.42%     14.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 6     12.50%     27.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                12     25.00%     52.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 6     12.50%     64.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                13     27.08%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 3      6.25%     97.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 1      2.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             48                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           48                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.604167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.577867                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.961815                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                34     70.83%     70.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                13     27.08%     97.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      2.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             48                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    13824                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    51840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 51840                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               51840000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               51840000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000764000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      617755.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        38016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        51008                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 38016000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 51008000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          810                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          810                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     24146750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24427400000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29810.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  30157283.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        51840                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           51840                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        51840                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        51840                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          810                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              810                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          810                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             810                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     51840000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           51840000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     51840000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          51840000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    103680000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         103680000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   594                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  797                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            73                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            54                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            96                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            26                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 13009250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2970000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            24146750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21901.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40651.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  202                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 542                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             34.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            68.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          644                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   137.639752                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   110.277506                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   110.257471                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          311     48.29%     48.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          178     27.64%     75.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           57      8.85%     84.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           33      5.12%     89.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           26      4.04%     93.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           16      2.48%     96.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            9      1.40%     97.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            7      1.09%     98.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            3      0.47%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-703            2      0.31%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::704-767            1      0.16%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-831            1      0.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          644                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  38016                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               51008                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                38.016000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                51.008000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                53.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3612840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1924065                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3805620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3069360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    401039460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     46282560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      539022465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    539.022465                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    116804000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    849656000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1006740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           519915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          435540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1090980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    101827080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    298250880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      482419695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    482.419695                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    774236750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    192223250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 15234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.94                       # Real time elapsed on the host (Second)
hostTickRate                                144082288                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     768592                       # Number of bytes of host memory used (Byte)
simInsts                                     30430304                       # Number of instructions simulated (Count)
simOps                                       56308291                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4384414                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    8112918                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          247775                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.086264                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.711435                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      243405     98.24%     98.24% |        1076      0.43%     98.67% |        1104      0.45%     99.12% |        1497      0.60%     99.72% |         662      0.27%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          15      0.01%     99.99% |          16      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            247775                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     14328430                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.428164                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.297826                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.776973                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     9704808     67.73%     67.73% |     4383944     30.60%     98.33% |      178945      1.25%     99.58% |       49235      0.34%     99.92% |        4065      0.03%     99.95% |        3461      0.02%     99.97% |        1991      0.01%     99.99% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     14328430                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     14438140                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.068873                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009060                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.371876                       (Unspecified)
system.caches.m_latencyHistSeqr          |    14433137     99.97%     99.97% |        3929      0.03%     99.99% |         865      0.01%    100.00% |          74      0.00%    100.00% |          82      0.00%    100.00% |          39      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       14438140                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     14425199                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007999                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005344                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.171566                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    14425189    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     14425199                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        12941                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.924813                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    61.709091                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.440041                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        7948     61.42%     61.42% |        3923     30.31%     91.73% |         862      6.66%     98.39% |          74      0.57%     98.96% |          82      0.63%     99.60% |          38      0.29%     99.89% |          10      0.08%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        12941                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       127983                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014861                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.281641                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      127562     99.67%     99.67% |           0      0.00%     99.67% |         118      0.09%     99.76% |           0      0.00%     99.76% |         116      0.09%     99.85% |           0      0.00%     99.85% |         147      0.11%     99.97% |           0      0.00%     99.97% |          40      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        127983                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       119792                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.162548                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.975131                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      115843     96.70%     96.70% |         958      0.80%     97.50% |         988      0.82%     98.33% |        1350      1.13%     99.45% |         622      0.52%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |          15      0.01%     99.99% |          16      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        119792                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5238443      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       4694926      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        4504771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           12941      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        12429      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        12429      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4799      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3510      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         4632      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5233644      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      4691416      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      4500139      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        12429      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        12429      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         8309      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         4632      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         12941      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         12429      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        12941      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        12429      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        12941      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        12429      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        12941      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        12429      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        12941                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.924813                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    61.709091                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.440041                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        7948     61.42%     61.42% |        3923     30.31%     91.73% |         862      6.66%     98.39% |          74      0.57%     98.96% |          82      0.63%     99.60% |          38      0.29%     99.89% |          10      0.08%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        12941                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       127967                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5238443                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.066487                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003922                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.555423                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5236333     99.96%     99.96% |        1639      0.03%     99.99% |         372      0.01%    100.00% |          40      0.00%    100.00% |          31      0.00%    100.00% |          19      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5238443                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5233644                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000432                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000087                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.080280                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     5233470    100.00%    100.00% |          30      0.00%    100.00% |          29      0.00%    100.00% |          36      0.00%    100.00% |          53      0.00%    100.00% |          26      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5233644                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4799                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    73.103146                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.189132                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.903182                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2689     56.03%     56.03% |        1639     34.15%     90.19% |         372      7.75%     97.94% |          40      0.83%     98.77% |          31      0.65%     99.42% |          19      0.40%     99.81% |           7      0.15%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4799                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      4262107                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.101450                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022369                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.616422                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     4260082     99.95%     99.95% |        1651      0.04%     99.99% |         300      0.01%    100.00% |          25      0.00%    100.00% |          33      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      4262107                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      4257502                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025746                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017776                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.257199                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     4257498    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      4257502                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         4605                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.092508                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.677717                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    37.027242                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2584     56.11%     56.11% |        1649     35.81%     91.92% |         299      6.49%     98.41% |          25      0.54%     98.96% |          33      0.72%     99.67% |          13      0.28%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         4605                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      4694926                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.044516                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.003005                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.933441                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     4694082     99.98%     99.98% |         621      0.01%    100.00% |         187      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      4694926                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      4691416                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000182                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000036                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.053050                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     4691352    100.00%    100.00% |          12      0.00%    100.00% |          11      0.00%    100.00% |          10      0.00%    100.00% |          19      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      4691416                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         3510                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    60.300285                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    52.699277                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.509016                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2666     75.95%     75.95% |         621     17.69%     93.65% |         187      5.33%     98.97% |           9      0.26%     99.23% |          18      0.51%     99.74% |           6      0.17%     99.91% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         3510                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       242664                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019492                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.005580                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.079102                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      242632     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       242664                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       242637                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.010955                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005104                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.622758                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      242629    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       242637                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4799                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    73.103146                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.189132                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.903182                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2689     56.03%     56.03% |        1639     34.15%     90.19% |         372      7.75%     97.94% |          40      0.83%     98.77% |          31      0.65%     99.42% |          19      0.40%     99.81% |           7      0.15%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4799                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         4605                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.092508                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.677717                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    37.027242                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2584     56.11%     56.11% |        1649     35.81%     91.92% |         299      6.49%     98.41% |          25      0.54%     98.96% |          33      0.72%     99.67% |          13      0.28%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         4605                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3510                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    60.300285                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    52.699277                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.509016                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2666     75.95%     75.95% |         621     17.69%     93.65% |         187      5.33%     98.97% |           9      0.26%     99.23% |          18      0.51%     99.74% |           6      0.17%     99.91% |           2      0.06%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3510                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        25370                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.066535                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.625061                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        25030     98.66%     98.66% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           78      0.31%     98.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           80      0.32%     99.28% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          131      0.52%     99.80% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           49      0.19%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        25370                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     14425199                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        12941                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     14438140                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000816                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5010.214382                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.948094                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.262620                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  15234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003330                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999606                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000849                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.556090                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000816                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.379323                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  15234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001665                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9945.263039                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001666                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007942                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000849                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995471                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001929                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995537                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         25882                       (Unspecified)
system.caches.network.msg_byte.Control         207056                       (Unspecified)
system.caches.network.msg_count.Data            24858                       (Unspecified)
system.caches.network.msg_byte.Data           1789776                       (Unspecified)
system.caches.network.msg_count.Response_Data        25882                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1863504                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        24858                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       198864                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001680                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7857.742996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000840                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3027.253000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000840                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3014.164000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.420000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        12941                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       103528                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        12429                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       894888                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        12941                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       931752                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        12429                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3        99432                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000816                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4010.835584                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000849                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.561144                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005286                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6945.265008                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  15234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        12941                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       931752                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        12429                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3        99432                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        12941                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       103528                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        12429                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       894888                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.420000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        12941                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       103528                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        12429                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       894888                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        12941                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       931752                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        12429                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3        99432                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001665                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8945.263826                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000866                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2012.077593                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000855                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.570858                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  15234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        12941                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       103528                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        12429                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       894888                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.420000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        12941                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       931752                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        12429                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3        99432                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  15234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  15234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  15234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3729525                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3729632                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     29                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 5989                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              8668                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998639                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.734715                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.213145                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     77370      7.75%      7.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     96153      9.63%     17.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166916     16.71%     34.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    148914     14.91%     49.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    113896     11.41%     60.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    126902     12.71%     73.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    157342     15.76%     88.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70409      7.05%     95.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40737      4.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998639                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44463     88.05%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4576      9.06%     97.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    18      0.04%     97.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1438      2.85%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15849      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2917268     78.22%     78.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11504      0.31%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11034      0.30%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2877      0.08%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       475910     12.76%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       271380      7.28%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9841      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13969      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3729632                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.729632                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50497                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013539                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8425793                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3695288                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3688017                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82638                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    40249                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39149                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3722241                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42039                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           320                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2845                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          234                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3729525                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      244                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       484352                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      285837                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            90                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           98                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 24                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 85                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             203                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      288                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3729507                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        485726                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       127                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             771051                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         457472                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       285325                       # Number of stores executed (Count)
system.cpu.numRate                           3.729507                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3727514                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3727166                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2652883                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3989156                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.727166                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665024                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1361                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2017650                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3723534                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.495626                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.495626                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.017650                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.017650                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5580166                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2955186                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22597                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25188                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2334085                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1156375                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1690674                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         484352                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        285837                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15547                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18267                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  458482                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            391690                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               288                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               189422                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  189422                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12953                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7490                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7490                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            5628                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               288                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997738                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.731976                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.893829                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          125679     12.60%     12.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          200290     20.07%     32.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           78913      7.91%     40.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          159960     16.03%     56.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59331      5.95%     62.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           75504      7.57%     70.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           44980      4.51%     74.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23834      2.39%     77.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229247     22.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997738                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2017650                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3723534                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      767823                       # Number of memory references committed (Count)
system.cpu.commit.loads                        482934                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     457363                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38513                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3694209                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12946                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15824      0.42%      0.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2914883     78.28%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11504      0.31%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10624      0.29%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2876      0.08%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       474744     12.75%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       270943      7.28%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8190      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13946      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3723534                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229247                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   332513                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 49303                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    608373                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8130                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    320                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               189409                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3733202                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             310944                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2024028                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      458482                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209865                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        687375                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     640                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    306936                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   286                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998639                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.739691                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.507470                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   376134     37.66%     37.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49798      4.99%     42.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25592      2.56%     45.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79843      8.00%     53.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22150      2.22%     55.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49707      4.98%     60.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36465      3.65%     64.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33435      3.35%     67.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   325515     32.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998639                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.458482                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.024028                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       90952                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1419                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  24                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    949                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1442                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             482934                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.969134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.280159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 481124     99.63%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  970      0.20%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   36      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   69      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   60      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   54      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  250      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  124      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  181      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               482934                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  485726                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  285325                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        18                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  306936                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    320                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   337019                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4164                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    611923                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 45213                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3732924                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    81                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    445                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1128                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  40061                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4141988                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9637114                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5585700                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22823                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4131883                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    10113                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     55328                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4497523                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7459221                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2017650                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3723534                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1425.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000315506500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            49                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            49                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2272                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 768                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          840                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         840                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        840                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       840                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     233                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     22                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    840                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   840                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      605                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.346939                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.183110                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.995318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  5     10.20%     10.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 7     14.29%     24.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 4      8.16%     32.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 7     14.29%     46.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                11     22.45%     69.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 8     16.33%     85.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 5     10.20%     95.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 2      4.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.632653                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.605736                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.972408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                34     69.39%     69.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                14     28.57%     97.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      2.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    14912                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    53760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 53760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               53760000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53760000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000034000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      595258.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        38848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        52160                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 38848000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 52160000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          840                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          840                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     21978500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  23851772000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     26164.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  28394966.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        53760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           53760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        53760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        53760                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          840                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              840                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          840                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             840                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     53760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           53760000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     53760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          53760000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    107520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         107520000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   607                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  815                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            60                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            46                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           45                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            87                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            77                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            98                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            72                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           95                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10597250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3035000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            21978500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17458.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36208.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  229                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 549                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             37.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            67.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          649                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   141.016949                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   114.955157                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   104.425418                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          285     43.91%     43.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          180     27.73%     71.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           92     14.18%     85.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           26      4.01%     89.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           28      4.31%     94.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           19      2.93%     97.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511           11      1.69%     98.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            3      0.46%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            3      0.46%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-703            1      0.15%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::832-895            1      0.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          649                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  38848                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               52160                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                38.848000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                52.160000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                54.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3120180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1662210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         2834580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3231180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    346552590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     92166240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      528240900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    528.240900                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    236462500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    730257500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1477980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           800745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1499400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1023120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    237314370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    184156320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      504945855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    504.945855                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    476538250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    490181750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 16234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.22                       # Real time elapsed on the host (Second)
hostTickRate                                138537475                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     768592                       # Number of bytes of host memory used (Byte)
simInsts                                     32446933                       # Number of instructions simulated (Count)
simOps                                       60030060                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4495055                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    8316291                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          274835                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.084145                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.702691                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      270114     98.28%     98.28% |        1154      0.42%     98.70% |        1185      0.43%     99.13% |        1638      0.60%     99.73% |         711      0.26%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          16      0.01%     99.99% |          17      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            274835                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     15274381                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.427765                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.297789                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.773647                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    10344383     67.72%     67.72% |     4675284     30.61%     98.33% |      191045      1.25%     99.58% |       52159      0.34%     99.92% |        4077      0.03%     99.95% |        3461      0.02%     99.97% |        1991      0.01%     99.99% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     15274381                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     15391312                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.068474                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009055                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.355380                       (Unspecified)
system.caches.m_latencyHistSeqr          |    15385921     99.96%     99.96% |        4267      0.03%     99.99% |         906      0.01%    100.00% |          79      0.00%    100.00% |          86      0.00%    100.00% |          39      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       15391312                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     15377526                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008018                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005347                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.170128                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    15377516    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     15377526                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        13786                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.503554                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    61.293322                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.125977                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        8405     60.97%     60.97% |        4261     30.91%     91.88% |         903      6.55%     98.43% |          79      0.57%     99.00% |          86      0.62%     99.62% |          38      0.28%     99.90% |          10      0.07%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        13786                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       141769                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014686                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.280237                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      141309     99.68%     99.68% |           0      0.00%     99.68% |         128      0.09%     99.77% |           0      0.00%     99.77% |         128      0.09%     99.86% |           0      0.00%     99.86% |         159      0.11%     99.97% |           0      0.00%     99.97% |          45      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        141769                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       133066                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.158147                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.962062                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      128805     96.80%     96.80% |        1026      0.77%     97.57% |        1057      0.79%     98.36% |        1479      1.11%     99.47% |         666      0.50%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          16      0.01%     99.99% |          17      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        133066                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5585427      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5002006      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        4803879      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           13786      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        13274      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        13274      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          4997      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3666      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5123      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5580430      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      4998340      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      4798756      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        13274      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        13274      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         8663      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5123      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         13786      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         13274      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        13786      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        13274      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        13786      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        13274      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        13786      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        13274      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        13786                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.503554                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    61.293322                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.125977                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        8405     60.97%     60.97% |        4261     30.91%     91.88% |         903      6.55%     98.43% |          79      0.57%     99.00% |          86      0.62%     99.62% |          38      0.28%     99.90% |          10      0.07%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        13786                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       141752                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5585427                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.064549                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003833                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.507289                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5583210     99.96%     99.96% |        1734      0.03%     99.99% |         384      0.01%    100.00% |          40      0.00%    100.00% |          31      0.00%    100.00% |          19      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5585427                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5580430                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000470                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000095                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.083708                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     5580229    100.00%    100.00% |          34      0.00%    100.00% |          33      0.00%    100.00% |          43      0.00%    100.00% |          59      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5580430                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         4997                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    72.624975                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.718566                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.518347                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2780     55.63%     55.63% |        1734     34.70%     90.33% |         384      7.68%     98.02% |          40      0.80%     98.82% |          31      0.62%     99.44% |          19      0.38%     99.82% |           7      0.14%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         4997                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      4545367                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.104207                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022505                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.660889                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     4543071     99.95%     99.95% |        1885      0.04%     99.99% |         328      0.01%    100.00% |          30      0.00%    100.00% |          37      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      4545367                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      4540271                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025696                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017740                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.253729                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     4540267    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      4540271                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5096                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.053768                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.642615                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.874919                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2804     55.02%     55.02% |        1883     36.95%     91.97% |         327      6.42%     98.39% |          30      0.59%     98.98% |          37      0.73%     99.71% |          13      0.26%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5096                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5002006                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.042908                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002935                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.886323                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5001152     99.98%     99.98% |         630      0.01%    100.00% |         188      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5002006                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      4998340                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000199                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000040                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.055544                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     4998266    100.00%    100.00% |          14      0.00%    100.00% |          12      0.00%    100.00% |          11      0.00%    100.00% |          23      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      4998340                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         3666                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    59.272777                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    51.686813                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.182770                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2812     76.70%     76.70% |         630     17.18%     93.89% |         188      5.13%     99.02% |           9      0.25%     99.26% |          18      0.49%     99.75% |           6      0.16%     99.92% |           2      0.05%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         3666                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       258512                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019666                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006032                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.049399                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      258480     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       258512                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       258485                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.011653                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.005585                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.610098                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      258477    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       258485                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         4997                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    72.624975                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.718566                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.518347                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2780     55.63%     55.63% |        1734     34.70%     90.33% |         384      7.68%     98.02% |          40      0.80%     98.82% |          31      0.62%     99.44% |          19      0.38%     99.82% |           7      0.14%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         4997                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5096                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.053768                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.642615                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.874919                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2804     55.02%     55.02% |        1883     36.95%     91.97% |         327      6.42%     98.39% |          30      0.59%     98.98% |          37      0.73%     99.71% |          13      0.26%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5096                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3666                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    59.272777                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    51.686813                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.182770                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2812     76.70%     76.70% |         630     17.18%     93.89% |         188      5.13%     99.02% |           9      0.25%     99.26% |          18      0.49%     99.75% |           6      0.16%     99.92% |           2      0.05%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3666                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        27060                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.064745                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.616566                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        26709     98.70%     98.70% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           78      0.29%     98.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           81      0.30%     99.29% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          141      0.52%     99.81% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           49      0.18%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        27060                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     15377526                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        13786                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     15391312                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000818                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5010.584300                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.948458                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.303543                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  16234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003334                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999630                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000849                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.416386                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000818                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.417554                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  16234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001667                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9942.937627                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001667                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007453                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000849                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995750                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001930                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995812                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         27572                       (Unspecified)
system.caches.network.msg_byte.Control         220576                       (Unspecified)
system.caches.network.msg_count.Data            26548                       (Unspecified)
system.caches.network.msg_byte.Data           1911456                       (Unspecified)
system.caches.network.msg_count.Response_Data        27572                       (Unspecified)
system.caches.network.msg_byte.Response_Data      1985184                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        26548                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       212384                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001690                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7907.518000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000845                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3016.220000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000845                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.288000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.422500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        13786                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       110288                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        13274                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2       955728                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        13786                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4       992592                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        13274                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       106192                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000818                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4011.167239                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000849                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.421129                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005271                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6942.940214                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  16234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.422500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        13786                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4       992592                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        13274                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       106192                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.422500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        13786                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       110288                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        13274                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2       955728                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.422500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        13786                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       110288                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        13274                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2       955728                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        13786                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4       992592                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        13274                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       106192                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001667                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8942.938612                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000866                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2012.332746                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000855                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.430245                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  16234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.422500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        13786                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       110288                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        13274                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2       955728                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.422500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        13786                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4       992592                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        13274                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       106192                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  16234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  16234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  16234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3728488                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3728379                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     10                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 6707                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             10206                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998614                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.733554                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.217979                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     77611      7.77%      7.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     97252      9.74%     17.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166624     16.69%     34.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    148880     14.91%     49.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    111004     11.12%     60.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    129985     13.02%     73.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    155166     15.54%     88.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70434      7.05%     95.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     41658      4.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998614                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   43526     87.77%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4608      9.29%     97.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    15      0.03%     97.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1438      2.90%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                3      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15841      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2916339     78.22%     78.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11500      0.31%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11044      0.30%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2875      0.08%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       475802     12.76%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       271207      7.27%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9844      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13927      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3728379                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.728379                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49590                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013301                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8422398                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3694833                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3686639                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82575                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    40387                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39121                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3720120                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42008                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           379                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3115                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          352                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3728488                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      279                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       484248                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      285689                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            92                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          203                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 26                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 96                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             248                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      344                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3728262                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        485606                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       118                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             770727                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         457293                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       285121                       # Number of stores executed (Count)
system.cpu.numRate                           3.728262                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3726163                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3725760                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2652189                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3986988                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.725760                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665211                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              86                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1386                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2016629                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3721769                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.495877                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.495877                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.016629                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.016629                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5577933                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2954210                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22554                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25198                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2333131                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1156088                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1690050                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         484248                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        285689                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        16603                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        19209                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  458470                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            391593                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               344                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               189462                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  189460                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999989                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12954                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7540                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7540                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            6301                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               344                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       997582                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.730790                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.893414                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          126098     12.64%     12.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          200207     20.07%     32.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           77728      7.79%     40.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          160840     16.12%     56.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59306      5.94%     62.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           75432      7.56%     70.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           45851      4.60%     74.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           22864      2.29%     77.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          229256     22.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       997582                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2016629                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3721769                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      767303                       # Number of memory references committed (Count)
system.cpu.commit.loads                        482621                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     457181                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      38381                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3692510                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12945                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15824      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2913709     78.29%     78.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11500      0.31%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10558      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2875      0.08%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       474464     12.75%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       270768      7.28%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8157      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3721769                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        229256                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   333079                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 48551                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    608620                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7985                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    379                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               189449                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3732735                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             311254                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2023686                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      458470                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209954                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        686981                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     758                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    307084                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   345                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998614                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.739297                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.507277                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   376109     37.66%     37.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49811      4.99%     42.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25593      2.56%     45.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79942      8.01%     53.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22152      2.22%     55.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49656      4.97%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36506      3.66%     64.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33393      3.34%     67.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   325452     32.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998614                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.458470                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.023686                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       90802                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1622                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  26                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1005                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1441                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             482620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.972057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.317860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 480774     99.62%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  991      0.21%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   47      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   75      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   56      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   50      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  257      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  120      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  167      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              322                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               482620                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  485606                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  285121                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        14                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  307084                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    379                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   337455                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4627                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    612149                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 44004                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3732501                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    87                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    494                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1332                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  38690                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4141723                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9635676                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5584871                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22815                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4130032                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    11671                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     53714                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4496253                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7457193                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2016629                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3721769                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1439.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000269707000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            49                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            49                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2288                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 765                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          845                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         845                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        845                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       845                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     230                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     21                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.09                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    845                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   845                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      609                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.408163                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.293348                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.657287                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      2.04%      2.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  1      2.04%      4.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 5     10.20%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 6     12.24%     26.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                10     20.41%     46.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                15     30.61%     77.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 5     10.20%     87.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 6     12.24%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             49                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.612245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.587423                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.931315                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                34     69.39%     69.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                15     30.61%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             49                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    14720                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    54080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 54080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               54080000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               54080000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      999690000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      591532.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        39360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        52096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 39360000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 52096000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          845                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          845                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     22167500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  23289655500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     26233.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  27561722.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        54080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           54080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        54080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        54080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     54080000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           54080000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     54080000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          54080000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    108160000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         108160000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   615                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  814                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           79                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            78                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            59                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            86                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           89                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           95                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 10636250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3075000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            22167500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17294.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            36044.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  240                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 549                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             39.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            67.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   142.876755                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   116.113209                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   106.022339                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          278     43.37%     43.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          182     28.39%     71.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           75     11.70%     83.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           41      6.40%     89.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           29      4.52%     94.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           19      2.96%     97.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            7      1.09%     98.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            3      0.47%     98.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            5      0.78%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::704-767            1      0.16%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-831            1      0.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  39360                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               52096                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                39.360000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                52.096000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1535100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           815925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          585480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1806120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    182096760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    230655360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      496783305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    496.783305                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    597667000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    368793000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3034500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1616670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3805620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2442960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    399969570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     47183520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      537341400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    537.341400                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    119233000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    847227000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 17234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.23                       # Real time elapsed on the host (Second)
hostTickRate                                138320175                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     768592                       # Number of bytes of host memory used (Byte)
simInsts                                     34451295                       # Number of instructions simulated (Count)
simOps                                       63729376                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  4765252                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    8814944                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          303627                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.082028                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.693781                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      298549     98.33%     98.33% |        1232      0.41%     98.73% |        1270      0.42%     99.15% |        1781      0.59%     99.74% |         760      0.25%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          17      0.01%     99.99% |          18      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            303627                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     16218569                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.427654                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.297948                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.770782                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    10980139     67.70%     67.70% |     4969132     30.64%     98.34% |      202663      1.25%     99.59% |       55124      0.34%     99.93% |        4078      0.03%     99.95% |        3461      0.02%     99.98% |        1991      0.01%     99.99% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     16218569                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     16342534                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.068235                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009046                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.346592                       (Unspecified)
system.caches.m_latencyHistSeqr          |    16336740     99.96%     99.96% |        4615      0.03%     99.99% |         947      0.01%    100.00% |          87      0.00%    100.00% |          91      0.00%    100.00% |          40      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       16342534                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     16327882                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008002                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005339                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.167364                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    16327872    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     16327882                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        14652                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.190281                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    60.927996                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.016398                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        8868     60.52%     60.52% |        4609     31.46%     91.98% |         944      6.44%     98.42% |          87      0.59%     99.02% |          91      0.62%     99.64% |          39      0.27%     99.90% |          10      0.07%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        14652                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       156421                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014512                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.278669                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      155920     99.68%     99.68% |           0      0.00%     99.68% |         138      0.09%     99.77% |           0      0.00%     99.77% |         142      0.09%     99.86% |           0      0.00%     99.86% |         171      0.11%     99.97% |           0      0.00%     99.97% |          50      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        156421                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       147206                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.153771                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.948836                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      142629     96.89%     96.89% |        1094      0.74%     97.63% |        1128      0.77%     98.40% |        1610      1.09%     99.49% |         710      0.48%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          17      0.01%     99.99% |          18      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        147206                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5932786      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5308689      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5101059      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           14652      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        14140      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        14140      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          5206      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3847      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         5599      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       5927580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      5304842      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5095460      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        14140      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        14140      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         9053      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         5599      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         14652      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         14140      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        14652      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        14140      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        14652      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        14140      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        14652      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        14140      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        14652                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.190281                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    60.927996                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.016398                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        8868     60.52%     60.52% |        4609     31.46%     91.98% |         944      6.44%     98.42% |          87      0.59%     99.02% |          91      0.62%     99.64% |          39      0.27%     99.90% |          10      0.07%     99.97% |           4      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        14652                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       156403                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5932786                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.063075                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003757                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.475364                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5930456     99.96%     99.96% |        1832      0.03%     99.99% |         396      0.01%    100.00% |          41      0.00%    100.00% |          32      0.00%    100.00% |          20      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5932786                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      5927580                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000468                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000096                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.083210                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     5927365    100.00%    100.00% |          38      0.00%    100.00% |          38      0.00%    100.00% |          46      0.00%    100.00% |          59      0.00%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      5927580                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         5206                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    72.347676                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.368043                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.466875                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2876     55.24%     55.24% |        1832     35.19%     90.43% |         396      7.61%     98.04% |          41      0.79%     98.83% |          32      0.61%     99.44% |          20      0.38%     99.83% |           7      0.13%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         5206                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      4826789                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.106567                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022593                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.701885                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     4824216     99.95%     99.95% |        2125      0.04%     99.99% |         354      0.01%    100.00% |          37      0.00%    100.00% |          41      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      4826789                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      4821217                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025603                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017685                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.249198                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     4821213    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      4821217                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         5572                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.161163                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.728977                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.837935                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3003     53.89%     53.89% |        2123     38.10%     92.00% |         353      6.34%     98.33% |          37      0.66%     98.99% |          41      0.74%     99.73% |          13      0.23%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         5572                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5308689                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.041651                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002889                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.846628                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5307822     99.98%     99.98% |         640      0.01%    100.00% |         191      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5308689                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      5304842                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000205                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000041                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.056164                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     5304761    100.00%    100.00% |          16      0.00%    100.00% |          12      0.00%    100.00% |          14      0.00%    100.00% |          23      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      5304842                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         3847                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    58.194177                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    50.625873                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.854148                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        2980     77.46%     77.46% |         640     16.64%     94.10% |         191      4.96%     99.06% |           9      0.23%     99.30% |          18      0.47%     99.77% |           6      0.16%     99.92% |           2      0.05%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         3847                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       274270                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019802                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006447                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.022039                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      274238     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       274270                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       274243                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.012248                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006026                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.597859                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      274235    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       274243                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         5206                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    72.347676                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.368043                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.466875                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2876     55.24%     55.24% |        1832     35.19%     90.43% |         396      7.61%     98.04% |          41      0.79%     98.83% |          32      0.61%     99.44% |          20      0.38%     99.83% |           7      0.13%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         5206                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         5572                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.161163                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.728977                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.837935                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3003     53.89%     53.89% |        2123     38.10%     92.00% |         353      6.34%     98.33% |          37      0.66%     98.99% |          41      0.74%     99.73% |          13      0.23%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         5572                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         3847                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    58.194177                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    50.625873                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.854148                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2980     77.46%     77.46% |         640     16.64%     94.10% |         191      4.96%     99.06% |           9      0.23%     99.30% |          18      0.47%     99.77% |           6      0.16%     99.92% |           2      0.05%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         3847                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        28792                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.061823                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.601769                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        28435     98.76%     98.76% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           78      0.27%     99.03% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           85      0.30%     99.33% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          143      0.50%     99.82% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           49      0.17%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        28792                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     16327882                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        14652                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     16342534                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000820                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5010.593218                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.948647                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.290862                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  17234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003341                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999652                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000850                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.840849                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000820                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.451349                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  17234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001671                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9940.580757                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001671                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007021                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000850                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995997                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001933                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996055                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         29304                       (Unspecified)
system.caches.network.msg_byte.Control         234432                       (Unspecified)
system.caches.network.msg_count.Data            28280                       (Unspecified)
system.caches.network.msg_byte.Data           2036160                       (Unspecified)
system.caches.network.msg_count.Response_Data        29304                       (Unspecified)
system.caches.network.msg_byte.Response_Data      2109888                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        28280                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       226240                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001732                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7902.317000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000866                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3010.738000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000866                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3009.732000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.433000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        14652                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       117216                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        14140                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1018080                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        14652                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1054944                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        14140                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       113120                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000820                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4011.142334                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000850                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.845317                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005265                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6940.583194                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  17234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.433000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        14652                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1054944                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        14140                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       113120                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.433000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        14652                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       117216                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        14140                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1018080                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.433000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        14652                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       117216                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        14140                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1018080                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        14652                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1054944                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        14140                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       113120                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001671                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8940.581685                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000867                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2012.240217                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000856                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.853904                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  17234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.433000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        14652                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       117216                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        14140                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1018080                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.433000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        14652                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1054944                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        14140                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       113120                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  17234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  17234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  17234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3712092                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3711719                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     11                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12770                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14828                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998237                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.718274                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.223882                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     80060      8.02%      8.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     97356      9.75%     17.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    167019     16.73%     34.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    148726     14.90%     49.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    110420     11.06%     60.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    128612     12.88%     73.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    154745     15.50%     88.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     69455      6.96%     95.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     41844      4.19%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998237                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   43792     87.90%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4579      9.19%     97.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    16      0.03%     97.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1432      2.87%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15755      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2902489     78.20%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11432      0.31%     78.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        11136      0.30%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2859      0.08%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       474274     12.78%     92.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       269955      7.27%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9871      0.27%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13948      0.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3711719                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.711719                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49820                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013422                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8388721                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3683806                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3668573                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     82783                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    41080                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            39235                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3703676                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        42108                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           600                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           4199                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          507                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3712092                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      291                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       482743                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      284587                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           102                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          347                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 25                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                181                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             382                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      563                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3711119                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        484096                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       598                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             767756                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         454816                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       283660                       # Number of stores executed (Count)
system.cpu.numRate                           3.711119                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3708483                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3707808                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2638202                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3966279                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.707808                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665158                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             118                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1763                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2004362                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3699316                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.498912                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.498912                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.004362                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.004362                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5551405                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2940393                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22528                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      25292                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2320984                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1151102                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1682616                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         482743                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        284587                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        17047                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        19014                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  456495                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            389557                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               563                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               188822                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  188821                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999995                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12883                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7721                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7721                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12308                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               563                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       996326                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.712957                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.901567                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          131076     13.16%     13.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          199067     19.98%     33.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           76419      7.67%     40.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          159179     15.98%     56.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59331      5.95%     62.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           74816      7.51%     70.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           44992      4.52%     74.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23050      2.31%     77.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          228396     22.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       996326                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2004362                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3699316                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      762385                       # Number of memory references committed (Count)
system.cpu.commit.loads                        479550                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     454495                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      37902                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3670357                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12869                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15731      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2896542     78.30%     78.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11432      0.31%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10368      0.28%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2858      0.08%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       471504     12.75%     92.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       269065      7.27%     99.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         8046      0.22%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13770      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3699316                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        228396                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   332255                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 51189                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    605705                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  8488                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    600                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               188807                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3718528                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             311613                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2016627                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      456495                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209425                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        686024                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1200                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    306690                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   337                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998237                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.726558                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.507236                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   377870     37.85%     37.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49656      4.97%     42.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25465      2.55%     45.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    79989      8.01%     53.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    21986      2.20%     55.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49385      4.95%     60.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36532      3.66%     64.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33458      3.35%     67.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   323896     32.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998237                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.456495                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.016627                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       89787                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3195                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  25                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1750                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1435                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             479548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.983418                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.608710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 477694     99.61%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  977      0.20%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   24      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   85      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   67      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   74      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  195      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  160      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  164      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   20      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 11      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               479548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  484096                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  283660                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        16                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  306690                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    600                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   336758                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    6125                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    609607                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 45147                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3716672                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    92                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    502                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1888                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  39354                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4124109                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9593520                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5560677                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22776                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4105356                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18755                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     53238                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4479372                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7425160                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2004362                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3699316                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1457.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000319214750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            51                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            51                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2308                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 797                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          866                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         866                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        866                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       866                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     249                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    866                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   866                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      613                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      52                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      52                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      51                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.196078                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      11.978482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       2.245169                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      1.96%      1.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      1.96%      3.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  6     11.76%     15.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 5      9.80%     25.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 7     13.73%     39.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 6     11.76%     50.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 5      9.80%     60.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                12     23.53%     84.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 7     13.73%     98.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 1      1.96%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             51                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.627451                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.598240                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.019035                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                36     70.59%     70.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                14     27.45%     98.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      1.96%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             51                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    15936                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    55424                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 55424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               55424000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               55424000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000745000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      577797.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        39488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        54272                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 39488000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 54272000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          866                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          866                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     23895000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24641811250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27592.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  28454747.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        55424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           55424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        55424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        55424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          866                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              866                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          866                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             866                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     55424000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           55424000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     55424000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          55424000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    110848000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         110848000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   617                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  848                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            26                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            73                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            30                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            69                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            41                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           62                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           59                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           93                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          109                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 12326250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3085000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            23895000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19977.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            38727.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  233                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 549                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             37.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            64.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          682                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   137.290323                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   110.441059                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   107.312111                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          331     48.53%     48.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          175     25.66%     74.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           77     11.29%     85.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           31      4.55%     90.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           29      4.25%     94.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           15      2.20%     96.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511           10      1.47%     97.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            8      1.17%     99.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            4      0.59%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::704-767            2      0.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          682                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  39488                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               54272                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                39.488000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                54.272000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                53.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1406580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           743820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          828240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1398960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    189879540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    224101440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      497032500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    497.032500                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    580500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    386220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3470040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1844370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         3577140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3027600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    392582940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     53403840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      536579850                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    536.579850                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    135074500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    831645500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 18234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.23                       # Real time elapsed on the host (Second)
hostTickRate                                138392472                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769616                       # Number of bytes of host memory used (Byte)
simInsts                                     36453092                       # Number of instructions simulated (Count)
simOps                                       67424357                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  5044759                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    9330876                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          334037                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.079985                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.685072                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      328596     98.37%     98.37% |        1311      0.39%     98.76% |        1355      0.41%     99.17% |        1929      0.58%     99.75% |         809      0.24%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          18      0.01%     99.99% |          19      0.01%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            334037                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     17162674                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.427650                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.298174                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.768222                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    11614289     67.67%     67.67% |     5264550     30.67%     98.35% |      214284      1.25%     99.59% |       58039      0.34%     99.93% |        4079      0.02%     99.96% |        3461      0.02%     99.98% |        1991      0.01%     99.99% |        1114      0.01%     99.99% |         867      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     17162674                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     17293646                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.068013                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.009026                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.348284                       (Unspecified)
system.caches.m_latencyHistSeqr          |    17287446     99.96%     99.96% |        4961      0.03%     99.99% |         980      0.01%    100.00% |         101      0.00%    100.00% |          99      0.00%    100.00% |          44      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       17293646                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     17278185                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.007999                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005333                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.165517                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    17278175    100.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     17278185                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        15461                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.136084                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    60.729291                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.440333                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |        9271     59.96%     59.96% |        4955     32.05%     92.01% |         977      6.32%     98.33% |         101      0.65%     98.98% |          99      0.64%     99.62% |          43      0.28%     99.90% |          10      0.06%     99.97% |           5      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        15461                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       171882                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.014301                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.276712                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      171340     99.68%     99.68% |           0      0.00%     99.68% |         148      0.09%     99.77% |           0      0.00%     99.77% |         156      0.09%     99.86% |           0      0.00%     99.86% |         183      0.11%     99.97% |           0      0.00%     99.97% |          55      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        171882                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       162155                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.149610                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.936066                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      157256     96.98%     96.98% |        1163      0.72%     97.70% |        1199      0.74%     98.44% |        1746      1.08%     99.51% |         754      0.46%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          18      0.01%     99.99% |          19      0.01%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        162155                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6280122      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5615934      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5397590      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           15461      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        14949      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        14949      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load          5390      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4014      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         6057      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6274732      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      5611920      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5391533      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        14949      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        14949      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data         9404      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         6057      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         15461      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         14949      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        15461      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        14949      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        15461      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        14949      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        15461      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        14949      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        15461                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.136084                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    60.729291                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.440333                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |        9271     59.96%     59.96% |        4955     32.05%     92.01% |         977      6.32%     98.33% |         101      0.65%     98.98% |          99      0.64%     99.62% |          43      0.28%     99.90% |          10      0.06%     99.97% |           5      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        15461                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       171863                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6280122                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.061592                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.003679                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     2.442297                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6277680     99.96%     99.96% |        1933      0.03%     99.99% |         403      0.01%    100.00% |          43      0.00%    100.00% |          34      0.00%    100.00% |          20      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6280122                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      6274732                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000495                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000101                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.085393                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     6274492    100.00%    100.00% |          42      0.00%    100.00% |          41      0.00%    100.00% |          51      0.00%    100.00% |          71      0.00%    100.00% |          35      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      6274732                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples         5390                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    72.187570                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.180086                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    43.341308                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        2948     54.69%     54.69% |        1933     35.86%     90.56% |         403      7.48%     98.03% |          43      0.80%     98.83% |          34      0.63%     99.46% |          20      0.37%     99.83% |           7      0.13%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total         5390                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5107572                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.108957                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022663                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.771043                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5104717     99.94%     99.94% |        2361      0.05%     99.99% |         377      0.01%    100.00% |          49      0.00%    100.00% |          47      0.00%    100.00% |          18      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5107572                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5101542                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025531                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.245386                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5101538    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5101542                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         6030                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.689718                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.950993                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.285972                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3179     52.72%     52.72% |        2359     39.12%     91.84% |         376      6.24%     98.08% |          49      0.81%     98.89% |          47      0.78%     99.67% |          17      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         6030                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5615934                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.040439                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002837                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.809241                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5615055     99.98%     99.98% |         649      0.01%    100.00% |         194      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5615934                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      5611920                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000203                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000040                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.056235                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     5611836    100.00%    100.00% |          16      0.00%    100.00% |          12      0.00%    100.00% |          14      0.00%    100.00% |          25      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      5611920                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4014                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    57.292725                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    49.763211                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.537353                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3135     78.10%     78.10% |         649     16.17%     94.27% |         194      4.83%     99.10% |           9      0.22%     99.33% |          18      0.45%     99.78% |           6      0.15%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4014                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       290018                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019957                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006775                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.998004                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      289986     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       290018                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       289991                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.012814                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006376                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.588387                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      289983    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       289991                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples         5390                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    72.187570                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.180086                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    43.341308                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        2948     54.69%     54.69% |        1933     35.86%     90.56% |         403      7.48%     98.03% |          43      0.80%     98.83% |          34      0.63%     99.46% |          20      0.37%     99.83% |           7      0.13%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total         5390                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         6030                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.689718                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.950993                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.285972                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3179     52.72%     52.72% |        2359     39.12%     91.84% |         376      6.24%     98.08% |          49      0.81%     98.89% |          47      0.78%     99.67% |          17      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         6030                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4014                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    57.292725                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    49.763211                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.537353                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3135     78.10%     78.10% |         649     16.17%     94.27% |         194      4.83%     99.10% |           9      0.22%     99.33% |          18      0.45%     99.78% |           6      0.15%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4014                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        30410                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.059586                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.590742                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1        30047     98.81%     98.81% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           79      0.26%     99.07% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5           85      0.28%     99.35% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          148      0.49%     99.83% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           49      0.16%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        30410                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     17278185                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        15461                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     17293646                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000820                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5011.561345                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.948824                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.349055                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  18234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003335                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999671                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000848                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.685058                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000820                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.481436                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  18234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001668                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9938.075586                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001668                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.006636                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000848                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996216                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001929                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996271                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         30922                       (Unspecified)
system.caches.network.msg_byte.Control         247376                       (Unspecified)
system.caches.network.msg_count.Data            29898                       (Unspecified)
system.caches.network.msg_byte.Data           2152656                       (Unspecified)
system.caches.network.msg_count.Response_Data        30922                       (Unspecified)
system.caches.network.msg_byte.Response_Data      2226384                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        29898                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       239184                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001618                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7894.899000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000809                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3028.247000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000809                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.404500                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        15461                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       123688                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        14949                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1076328                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        15461                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1113192                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        14949                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       119592                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000820                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4012.080347                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000848                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.689280                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005240                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6938.077890                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  18234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.404500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        15461                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1113192                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        14949                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       119592                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.404500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        15461                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       123688                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        14949                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1076328                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.404500                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        15461                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       123688                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        14949                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1076328                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        15461                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1113192                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        14949                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       119592                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001668                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8938.076464                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000864                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2013.118023                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000853                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.697397                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  18234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.404500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        15461                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       123688                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        14949                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1076328                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.404500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        15461                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1113192                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        14949                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       119592                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  18234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  18234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  18234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3708937                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        3708313                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      7                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                13988                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             16949                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998494                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.713906                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.220759                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     80583      8.07%      8.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     97221      9.74%     17.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    166207     16.65%     34.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    149099     14.93%     49.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    112810     11.30%     60.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    126199     12.64%     73.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    156301     15.65%     88.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     69252      6.94%     95.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40822      4.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998494                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   44651     88.24%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     88.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4507      8.91%     97.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    14      0.03%     97.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1429      2.82%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                3      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15737      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2900653     78.22%     78.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        11424      0.31%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10916      0.29%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2859      0.08%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       473710     12.77%     92.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       269465      7.27%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         9745      0.26%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        13804      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        3708313                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.708313                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50604                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013646                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8383928                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3682262                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         3665320                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     81802                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    40682                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            38752                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3701563                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        41617                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           715                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           4083                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          293                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3708937                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      507                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       482064                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      283994                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           109                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          142                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 19                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                272                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             412                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      684                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           3707632                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        483408                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       680                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             766396                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         454436                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       282988                       # Number of stores executed (Count)
system.cpu.numRate                           3.707632                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      3704819                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     3704072                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2635963                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3962023                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            3.704072                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.665307                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              96                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1506                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2001797                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3694981                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.499551                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.499551                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.001797                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.001797                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    5545355                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2938131                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       22385                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      24952                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2319480                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1150705                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1680668                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         482064                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        283994                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        16089                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18443                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  456460                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            389339                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               684                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               189106                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  189106                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   12867                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7836                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7835                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                1                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           13586                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               684                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       996393                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.708357                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.901070                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          131358     13.18%     13.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          199417     20.01%     33.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           76831      7.71%     40.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          158448     15.90%     56.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           59822      6.00%     62.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           75062      7.53%     70.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           43879      4.40%     74.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           23922      2.40%     77.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          227654     22.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       996393                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2001797                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3694981                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      760812                       # Number of memory references committed (Count)
system.cpu.commit.loads                        478611                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     454131                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      37326                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3666318                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 12859                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        15719      0.43%      0.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2894084     78.32%     78.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        11424      0.31%     79.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        10086      0.27%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     79.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2856      0.08%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       470708     12.74%     92.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       268578      7.27%     99.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         7903      0.21%     99.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13623      0.37%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3694981                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        227654                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   333320                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 49797                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    606892                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  7770                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    715                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               189080                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                3716658                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             311826                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2015617                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      456460                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             209808                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        685953                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    307255                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   419                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.723988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.506999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   378151     37.87%     37.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49835      4.99%     42.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25468      2.55%     45.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    80059      8.02%     53.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    22004      2.20%     55.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49287      4.94%     60.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    36579      3.66%     64.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    33381      3.34%     67.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   323730     32.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.456460                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.015617                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       89130                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3456                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1797                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1426                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             478614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.982610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.773390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 476766     99.61%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1022      0.21%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   28      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   63      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   60      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   69      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  178      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  170      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  153      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               478614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  483408                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  282988                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        15                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  307255                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    715                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   337441                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    5739                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    610442                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 44157                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3714563                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    92                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    425                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1649                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  39015                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4122617                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9587696                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  5556950                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     22639                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4101093                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    21553                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     47891                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          4477150                       # The number of ROB reads (Count)
system.cpu.rob.writes                         7419211                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2001797                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3694981                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1356.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000258552250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            47                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            47                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2166                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 734                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          809                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         809                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        809                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       809                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     234                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     28                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    809                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   809                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      567                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      49                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      47                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.212766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      11.968121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       2.293054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  1      2.13%      2.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      2.13%      4.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  2      4.26%      8.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  3      6.38%     14.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 2      4.26%     19.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 5     10.64%     29.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 9     19.15%     48.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 8     17.02%     65.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                11     23.40%     89.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 3      6.38%     95.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                 2      4.26%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             47                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.595745                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.567911                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.992572                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                34     72.34%     72.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                11     23.40%     95.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      4.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             47                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    14976                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    51776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 51776                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               51776000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               51776000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      998663000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      617220.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        36800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        49920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 36800000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 49920000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          809                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          809                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     25461750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24160169500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     31473.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  29864239.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        51776                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           51776                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        51776                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        51776                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          809                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             809                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     51776000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           51776000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     51776000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          51776000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    103552000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         103552000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   575                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  780                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            99                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            50                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           53                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            91                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           102                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            57                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           54                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 14680500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                2875000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            25461750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 25531.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            44281.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  179                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 522                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             31.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            66.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          652                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   132.809816                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   106.278611                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   109.259569                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127          335     51.38%     51.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          176     26.99%     78.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           51      7.82%     86.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           32      4.91%     91.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           18      2.76%     93.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           14      2.15%     96.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            7      1.07%     97.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575           12      1.84%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::576-639            6      0.92%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-831            1      0.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          652                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  36800                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               49920                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                36.800000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                49.920000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                51.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3377220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1791240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3577140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2286360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    404137980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     43673280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      537517140                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    537.517140                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    109724250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    856995750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1292340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           683100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          528360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1785240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    147485220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    259801920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      490250100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    490.250100                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    673833250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    292886750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 19234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.70                       # Real time elapsed on the host (Second)
hostTickRate                                175508786                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769616                       # Number of bytes of host memory used (Byte)
simInsts                                     38053481                       # Number of instructions simulated (Count)
simOps                                       70237905                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  6678611                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   12327153                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          377197                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.078484                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.680774                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      372627     98.79%     98.79% |        3612      0.96%     99.75% |         917      0.24%     99.99% |           0      0.00%     99.99% |          39      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            377197                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     17839847                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.431969                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.300661                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.777430                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    12044235     67.51%     67.51% |     5489528     30.77%     98.28% |      229998      1.29%     99.57% |       62172      0.35%     99.92% |        5183      0.03%     99.95% |        4439      0.02%     99.98% |        2299      0.01%     99.99% |        1124      0.01%    100.00% |         869      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     17839847                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     17975947                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.090773                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.010389                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.768515                       (Unspecified)
system.caches.m_latencyHistSeqr          |    17967992     99.96%     99.96% |        6111      0.03%     99.99% |        1474      0.01%    100.00% |         125      0.00%    100.00% |         150      0.00%    100.00% |          73      0.00%    100.00% |          12      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       17975947                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     17954111                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008047                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005342                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.168632                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    17954100    100.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     17954111                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        21836                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.110689                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.078641                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.670785                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       13892     63.62%     63.62% |        6104     27.95%     91.57% |        1471      6.74%     98.31% |         125      0.57%     98.88% |         150      0.69%     99.57% |          72      0.33%     99.90% |          12      0.05%     99.95% |          10      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        21836                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       193718                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.013969                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.273611                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      193122     99.69%     99.69% |           0      0.00%     99.69% |         161      0.08%     99.78% |           0      0.00%     99.78% |         175      0.09%     99.87% |           0      0.00%     99.87% |         198      0.10%     99.97% |           0      0.00%     99.97% |          62      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        193718                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       183479                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.146600                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.929891                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      179344     97.75%     97.75% |        3239      1.77%     99.51% |         855      0.47%     99.98% |           0      0.00%     99.98% |          39      0.02%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        183479                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6544808      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       5831692      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5599448      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           21836      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        21325      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        21324      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         11383      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4156      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         6298      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6533425      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      5827536      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5593150      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        21325      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        21324      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        15538      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         6298      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         21836      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         21324      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        21836      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        21324      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        21836      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        21324      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        21836      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        21324      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        21836                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.110689                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.078641                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.670785                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       13892     63.62%     63.62% |        6104     27.95%     91.57% |        1471      6.74%     98.31% |         125      0.57%     98.88% |         150      0.69%     99.57% |          72      0.33%     99.90% |          12      0.05%     99.95% |          10      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        21836                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       193698                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6544807                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.124260                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.007405                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.445863                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6540776     99.94%     99.94% |        2942      0.04%     99.98% |         882      0.01%    100.00% |          63      0.00%    100.00% |          80      0.00%    100.00% |          48      0.00%    100.00% |           9      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6544807                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      6533425                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000540                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000110                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.089314                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     6533151    100.00%    100.00% |          50      0.00%    100.00% |          48      0.00%    100.00% |          57      0.00%    100.00% |          75      0.00%    100.00% |          43      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      6533425                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        11382                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    72.141364                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.330279                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    42.083928                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        7351     64.58%     64.58% |        2942     25.85%     90.43% |         882      7.75%     98.18% |          63      0.55%     98.73% |          80      0.70%     99.44% |          48      0.42%     99.86% |           9      0.08%     99.94% |           7      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        11382                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5299827                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.109431                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022710                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.785095                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5296817     99.94%     99.94% |        2494      0.05%     99.99% |         389      0.01%    100.00% |          53      0.00%    100.00% |          52      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5299827                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5293556                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.025631                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.017673                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.250666                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5293551    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5293556                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         6271                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.847552                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    66.021989                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.637728                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3266     52.08%     52.08% |        2491     39.72%     91.80% |         388      6.19%     97.99% |          53      0.85%     98.84% |          52      0.83%     99.67% |          18      0.29%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         6271                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      5831692                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.039889                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002828                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.787953                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     5830802     99.98%     99.98% |         657      0.01%    100.00% |         197      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      5831692                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      5827536                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000247                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000048                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.062588                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     5827433    100.00%    100.00% |          18      0.00%    100.00% |          12      0.00%    100.00% |          20      0.00%    100.00% |          30      0.00%    100.00% |          23      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      5827536                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4156                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    56.624880                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    49.146634                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.264709                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3266     78.59%     78.59% |         657     15.81%     94.39% |         197      4.74%     99.13% |           9      0.22%     99.35% |          18      0.43%     99.78% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4156                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019685                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006794                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.982291                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299589     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.012771                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006408                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.579574                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299586    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        11382                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    72.141364                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.330279                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    42.083928                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        7351     64.58%     64.58% |        2942     25.85%     90.43% |         882      7.75%     98.18% |          63      0.55%     98.73% |          80      0.70%     99.44% |          48      0.42%     99.86% |           9      0.08%     99.94% |           7      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        11382                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         6271                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.847552                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    66.021989                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.637728                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3266     52.08%     52.08% |        2491     39.72%     91.80% |         388      6.19%     97.99% |          53      0.85%     98.84% |          52      0.83%     99.67% |          18      0.29%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         6271                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4156                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    56.624880                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    49.146634                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.264709                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3266     78.59%     78.59% |         657     15.81%     94.39% |         197      4.74%     99.13% |           9      0.22%     99.35% |          18      0.43%     99.78% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4156                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        43160                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.066867                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.646432                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        42720     98.98%     98.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          328      0.76%     99.74% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          108      0.25%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        43160                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     17954111                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        21837                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     17975948                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001109                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5012.903829                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.935057                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.686510                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  19234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004488                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999688                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001135                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.940943                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001109                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.508396                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  19234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002244                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9938.634017                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002245                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007330                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001135                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996413                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002593                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996465                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         43672                       (Unspecified)
system.caches.network.msg_byte.Control         349376                       (Unspecified)
system.caches.network.msg_count.Data            42650                       (Unspecified)
system.caches.network.msg_byte.Data           3070800                       (Unspecified)
system.caches.network.msg_count.Response_Data        43672                       (Unspecified)
system.caches.network.msg_byte.Response_Data      3144384                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        42648                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       341184                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.012751                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7948.812996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.006375                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3037.384000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.006375                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3007.607000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     3.187650                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        21836                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       174688                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        21325                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1535400                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        21836                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1572192                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        21324                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       170592                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001109                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4013.395849                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001135                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.944946                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007099                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6938.635785                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  19234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     3.187500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        21836                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1572192                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        21324                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       170592                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     3.187800                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        21836                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       174688                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        21325                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1535400                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     3.187550                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        21836                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       174688                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        21325                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1535400                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        21836                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1572192                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        21324                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       170592                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002244                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8938.634849                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001177                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2014.379577                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001142                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.952640                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  19234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     3.187600                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        21836                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       174688                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        21325                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1535400                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     3.187500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        21836                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1572192                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        21324                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       170592                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  19234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  19234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  19234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         3052841                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2966353                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3594                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               239266                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            318716                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              998596                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.970524                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.480861                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    266083     26.65%     26.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     81715      8.18%     34.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    124337     12.45%     47.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    118422     11.86%     59.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     88461      8.86%     68.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    106111     10.63%     78.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    127151     12.73%     91.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     57135      5.72%     97.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     29181      2.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                998596                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   52309     93.57%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     93.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2714      4.85%     98.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     2      0.00%     98.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               877      1.57%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         9610      0.32%      0.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2356901     79.45%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         6972      0.24%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        27674      0.93%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1742      0.06%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       352713     11.89%     92.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       182315      6.15%     99.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        12953      0.44%     99.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        15471      0.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2966353                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.966353                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               55904                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.018846                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6870663                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3211268                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2893579                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    120143                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    80925                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            57281                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2952182                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        60465                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          5182                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         110339                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         2652                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    3052841                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      847                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       376649                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      206347                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                          1191                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           63                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 87                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               3486                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            2233                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     5719                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2956059                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        364225                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     10300                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             561138                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         356815                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       196913                       # Number of stores executed (Count)
system.cpu.numRate                           2.956059                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2952579                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2950860                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       2144240                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       3253001                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.950860                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.659157                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             104                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1404                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1600389                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       2813548                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.624848                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.624848                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.600389                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.600389                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    4349418                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2354371                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       20704                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      41829                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1789357                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1013487                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1289542                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         376649                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        206347                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        21943                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        14692                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  388125                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            328930                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              5161                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               195148                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  195133                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999923                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    7866                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            4680                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4680                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          238634                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              5080                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       966015                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.912530                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.098381                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          346611     35.88%     35.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          128651     13.32%     49.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           52051      5.39%     54.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          105108     10.88%     65.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           41804      4.33%     69.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           54279      5.62%     75.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           28647      2.97%     78.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           15934      1.65%     80.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          192930     19.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       966015                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1600389                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                2813548                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      543314                       # Number of memory references committed (Count)
system.cpu.commit.loads                        350191                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     343285                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      50635                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     2782122                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  7851                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         9598      0.34%      0.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2231838     79.32%     79.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         6972      0.25%     79.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        20082      0.71%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            2      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     80.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1742      0.06%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       338405     12.03%     92.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       177844      6.32%     99.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        11786      0.42%     99.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15279      0.54%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2813548                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        192930                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   228967                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                253903                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    491744                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 18800                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5182                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               188386                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    85                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3122310                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   545                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             221211                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1862136                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      388125                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             207679                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        772122                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10526                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    215772                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1190                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             998596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.204698                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.481089                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   447412     44.80%     44.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    41642      4.17%     48.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    65879      6.60%     55.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    49275      4.93%     60.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    19880      1.99%     62.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    36105      3.62%     66.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    26960      2.70%     68.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34375      3.44%     72.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   277068     27.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               998596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.388125                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.862136                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       53879                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   26456                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  87                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  13222                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  872                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             350191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.901859                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            16.231036                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 332461     94.94%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1076      0.31%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  547      0.16%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  455      0.13%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2967      0.85%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 9024      2.58%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  713      0.20%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  763      0.22%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  341      0.10%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  115      0.03%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 78      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 78      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                116      0.03%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                280      0.08%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                298      0.09%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                381      0.11%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                114      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 78      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 48      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 20      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 10      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  2      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  7      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 27      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 34      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 24      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              121      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              468                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               350191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  364215                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  196913                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        94                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         3                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  215772                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5182                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   240160                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  209563                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    496085                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 47606                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3098096                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  6960                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  16248                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1236                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  17974                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3597153                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     7868762                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4610197                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     25198                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               3234585                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   362548                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    101711                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3825046                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6137039                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1600389                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2813548                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     12526.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000387064500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           396                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           396                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                18034                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                5976                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         6375                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        6375                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       6375                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      6375                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     211                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     13                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   6375                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  6375                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     4626                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1324                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      205                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     402                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     409                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     407                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     413                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     414                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     412                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     419                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     434                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     408                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     397                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     396                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     396                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     396                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          396                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.573232                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.522758                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.139483                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      0.25%      0.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 3      0.76%      1.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 6      1.52%      2.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 5      1.26%      3.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 7      1.77%      5.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                14      3.54%      9.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                54     13.64%     22.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               296     74.75%     97.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                10      2.53%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            396                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          396                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.075758                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.071824                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.368807                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               379     95.71%     95.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      1.01%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                13      3.28%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            396                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    13504                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   408000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                408000                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               408000000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               408000000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1001685000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       78563.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       394496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       407424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 394496000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 407424000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         6375                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         6375                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    211514000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  25000426750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     33178.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   3921635.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       408000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          408000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       408000                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       408000                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         6375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             6375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         6375                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            6375                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    408000000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          408000000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    408000000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         408000000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    816000000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         816000000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  6164                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 6366                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           428                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           403                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           320                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          433                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           348                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           496                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           491                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          624                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          433                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          404                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          467                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 95939000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               30820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           211514000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15564.41                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34314.41                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 5016                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                5175                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            81.29                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2334                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   342.512425                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   215.911012                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   323.044807                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          638     27.34%     27.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          605     25.92%     53.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          298     12.77%     66.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          182      7.80%     73.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          120      5.14%     78.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          111      4.76%     83.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           71      3.04%     86.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           43      1.84%     88.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          266     11.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2334                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 394496                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              407424                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               394.496000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               407.424000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                3.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                81.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          7254240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3848130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        20020560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       15404220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    335644500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    101352000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      562812210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    562.812210                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    260428000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    706032000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          9446220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5009400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        23990400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       17826300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    374083590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     68982240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      578626710                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    578.626710                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    176009500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    790450500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 20234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.15                       # Real time elapsed on the host (Second)
hostTickRate                                194092930                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769616                       # Number of bytes of host memory used (Byte)
simInsts                                     39308160                       # Number of instructions simulated (Count)
simOps                                       72167332                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  7629298                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14006896                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          428742                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.076787                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.674811                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      423666     98.82%     98.82% |        3992      0.93%     99.75% |        1039      0.24%     99.99% |           0      0.00%     99.99% |          41      0.01%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            428742                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     18372931                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.432683                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.300874                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.778552                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    12411430     67.55%     67.55% |     5639262     30.69%     98.25% |      244783      1.33%     99.58% |       63367      0.34%     99.92% |        5317      0.03%     99.95% |        4467      0.02%     99.98% |        2311      0.01%     99.99% |        1125      0.01%    100.00% |         869      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     18372931                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     18515034                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.104036                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011275                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       2.973534                       (Unspecified)
system.caches.m_latencyHistSeqr          |    18506178     99.95%     99.95% |        6625      0.04%     99.99% |        1789      0.01%    100.00% |         150      0.00%    100.00% |         176      0.00%    100.00% |          91      0.00%    100.00% |          14      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       18515034                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     18489006                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008203                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005424                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.170712                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    18488995    100.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     18489006                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        26028                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.179268                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.408839                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.352134                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       17183     66.02%     66.02% |        6618     25.43%     91.44% |        1786      6.86%     98.31% |         150      0.58%     98.88% |         176      0.68%     99.56% |          90      0.35%     99.90% |          14      0.05%     99.96% |          11      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        26028                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       219746                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.013661                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.270333                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      219084     99.70%     99.70% |           0      0.00%     99.70% |         177      0.08%     99.78% |           0      0.00%     99.78% |         200      0.09%     99.87% |           0      0.00%     99.87% |         216      0.10%     99.97% |           0      0.00%     99.97% |          69      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        219746                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       208996                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.143161                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.921266                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      204405     97.80%     97.80% |        3576      1.71%     99.51% |         970      0.46%     99.98% |           0      0.00%     99.98% |          41      0.02%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        208996                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6788410      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6015979      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5710646      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           26028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        25517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        25517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         15483      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4197      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         6349      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       6772927      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6011782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5704297      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        25517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        25517      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        19679      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         6349      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         26029      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         25517      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        26028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        25517      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        26029      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        25517      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        26028      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        25517      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        26028                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.179268                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.408839                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.352134                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       17183     66.02%     66.02% |        6618     25.43%     91.44% |        1786      6.86%     98.31% |         150      0.58%     98.88% |         176      0.68%     99.56% |          90      0.35%     99.90% |          14      0.05%     99.96% |          11      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        26028                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       219725                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6788409                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.161469                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.009690                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.900343                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6783502     99.93%     99.93% |        3435      0.05%     99.98% |        1193      0.02%    100.00% |          88      0.00%    100.00% |         106      0.00%    100.00% |          66      0.00%    100.00% |          11      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6788409                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      6772927                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000597                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000120                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.094541                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     6772620    100.00%    100.00% |          51      0.00%    100.00% |          52      0.00%    100.00% |          60      0.00%    100.00% |          92      0.00%    100.00% |          51      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      6772927                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        15482                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.538626                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    65.113281                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    41.258362                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       10575     68.31%     68.31% |        3435     22.19%     90.49% |        1193      7.71%     98.20% |          88      0.57%     98.77% |         106      0.68%     99.45% |          66      0.43%     99.88% |          11      0.07%     99.95% |           8      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        15482                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5411025                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.108902                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023073                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.763322                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5407999     99.94%     99.94% |        2508      0.05%     99.99% |         391      0.01%    100.00% |          53      0.00%    100.00% |          52      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5411025                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5404703                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026284                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018100                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.253374                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5404698    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5404703                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         6322                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.739323                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.921036                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.555106                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3301     52.21%     52.21% |        2505     39.62%     91.84% |         390      6.17%     98.01% |          53      0.84%     98.85% |          52      0.82%     99.67% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         6322                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6015979                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.039054                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002776                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.766870                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6015080     99.99%     99.99% |         664      0.01%    100.00% |         199      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6015979                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6011782                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000290                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000055                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.068401                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     6011661    100.00%    100.00% |          18      0.00%    100.00% |          14      0.00%    100.00% |          21      0.00%    100.00% |          39      0.00%    100.00% |          29      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6011782                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4197                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    56.564689                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    49.104233                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.191488                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3298     78.58%     78.58% |         664     15.82%     94.40% |         199      4.74%     99.14% |           9      0.21%     99.36% |          18      0.43%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4197                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019685                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006794                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.982291                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299589     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.012771                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006408                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.579574                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299586    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        15482                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.538626                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    65.113281                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    41.258362                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       10575     68.31%     68.31% |        3435     22.19%     90.49% |        1193      7.71%     98.20% |          88      0.57%     98.77% |         106      0.68%     99.45% |          66      0.43%     99.88% |          11      0.07%     99.95% |           8      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        15482                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         6322                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.739323                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.921036                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.555106                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3301     52.21%     52.21% |        2505     39.62%     91.84% |         390      6.17%     98.01% |          53      0.84%     98.85% |          52      0.82%     99.67% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         6322                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4197                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    56.564689                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    49.104233                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.191488                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3298     78.58%     78.58% |         664     15.82%     94.40% |         199      4.74%     99.14% |           9      0.21%     99.36% |          18      0.43%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4197                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        51545                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.064371                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.629331                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        51039     99.02%     99.02% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          380      0.74%     99.76% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          122      0.24%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        51545                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     18489006                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        26029                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     18515035                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001261                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5013.132204                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.915573                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.847987                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  20234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005095                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999703                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001286                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.850706                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001261                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.532691                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  20234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002547                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9942.288281                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002548                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007759                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001286                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996590                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002939                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996639                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         52058                       (Unspecified)
system.caches.network.msg_byte.Control         416464                       (Unspecified)
system.caches.network.msg_count.Data            51034                       (Unspecified)
system.caches.network.msg_byte.Data           3674448                       (Unspecified)
system.caches.network.msg_count.Response_Data        52056                       (Unspecified)
system.caches.network.msg_byte.Response_Data      3748032                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        51034                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       408272                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.008385                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8012.582000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.004193                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3017.525000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.004192                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3001.115000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     2.096125                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        26029                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       208232                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        25517                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      1837224                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        26028                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      1874016                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        25517                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       204136                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001261                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4013.599909                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001286                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.854511                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.008091                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6942.290357                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  20234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     2.096050                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        26028                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      1874016                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        25517                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       204136                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     2.096200                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        26029                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       208232                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        25517                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      1837224                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     2.096225                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        26029                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       208232                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        25517                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      1837224                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        26028                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      1874016                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        25517                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       204136                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002547                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8942.289072                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001336                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2014.535021                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001294                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.861825                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  20234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     2.096400                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        26029                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       208232                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        25517                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      1837224                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     2.096050                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        26028                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      1874016                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        25517                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       204136                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  20234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  20234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  20234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2906275                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2609241                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6235                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               976754                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1230801                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999228                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.611257                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.595725                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    399610     39.99%     39.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     48965      4.90%     44.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     73252      7.33%     52.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     99765      9.98%     62.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     64562      6.46%     68.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    121271     12.14%     80.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    117106     11.72%     92.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     50338      5.04%     97.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     24359      2.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999228                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   50512     99.96%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     20      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2120      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2087307     80.00%     80.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     80.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     80.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       101423      3.89%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       244041      9.35%     93.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       108759      4.17%     97.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        32926      1.26%     98.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        32665      1.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2609241                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.609241                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               50532                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019367                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5940114                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3611089                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2344903                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    334363                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   272046                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           154851                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2490639                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       167014                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         30199                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         169534                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         2044                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2906275                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     8378                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       326299                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      178927                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           880                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                107                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              20044                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           17017                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    37061                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2524884                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        266373                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     84357                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             400225                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         306078                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133852                       # Number of stores executed (Count)
system.cpu.numRate                           2.524884                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2510429                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2499754                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1806069                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2729172                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.499754                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.661764                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              31                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             772                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1254679                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1929427                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.797017                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.797017                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.254679                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.254679                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3538954                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1946339                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       32655                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     122220                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1313095                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     932736                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1063136                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         326299                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        178927                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        38707                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        11076                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  450627                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            349373                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             35362                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               294119                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  294111                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999973                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3372                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          976571                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             30080                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       864067                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.232960                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.983947                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          459833     53.22%     53.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           65171      7.54%     60.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           34740      4.02%     64.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           50808      5.88%     70.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           42965      4.97%     75.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           59816      6.92%     82.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           13802      1.60%     84.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            6856      0.79%     84.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          130076     15.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       864067                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1254679                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1929427                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      323154                       # Number of memory references committed (Count)
system.cpu.commit.loads                        211956                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     247982                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     129054                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1863100                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  1801                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1801      0.09%      0.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1539946     79.81%     79.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     79.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        64526      3.34%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       179692      9.31%     92.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        78934      4.09%     96.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        32264      1.67%     98.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        32264      1.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1929427                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        130076                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   181183                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                249051                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    500847                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 37948                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  30199                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               275218                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5505                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3314480                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 36121                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             200912                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2305036                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      450627                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             297483                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        762835                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   70962                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    184292                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  7955                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999228                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.558294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.411597                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   367200     36.75%     36.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49965      5.00%     41.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   102259     10.23%     51.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4908      0.49%     52.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    54493      5.45%     57.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    65753      6.58%     64.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    14573      1.46%     65.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    68451      6.85%     72.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   271626     27.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999228                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.450627                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.305036                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         264                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  114333                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 107                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  67720                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             211956                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.575657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.024993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 199223     93.99%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  251      0.12%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  291      0.14%     94.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  287      0.14%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2846      1.34%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 7014      3.31%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  501      0.24%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  402      0.19%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   72      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   24      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 22      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 27      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 87      0.04%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                195      0.09%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                176      0.08%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                217      0.10%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 76      0.04%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 21      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 28      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 20      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  5      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  7      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 11      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 15      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 12      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 17      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 10      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  8      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               88      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               211956                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  266373                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133852                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  184292                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  30199                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   212136                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  229995                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    500216                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 26682                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3185993                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4202                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  13907                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             3787625                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     7861493                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4665850                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     56880                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2298120                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1489409                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     94680                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3639768                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5947528                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1254679                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1929427                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      8259.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000579657750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           260                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           260                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                12078                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3919                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         4193                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        4193                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4193                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      4193                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     120                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      7                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   4193                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  4193                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3238                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      728                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       95                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     269                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     270                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     272                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     279                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     288                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     263                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          260                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.623077                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.592223                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.923861                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  1      0.38%      0.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 3      1.15%      1.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 3      1.15%      2.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                18      6.92%      9.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                45     17.31%     26.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               181     69.62%     96.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 8      3.08%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 1      0.38%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            260                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          260                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.057692                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.053063                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.412800                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               254     97.69%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      1.92%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.38%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            260                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     7680                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   268352                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                268352                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               268352000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               268352000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000049000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      119252.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       260672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       267200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 260672000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 267200000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         4193                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         4193                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    130598250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  25326336750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     31146.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   6040147.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       268352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          268352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       268352                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       268352                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         4193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             4193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         4193                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            4193                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    268352000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          268352000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    268352000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         268352000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    536704000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         536704000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  4073                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4175                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           298                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           499                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            77                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           136                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           440                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          154                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          111                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 54229500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               20365000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           130598250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13314.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32064.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3558                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3559                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1127                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   467.762201                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   310.300724                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   360.853833                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          206     18.28%     18.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          217     19.25%     37.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          135     11.98%     49.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           96      8.52%     58.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           92      8.16%     66.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           64      5.68%     71.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           54      4.79%     76.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           42      3.73%     80.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          221     19.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1127                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 260672                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              267200                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               260.672000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               267.200000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.29                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3741360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1980990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        12316500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        9557820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    176307270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    235530720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      518108580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    518.108580                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    610754250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    355965750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          4333980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2295975                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        16764720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       12235680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    215571150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    202466400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      532341825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    532.341825                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    524498000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    442222000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 21234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.18                       # Real time elapsed on the host (Second)
hostTickRate                                192969637                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769616                       # Number of bytes of host memory used (Byte)
simInsts                                     40466042                       # Number of instructions simulated (Count)
simOps                                       73970807                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  7808558                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14273790                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          486880                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.074897                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.667532                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      481263     98.85%     98.85% |        4397      0.90%     99.75% |        1171      0.24%     99.99% |           0      0.00%     99.99% |          43      0.01%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            486880                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     18928613                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.433314                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.301102                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.779322                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    12792263     67.58%     67.58% |     5798621     30.63%     98.22% |      259112      1.37%     99.58% |       64293      0.34%     99.92% |        5417      0.03%     99.95% |        4573      0.02%     99.98% |        2340      0.01%     99.99% |        1125      0.01%    100.00% |         869      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     18928613                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     19077028                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.113077                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.011909                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.102731                       (Unspecified)
system.caches.m_latencyHistSeqr          |    19067499     99.95%     99.95% |        7007      0.04%     99.99% |        2028      0.01%    100.00% |         161      0.00%    100.00% |         202      0.00%    100.00% |         106      0.00%    100.00% |          14      0.00%    100.00% |          11      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       19077028                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     19047703                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008352                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005505                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.172233                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    19047692    100.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     19047703                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        29325                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.136505                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.534979                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.114411                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       19807     67.54%     67.54% |        7000     23.87%     91.41% |        2025      6.91%     98.32% |         161      0.55%     98.87% |         202      0.69%     99.56% |         105      0.36%     99.91% |          14      0.05%     99.96% |          11      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        29325                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       249071                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.013354                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.267328                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      248338     99.71%     99.71% |           0      0.00%     99.71% |         194      0.08%     99.78% |           0      0.00%     99.78% |         226      0.09%     99.87% |           0      0.00%     99.87% |         235      0.09%     99.97% |           0      0.00%     99.97% |          78      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        249071                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       237809                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.139356                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.910677                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      232731     97.86%     97.86% |        3936      1.66%     99.52% |        1093      0.46%     99.98% |           0      0.00%     99.98% |          43      0.02%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        237809                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7034816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6215992      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5826220      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           29325      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        28813      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        28813      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         18687      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4236      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         6402      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7016129      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6211756      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5819818      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        28813      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        28813      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        22923      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         6402      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         29325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         28813      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        29325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        28813      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        29325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        28813      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        29325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        28813      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        29325                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.136505                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.534979                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.114411                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       19807     67.54%     67.54% |        7000     23.87%     91.41% |        2025      6.91%     98.32% |         161      0.55%     98.87% |         202      0.69%     99.56% |         105      0.36%     99.91% |          14      0.05%     99.96% |          11      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        29325                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       249049                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7034816                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.186948                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.011278                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.178270                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7029259     99.92%     99.92% |        3799      0.05%     99.98% |        1427      0.02%    100.00% |          99      0.00%    100.00% |         132      0.00%    100.00% |          81      0.00%    100.00% |          11      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7034816                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7016129                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000652                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000130                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.099181                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7015786    100.00%    100.00% |          52      0.00%    100.00% |          59      0.00%    100.00% |          67      0.00%    100.00% |         109      0.00%    100.00% |          54      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7016129                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        18687                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    71.132766                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.917219                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.780839                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       13130     70.26%     70.26% |        3799     20.33%     90.59% |        1427      7.64%     98.23% |          99      0.53%     98.76% |         132      0.71%     99.46% |          81      0.43%     99.90% |          11      0.06%     99.96% |           8      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        18687                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5526599                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.108456                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023445                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.743903                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5523554     99.94%     99.94% |        2523      0.05%     99.99% |         395      0.01%    100.00% |          53      0.00%    100.00% |          52      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5526599                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5520224                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.026941                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018535                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.255567                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5520219    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5520224                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         6375                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.693804                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.874262                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.505266                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3335     52.31%     52.31% |        2520     39.53%     91.84% |         394      6.18%     98.02% |          53      0.83%     98.85% |          52      0.82%     99.67% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         6375                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6215992                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.038086                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002715                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.742102                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6215089     99.99%     99.99% |         667      0.01%    100.00% |         200      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6215992                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6211756                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000315                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000059                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.071887                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     6211623    100.00%    100.00% |          19      0.00%    100.00% |          14      0.00%    100.00% |          21      0.00%    100.00% |          45      0.00%    100.00% |          33      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6211756                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4236                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    56.426582                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    48.995126                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.098115                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3333     78.68%     78.68% |         667     15.75%     94.43% |         200      4.72%     99.15% |           9      0.21%     99.36% |          18      0.42%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4236                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019685                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006794                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.982291                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299589     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.012771                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006408                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.579574                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299586    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        18687                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    71.132766                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.917219                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.780839                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       13130     70.26%     70.26% |        3799     20.33%     90.59% |        1427      7.64%     98.23% |          99      0.53%     98.76% |         132      0.71%     99.46% |          81      0.43%     99.90% |          11      0.06%     99.96% |           8      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        18687                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         6375                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.693804                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.874262                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.505266                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3335     52.31%     52.31% |        2520     39.53%     91.84% |         394      6.18%     98.02% |          53      0.83%     98.85% |          52      0.82%     99.67% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         6375                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4236                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    56.426582                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    48.995126                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.098115                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3333     78.68%     78.68% |         667     15.75%     94.43% |         200      4.72%     99.15% |           9      0.21%     99.36% |          18      0.42%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4236                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        58138                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.060958                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.611003                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        57597     99.07%     99.07% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          405      0.70%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          132      0.23%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        58138                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     19047703                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        29325                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     19077028                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001357                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5012.984937                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.899000                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.911750                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  21234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005476                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999717                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001381                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.844221                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001357                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.554697                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  21234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9948.263689                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002739                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007582                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001381                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996751                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003154                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996798                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         58650                       (Unspecified)
system.caches.network.msg_byte.Control         469200                       (Unspecified)
system.caches.network.msg_count.Data            57626                       (Unspecified)
system.caches.network.msg_byte.Data           4149072                       (Unspecified)
system.caches.network.msg_count.Response_Data        58650                       (Unspecified)
system.caches.network.msg_byte.Response_Data      4222800                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        57626                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       461008                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.006592                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8069.176000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.003296                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3010.005000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.003297                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3002.713000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.648225                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        29325                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       234600                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        28813                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      2074536                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        29325                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      2111400                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        28813                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       230504                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001357                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4013.430617                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001381                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.847847                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.008706                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6948.265667                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  21234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.648450                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        29325                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      2111400                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        28813                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       230504                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.648000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        29325                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       234600                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        28813                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      2074536                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.648225                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        29325                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       234600                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        28813                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      2074536                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        29325                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      2111400                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        28813                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       230504                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002738                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8948.264442                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001433                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2014.321693                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001389                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.854817                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  21234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.648000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        29325                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       234600                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        28813                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      2074536                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.648450                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        29325                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      2111400                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        28813                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       230504                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  21234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  21234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  21234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2926686                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2592870                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6490                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1123340                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1394833                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999644                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.593793                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.571780                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    396714     39.69%     39.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     49946      5.00%     44.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     74987      7.50%     52.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    105136     10.52%     62.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     70316      7.03%     69.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    113012     11.31%     81.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    118083     11.81%     92.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     48880      4.89%     97.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     22570      2.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999644                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   37498     99.97%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     11      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2372      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2054250     79.23%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       108888      4.20%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       242406      9.35%     92.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       116354      4.49%     97.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        34365      1.33%     98.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        34235      1.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2592870                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.592870                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               37510                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014467                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5874135                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3752800                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2303946                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    355249                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   297408                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           163970                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2450519                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       177489                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         34464                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         146588                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         1175                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2926686                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     9459                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       331435                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      192291                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           768                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                182                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              23240                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           18669                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    41909                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2496641                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        264516                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     96229                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             406709                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         306781                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       142193                       # Number of stores executed (Count)
system.cpu.numRate                           2.496641                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2480147                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2467916                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1736399                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2573649                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.467916                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.674684                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             356                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1157882                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1803475                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.863646                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.863646                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.157882                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.157882                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3464030                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1899227                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       34226                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     129764                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1277950                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     868650                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1078150                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         331435                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        192291                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        43436                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        12943                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  471310                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            361363                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             40243                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               301705                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  301705                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3374                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1123137                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             34282                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       844541                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.135450                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.917062                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          448126     53.06%     53.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           73518      8.71%     61.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           39628      4.69%     66.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           53879      6.38%     72.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           45115      5.34%     78.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           43379      5.14%     83.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14458      1.71%     85.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            6543      0.77%     85.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          119895     14.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       844541                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1157882                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1803475                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      316242                       # Number of memory references committed (Count)
system.cpu.commit.loads                        200668                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     238784                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     132672                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1735130                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  2009                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2009      0.11%      0.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1418888     78.68%     78.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     78.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     78.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        66336      3.68%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       167500      9.29%     91.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        82406      4.57%     96.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        33168      1.84%     98.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        33168      1.84%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1803475                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        119895                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   197340                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                218586                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    510708                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 38546                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  34464                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               280232                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  6181                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3393457                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 40988                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             218911                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2367264                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      471310                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             305079                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        740308                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   80850                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    200020                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8174                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999644                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.669831                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.398679                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   349935     35.01%     35.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52135      5.22%     40.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    96452      9.65%     49.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5084      0.51%     50.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    58557      5.86%     56.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    73902      7.39%     63.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    17292      1.73%     65.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    69552      6.96%     72.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   276735     27.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999644                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.471310                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.367264                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         311                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  130781                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   24                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 182                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  76728                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             200668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.750907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.068192                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 194754     97.05%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  194      0.10%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  269      0.13%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  327      0.16%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1206      0.60%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2824      1.41%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  234      0.12%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  274      0.14%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   16      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   11      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 25      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 28      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 62      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 83      0.04%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                105      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                131      0.07%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 24      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 12      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  2      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  6      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  8      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 13      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               39      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               200668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  264516                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  142193                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  200020                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  34464                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   230346                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  207481                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    506990                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 20363                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3244971                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4511                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   6373                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             3792308                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8024453                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4741250                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     60555                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2078846                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1713596                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     87511                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3651115                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6008602                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1157882                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1803475                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      6479.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000406702500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           205                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           205                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 9589                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3086                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3296                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3296                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3296                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3296                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     110                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      3                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3296                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3296                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2669                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      489                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     154                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     207                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     209                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     209                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          205                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.531707                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.502756                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.915669                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 4      1.95%      1.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 4      1.95%      3.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                16      7.80%     11.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                43     20.98%     32.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               132     64.39%     97.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 5      2.44%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 1      0.49%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            205                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          205                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.053659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.050263                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.345913                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               200     97.56%     97.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      1.95%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.49%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            205                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     7040                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   210944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                210944                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               210944000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               210944000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      999792000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      151667.48                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       203904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       210624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 203904000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 210624000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         3296                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         3296                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    100484500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  24178102750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30486.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   7335589.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       210944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          210944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       210944                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       210944                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         3296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         3296                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3296                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    210944000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          210944000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    210944000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         210944000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    421888000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         421888000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3186                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 3291                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           438                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           360                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           311                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           110                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           75                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           345                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           284                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            50                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          107                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          350                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 40747000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               15930000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           100484500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12789.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31539.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2783                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2893                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.35                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          810                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   515.002469                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   346.012830                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   374.860953                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          133     16.42%     16.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          133     16.42%     32.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           95     11.73%     44.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           80      9.88%     54.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           52      6.42%     60.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           38      4.69%     65.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           38      4.69%     70.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           36      4.44%     74.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          205     25.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          810                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 203904                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              210624                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               203.904000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               210.624000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3055920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1635645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        14479920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        9964980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    161546550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    247960800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      517932375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    517.932375                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    643233750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    323226250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2663220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1438305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         8268120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        7214040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    171951900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    239198400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      510022545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    510.022545                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    620261750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    346198250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 22234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.06                       # Real time elapsed on the host (Second)
hostTickRate                                197638315                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769616                       # Number of bytes of host memory used (Byte)
simInsts                                     41568158                       # Number of instructions simulated (Count)
simOps                                       75687073                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  8215311                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14958374                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          549250                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.073260                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.660964                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      543054     98.87%     98.87% |        4835      0.88%     99.75% |        1308      0.24%     99.99% |           0      0.00%     99.99% |          45      0.01%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            549250                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     19463279                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.430418                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.298920                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.776957                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    13191825     67.78%     67.78% |     5927308     30.45%     98.23% |      264545      1.36%     99.59% |       64798      0.33%     99.92% |        5654      0.03%     99.95% |        4711      0.02%     99.98% |        2440      0.01%     99.99% |        1129      0.01%    100.00% |         869      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     19463279                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     19615027                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.117479                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.012155                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.166249                       (Unspecified)
system.caches.m_latencyHistSeqr          |    19605047     99.95%     99.95% |        7258      0.04%     99.99% |        2198      0.01%    100.00% |         169      0.00%    100.00% |         216      0.00%    100.00% |         112      0.00%    100.00% |          15      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       19615027                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     19583586                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008306                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005475                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.170918                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    19583575    100.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     19583586                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        31441                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.117808                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.569848                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.059276                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       21472     68.29%     68.29% |        7251     23.06%     91.36% |        2195      6.98%     98.34% |         169      0.54%     98.87% |         216      0.69%     99.56% |         111      0.35%     99.91% |          15      0.05%     99.96% |          12      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        31441                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       280512                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.013076                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.264658                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      279705     99.71%     99.71% |           0      0.00%     99.71% |         211      0.08%     99.79% |           0      0.00%     99.79% |         252      0.09%     99.88% |           0      0.00%     99.88% |         257      0.09%     99.97% |           0      0.00%     99.97% |          87      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        280512                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       268738                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.136080                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.901137                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      263138     97.92%     97.92% |        4326      1.61%     99.53% |        1221      0.45%     99.98% |           0      0.00%     99.98% |          45      0.02%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        268738                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7276218      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6412835      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        5925974      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           31441      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        30929      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        30929      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         20729      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4269      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         6443      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7255489      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6408566      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      5919531      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        30929      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        30929      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        24998      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         6443      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         31441      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         30929      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        31441      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        30929      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        31441      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        30929      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        31441      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        30929      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        31441                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.117808                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.569848                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.059276                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       21472     68.29%     68.29% |        7251     23.06%     91.36% |        2195      6.98%     98.34% |         169      0.54%     98.87% |         216      0.69%     99.56% |         111      0.35%     99.91% |          15      0.05%     99.96% |          12      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        31441                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       280489                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7276218                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.199893                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.012085                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.313162                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7270234     99.92%     99.92% |        4031      0.06%     99.97% |        1594      0.02%    100.00% |         106      0.00%    100.00% |         145      0.00%    100.00% |          87      0.00%    100.00% |          12      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7276218                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7255489                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000655                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000130                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.099409                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7255132    100.00%    100.00% |          54      0.00%    100.00% |          63      0.00%    100.00% |          68      0.00%    100.00% |         114      0.00%    100.00% |          56      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7255489                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        20729                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.936369                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.776010                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.615714                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       14745     71.13%     71.13% |        4031     19.45%     90.58% |        1594      7.69%     98.27% |         106      0.51%     98.78% |         145      0.70%     99.48% |          87      0.42%     99.90% |          12      0.06%     99.96% |           9      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        20729                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5626353                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.107690                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023477                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.731036                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5623289     99.95%     99.95% |        2537      0.05%     99.99% |         398      0.01%    100.00% |          54      0.00%    100.00% |          53      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5626353                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5619937                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027063                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018623                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.254639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5619932    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5619937                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         6416                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.730985                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.888604                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.609470                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3357     52.32%     52.32% |        2534     39.50%     91.82% |         397      6.19%     98.00% |          54      0.84%     98.85% |          53      0.83%     99.67% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         6416                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6412835                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.037127                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002651                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.718259                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6411927     99.99%     99.99% |         672      0.01%    100.00% |         200      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6412835                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6408566                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000311                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000058                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.071259                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     6408430    100.00%    100.00% |          19      0.00%    100.00% |          15      0.00%    100.00% |          22      0.00%    100.00% |          46      0.00%    100.00% |          33      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6408566                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4269                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    56.305458                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    48.890156                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.029060                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3361     78.73%     78.73% |         672     15.74%     94.47% |         200      4.68%     99.16% |           9      0.21%     99.37% |          18      0.42%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4269                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019685                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006794                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.982291                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299589     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.012771                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006408                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.579574                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299586    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        20729                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.936369                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.776010                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.615714                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       14745     71.13%     71.13% |        4031     19.45%     90.58% |        1594      7.69%     98.27% |         106      0.51%     98.78% |         145      0.70%     99.48% |          87      0.42%     99.90% |          12      0.06%     99.96% |           9      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        20729                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         6416                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.730985                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.888604                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.609470                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3357     52.32%     52.32% |        2534     39.50%     91.82% |         397      6.19%     98.00% |          54      0.84%     98.85% |          53      0.83%     99.67% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         6416                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4269                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    56.305458                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    48.890156                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.029060                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3361     78.73%     78.73% |         672     15.74%     94.47% |         200      4.68%     99.16% |           9      0.21%     99.37% |          18      0.42%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4269                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        62370                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.060478                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.607107                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        61791     99.07%     99.07% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          438      0.70%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          137      0.22%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        62370                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     19583586                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        31441                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     19615027                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5013.025822                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.882790                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.955746                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  22234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005610                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999730                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001414                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.757726                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001391                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.574724                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  22234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002805                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9950.848413                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002806                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008140                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001414                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.996897                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003228                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.996942                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         62882                       (Unspecified)
system.caches.network.msg_byte.Control         503056                       (Unspecified)
system.caches.network.msg_count.Data            61858                       (Unspecified)
system.caches.network.msg_byte.Data           4453776                       (Unspecified)
system.caches.network.msg_count.Response_Data        62882                       (Unspecified)
system.caches.network.msg_byte.Response_Data      4527504                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        61858                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       494864                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.004232                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8005.735000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.002116                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3013.894000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002116                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.921000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.058000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        31441                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       251528                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        30929                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      2226888                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        31441                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      2263752                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        30929                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       247432                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001391                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4013.451457                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001414                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.761189                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.008929                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6950.850302                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  22234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.058000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        31441                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      2263752                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        30929                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       247432                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.058000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        31441                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       251528                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        30929                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      2226888                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.058000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        31441                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       251528                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        30929                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      2226888                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        31441                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      2263752                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        30929                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       247432                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002805                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8950.849132                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001468                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2014.302458                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001422                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.767845                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  22234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.058000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        31441                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       251528                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        30929                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      2226888                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.058000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        31441                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      2263752                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        30929                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       247432                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  22234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  22234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  22234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2943288                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2573571                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   7335                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1226989                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1551992                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999533                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.574773                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.570954                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    401099     40.13%     40.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     51820      5.18%     45.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     68800      6.88%     52.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    106622     10.67%     62.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     70420      7.05%     69.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    116756     11.68%     81.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    111678     11.17%     92.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     49947      5.00%     97.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     22391      2.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999533                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   41820     99.96%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     14      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2448      0.10%      0.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2059391     80.02%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        99253      3.86%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       248318      9.65%     93.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       108163      4.20%     97.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        28115      1.09%     98.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        27883      1.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2573571                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.573571                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               41835                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016256                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5884915                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3890758                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2289937                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    310927                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   279588                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           140032                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2457707                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       155251                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         38653                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         160556                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          832                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2943288                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                    10519                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       333412                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      179096                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           289                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 69                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              26827                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           20224                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    47051                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2462753                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        261703                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    110815                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             388479                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         293274                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       126776                       # Number of stores executed (Count)
system.cpu.numRate                           2.462753                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2444125                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2429969                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1745979                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2586519                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.429969                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.675030                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              26                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             467                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1102116                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1716266                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.907346                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.907346                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.102116                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.102116                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3406207                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1909662                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       27878                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     112161                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1260583                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     897066                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1040498                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         333412                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        179096                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        28227                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        22693                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  478729                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            375267                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             45638                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               320162                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  320162                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    3480                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1226796                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             38596                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       830098                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.067546                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.811191                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          427515     51.50%     51.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           84419     10.17%     61.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           44208      5.33%     67.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           59520      7.17%     74.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           47000      5.66%     79.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           42539      5.12%     84.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           13865      1.67%     86.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            7270      0.88%     87.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          103762     12.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       830098                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1102116                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1716266                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      290313                       # Number of memory references committed (Count)
system.cpu.commit.loads                        190559                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     223684                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     110904                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1658742                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  2072                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2072      0.12%      0.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1368429     79.73%     79.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     79.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        55452      3.23%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       162833      9.49%     92.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        72028      4.20%     96.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        27726      1.62%     98.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        27726      1.62%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1716266                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        103762                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   200605                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                194757                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    525364                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 40154                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  38653                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               296828                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7352                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3470227                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 48261                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             218071                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2435130                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      478729                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             323642                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        735767                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   91390                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    196846                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8938                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.772111                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.379149                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   325670     32.58%     32.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50875      5.09%     37.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   112340     11.24%     48.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5165      0.52%     49.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    59047      5.91%     55.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    78947      7.90%     63.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    12036      1.20%     64.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    67464      6.75%     71.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   287989     28.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.478729                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.435130                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         363                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  142848                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  69                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  79336                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             190559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.031628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.823566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 183984     96.55%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  228      0.12%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  274      0.14%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  261      0.14%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1144      0.60%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 3506      1.84%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  275      0.14%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  226      0.12%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   22      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    7      0.00%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 18      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 40      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 58      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 96      0.05%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                128      0.07%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                169      0.09%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 39      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  5      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  5      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  7      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 12      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 16      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               30      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              451                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               190559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  261703                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  126776                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  196846                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  38653                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   237852                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  186175                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    518767                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 18086                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3303106                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2759                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   5578                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                    180                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3932144                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8168393                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4830650                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     56299                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2022983                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1909106                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     78767                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3669333                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6055898                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1102116                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1716266                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      4115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000504592500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           132                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           132                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 6139                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1988                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2116                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2116                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2116                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2116                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     111                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2116                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2116                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1577                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      346                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       72                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     146                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     141                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     135                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     132                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          132                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.257576                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.160212                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.551267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  4      3.03%      3.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      0.76%      3.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.76%      4.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.76%      5.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 5      3.79%      9.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 9      6.82%     15.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                27     20.45%     36.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                80     60.61%     96.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 3      2.27%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 1      0.76%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            132                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.060606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.055698                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.423680                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               129     97.73%     97.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      1.52%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.76%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     7104                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   135424                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                135424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               135424000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               135424000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1000142000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      236328.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       128320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       135680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 128320000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 135680000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         2116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2116                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     65048750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  25547355750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30741.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  12073419.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       135424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          135424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       135424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       135424                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         2116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2116                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2116                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    135424000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          135424000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    135424000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         135424000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    270848000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         270848000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2005                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2120                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           95                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           103                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           215                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           231                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           35                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           67                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           68                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 27455000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               10025000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            65048750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13693.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32443.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1748                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                1839                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.75                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          530                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   494.007547                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   327.958874                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   376.785268                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           83     15.66%     15.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          119     22.45%     38.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           60     11.32%     49.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           34      6.42%     55.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           34      6.42%     62.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           28      5.28%     67.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           25      4.72%     72.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           18      3.40%     75.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          129     24.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          530                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 128320                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              135680                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               128.320000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               135.680000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2256240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1199220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         7004340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        7255800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    126798210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    277222560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      500410290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.410290                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    719608750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    247111250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1585080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           812130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         7311360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        3810600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 78673920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    127230270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    276858720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      496282080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    496.282080                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    718531750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    248188250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001000                       # Number of seconds simulated (Second)
simTicks                                   1000000000                       # Number of ticks simulated (Tick)
finalTick                                 23234989000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.04                       # Real time elapsed on the host (Second)
hostTickRate                                198484636                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     769616                       # Number of bytes of host memory used (Byte)
simInsts                                     42590949                       # Number of instructions simulated (Count)
simOps                                       77284861                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  8453474                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   15339509                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          617080                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.071657                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.654363                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      610275     98.90%     98.90% |        5291      0.86%     99.75% |        1457      0.24%     99.99% |           0      0.00%     99.99% |          47      0.01%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            617080                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     20002969                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.429788                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.298311                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.776676                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    13573206     67.86%     67.86% |     6073450     30.36%     98.22% |      275228      1.38%     99.59% |       65907      0.33%     99.92% |        5887      0.03%     99.95% |        4821      0.02%     99.98% |        2472      0.01%     99.99% |        1129      0.01%    100.00% |         869      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     20002969                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     20158178                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.123604                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.012522                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.249351                       (Unspecified)
system.caches.m_latencyHistSeqr          |    20147657     99.95%     99.95% |        7580      0.04%     99.99% |        2380      0.01%    100.00% |         174      0.00%    100.00% |         239      0.00%    100.00% |         116      0.00%    100.00% |          19      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       20158178                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     20124007                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008303                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005456                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.171696                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    20123996    100.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     20124007                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        34171                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.026982                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.596019                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    39.906582                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       23661     69.24%     69.24% |        7573     22.16%     91.40% |        2377      6.96%     98.36% |         174      0.51%     98.87% |         239      0.70%     99.57% |         115      0.34%     99.91% |          19      0.06%     99.96% |          13      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        34171                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       314683                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.012800                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.262021                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      313798     99.72%     99.72% |           0      0.00%     99.72% |         230      0.07%     99.79% |           0      0.00%     99.79% |         278      0.09%     99.88% |           0      0.00%     99.88% |         280      0.09%     99.97% |           0      0.00%     99.97% |          97      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        314683                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       302397                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.132905                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.891616                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      296247     97.97%     97.97% |        4733      1.57%     99.53% |        1360      0.45%     99.98% |           0      0.00%     99.98% |          47      0.02%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        302397                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7513235      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6616369      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        6028574      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           34171      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        33659      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        33659      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         23387      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4295      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         6489      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7489848      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6612074      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      6022085      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        33659      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        33659      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        27682      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         6489      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         34171      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         33659      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        34171      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        33659      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        34171      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        33659      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        34171      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        33659      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        34171                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.026982                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.596019                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    39.906582                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       23661     69.24%     69.24% |        7573     22.16%     91.40% |        2377      6.96%     98.36% |         174      0.51%     98.87% |         239      0.70%     99.57% |         115      0.34%     99.91% |          19      0.06%     99.96% |          13      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        34171                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       314659                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7513235                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.217390                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.013194                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.484957                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7506730     99.91%     99.91% |        4337      0.06%     99.97% |        1774      0.02%     99.99% |         110      0.00%    100.00% |         167      0.00%    100.00% |          91      0.00%    100.00% |          16      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7513235                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7489848                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000681                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000135                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.101844                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7489469     99.99%     99.99% |          56      0.00%    100.00% |          65      0.00%    100.00% |          72      0.00%    100.00% |         118      0.00%    100.00% |          66      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7489848                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        23387                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.619917                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.587557                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.336407                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       16882     72.19%     72.19% |        4337     18.54%     90.73% |        1774      7.59%     98.32% |         110      0.47%     98.79% |         167      0.71%     99.50% |          91      0.39%     99.89% |          16      0.07%     99.96% |          10      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        23387                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5728953                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.106950                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023522                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.715417                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5725872     99.95%     99.95% |        2551      0.04%     99.99% |         400      0.01%    100.00% |          55      0.00%    100.00% |          53      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5728953                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5722491                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027236                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018721                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.255788                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5722486    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5722491                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         6462                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.699164                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.853345                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.606306                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3386     52.40%     52.40% |        2548     39.43%     91.83% |         399      6.17%     98.00% |          55      0.85%     98.85% |          53      0.82%     99.68% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         6462                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6616369                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.036232                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002593                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.697065                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6615458     99.99%     99.99% |         674      0.01%    100.00% |         200      0.00%    100.00% |           9      0.00%    100.00% |          19      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6616369                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6612074                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000348                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000065                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.075415                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     6611917    100.00%    100.00% |          20      0.00%    100.00% |          18      0.00%    100.00% |          27      0.00%    100.00% |          53      0.00%    100.00% |          38      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6612074                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4295                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    56.277998                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    48.865351                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.075095                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3384     78.79%     78.79% |         674     15.69%     94.48% |         200      4.66%     99.14% |           9      0.21%     99.35% |          19      0.44%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4295                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.019685                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006794                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     0.982291                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299589     99.99%     99.99% |           8      0.00%     99.99% |          16      0.01%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299621                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.012771                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006408                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.579574                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299586    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299594                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        23387                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.619917                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.587557                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.336407                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       16882     72.19%     72.19% |        4337     18.54%     90.73% |        1774      7.59%     98.32% |         110      0.47%     98.79% |         167      0.71%     99.50% |          91      0.39%     99.89% |          16      0.07%     99.96% |          10      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        23387                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         6462                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.699164                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.853345                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.606306                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3386     52.40%     52.40% |        2548     39.43%     91.83% |         399      6.17%     98.00% |          55      0.85%     98.85% |          53      0.82%     99.68% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         6462                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4295                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    56.277998                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    48.865351                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.075095                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3384     78.79%     78.79% |         674     15.69%     94.48% |         200      4.66%     99.14% |           9      0.21%     99.35% |          19      0.44%     99.79% |           6      0.14%     99.93% |           2      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4295                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           27                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    77.740741                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.716709                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.699569                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3     11.11%     11.11% |           6     22.22%     33.33% |          14     51.85%     85.19% |           0      0.00%     85.19% |           3     11.11%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           27                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        67830                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.058676                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.598081                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        67221     99.10%     99.10% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          456      0.67%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          149      0.22%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        67830                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     20124007                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        34171                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     20158178                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001449                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5012.926884                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.868233                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.973704                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  23234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005839                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999742                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001471                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.673296                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001449                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.593028                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  23234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002919                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9952.867075                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002920                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007790                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001471                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.997030                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003356                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.997073                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         68342                       (Unspecified)
system.caches.network.msg_byte.Control         546736                       (Unspecified)
system.caches.network.msg_count.Data            67318                       (Unspecified)
system.caches.network.msg_byte.Data           4846896                       (Unspecified)
system.caches.network.msg_count.Response_Data        68342                       (Unspecified)
system.caches.network.msg_byte.Response_Data      4920624                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        67318                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       538544                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.005460                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7997.752000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.002730                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3010.727000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.002730                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.796000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     1.365000                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        34171                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       273368                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        33659                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      2423448                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        34171                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      2460312                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        33659                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       269272                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001449                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4013.334200                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001471                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.676610                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.009288                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6952.868882                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  23234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     1.365000                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        34171                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      2460312                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        33659                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       269272                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     1.365000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        34171                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       273368                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        33659                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      2423448                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     1.365000                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        34171                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       273368                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        33659                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      2423448                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        34171                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      2460312                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        33659                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       269272                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002919                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8952.867763                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001527                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2014.148576                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001478                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.682980                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  23234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     1.365000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        34171                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       273368                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        33659                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      2423448                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     1.365000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        34171                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      2460312                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        33659                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       269272                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  23234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  23234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  23234989000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1000000                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2915287                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        2518287                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8235                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1317528                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1659176                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              999547                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.519428                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.582907                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    417062     41.73%     41.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     47383      4.74%     46.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     67742      6.78%     53.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    105746     10.58%     63.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     72168      7.22%     71.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    106016     10.61%     81.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    109250     10.93%     92.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     49510      4.95%     97.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     24670      2.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                999547                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   37174     99.93%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     27      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1991      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1997643     79.33%     79.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     79.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     79.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       109358      4.34%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       236051      9.37%     93.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       112280      4.46%     97.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        30555      1.21%     98.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        30409      1.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2518287                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.518287                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               37201                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014772                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  5740411                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 3920730                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2218462                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    341149                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   312264                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           154896                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2383175                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       170322                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         39054                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         163586                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          969                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2915287                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     8722                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       330084                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      191911                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           595                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                179                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              26210                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           21065                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    47275                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           2406384                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        252366                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    111906                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             385467                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         290270                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133101                       # Number of stores executed (Count)
system.cpu.numRate                           2.406384                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      2387795                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     2373358                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1673094                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       2445919                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.373358                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.684035                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             453                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1022791                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1597788                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.977717                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.977717                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.022791                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.022791                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3282496                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1838080                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       30406                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     124503                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1211096                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     834712                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1036936                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         330084                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        191911                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        37155                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        16863                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  484030                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            373242                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             44777                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               307729                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  307729                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    2977                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1317288                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             38896                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       818459                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.952191                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.781400                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          443825     54.23%     54.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           76464      9.34%     63.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           45172      5.52%     69.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           57606      7.04%     76.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           44442      5.43%     81.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           30426      3.72%     85.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14494      1.77%     87.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            6940      0.85%     87.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           99090     12.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       818459                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1022791                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1597788                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      281069                       # Number of memory references committed (Count)
system.cpu.commit.loads                        178469                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     213329                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     118816                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1536694                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  1686                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1686      0.11%      0.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1255625     78.59%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        59408      3.72%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       148765      9.31%     91.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        72896      4.56%     96.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        29704      1.86%     98.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        29704      1.86%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1597788                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         99090                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   197942                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                211417                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    509193                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 41941                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  39054                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               283926                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  6144                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                3451638                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 40382                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             224676                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2428811                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      484030                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             310706                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        729936                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   89870                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    203546                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8963                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             999547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.759435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.399435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   334691     33.48%     33.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    55450      5.55%     39.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    98583      9.86%     48.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4548      0.46%     49.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    56717      5.67%     55.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    75574      7.56%     62.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    16209      1.62%     64.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    72720      7.28%     71.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   285055     28.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               999547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.484030                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.428811                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         240                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  151620                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   22                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 179                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  89317                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             178469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.234920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.335987                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 174752     97.92%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  229      0.13%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  238      0.13%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  264      0.15%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  403      0.23%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1902      1.07%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   97      0.05%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  198      0.11%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   17      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   15      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 19      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 28      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 30      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 43      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 41      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 96      0.05%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 25      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 12      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  5      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               21      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               178469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  252366                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133101                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  203546                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  39054                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   233987                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  203376                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    504739                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 18391                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                3280435                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3937                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4389                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands             3841980                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     8112413                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4772055                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     61924                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1837252                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2004778                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     91161                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3634367                       # The number of ROB reads (Count)
system.cpu.rob.writes                         6011524                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1022791                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1597788                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      5352.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000530116500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           169                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           169                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 7971                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2555                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2730                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2730                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2730                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      2730                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     102                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2730                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  2730                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2250                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      355                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     168                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     170                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     174                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     170                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     171                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     169                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     169                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     169                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.532544                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.482249                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.102138                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      0.59%      0.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.59%      1.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 3      1.78%      2.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      0.59%      3.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                10      5.92%      9.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                34     20.12%     29.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               115     68.05%     97.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 4      2.37%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            169                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.076923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.072187                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.408248                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               163     96.45%     96.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 5      2.96%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.59%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     6528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   174720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                174720                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               174720000.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               174720000.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      980189000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      179521.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       168192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       173888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 168192000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 173888000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         2730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         2730                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     81233000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  22549223750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29755.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   8259788.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       174720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          174720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       174720                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       174720                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         2730                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2730                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         2730                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2730                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    174720000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          174720000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    174720000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         174720000                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    349440000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         349440000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2628                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2717                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            77                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          229                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          314                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          359                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          313                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          342                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          302                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 31958000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               13140000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            81233000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12160.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30910.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2301                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2395                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.56                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          660                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   522.860606                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   353.873336                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   371.285670                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          109     16.52%     16.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          101     15.30%     31.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           64      9.70%     41.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           64      9.70%     51.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           60      9.09%     60.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           38      5.76%     66.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           33      5.00%     71.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           22      3.33%     74.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          169     25.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          660                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 168192                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              173888                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               168.192000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               173.888000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.36                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1392300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           751410                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         5362140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3408660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    114576270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    287514720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      492294060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    492.294060                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    746457250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    220002750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          3241560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1753290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        13401780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       10774080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 79288560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    191680170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    222585120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      522724560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    522.724560                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    577032500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     33540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    389427500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000708                       # Number of seconds simulated (Second)
simTicks                                    708108000                       # Number of ticks simulated (Tick)
finalTick                                 23943097000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.57                       # Real time elapsed on the host (Second)
hostTickRate                                198334471                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     771664                       # Number of bytes of host memory used (Byte)
simInsts                                     43308787                       # Number of instructions simulated (Count)
simOps                                       78421641                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 12130119                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   21964647                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          686742                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.070385                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.649105                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      679306     98.92%     98.92% |        5762      0.84%     99.76% |        1613      0.23%     99.99% |           0      0.00%     99.99% |          49      0.01%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            686742                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     20387142                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.427280                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.296462                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.774413                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    13866673     68.02%     68.02% |     6160702     30.22%     98.24% |      278036      1.36%     99.60% |       66280      0.33%     99.92% |        6055      0.03%     99.95% |        4895      0.02%     99.98% |        2497      0.01%     99.99% |        1135      0.01%    100.00% |         869      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     20387142                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     20544274                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.124560                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.012541                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.265283                       (Unspecified)
system.caches.m_latencyHistSeqr          |    20533455     99.95%     99.95% |        7793      0.04%     99.99% |        2450      0.01%    100.00% |         177      0.00%    100.00% |         246      0.00%    100.00% |         120      0.00%    100.00% |          20      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       20544274                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     20509187                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.008256                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.005420                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.173503                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    20509175    100.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     20509187                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        35087                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    69.106706                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.672781                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    39.948294                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       24280     69.20%     69.20% |        7785     22.19%     91.39% |        2447      6.97%     98.36% |         177      0.50%     98.87% |         246      0.70%     99.57% |         119      0.34%     99.91% |          20      0.06%     99.96% |          13      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        35087                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       349770                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.012585                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.260089                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      348805     99.72%     99.72% |           0      0.00%     99.72% |         249      0.07%     99.80% |           0      0.00%     99.80% |         304      0.09%     99.88% |           0      0.00%     99.88% |         304      0.09%     99.97% |           0      0.00%     99.97% |         108      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        349770                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       336972                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.130379                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.883966                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      330252     98.01%     98.01% |        5154      1.53%     99.54% |        1505      0.45%     99.98% |           0      0.00%     99.98% |          49      0.01%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        336972                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7682780      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       6763797      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        6097698      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           35087      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        34576      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        34575      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         24013      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4548      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         6527      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       7658767      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      6759249      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store      6091171      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        34576      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        34575      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        28560      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         6527      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         35087      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         34576      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        35087      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        34575      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        35087      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        34576      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        35087      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        34575      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        35087                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    69.106706                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.672781                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    39.948294                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       24280     69.20%     69.20% |        7785     22.19%     91.39% |        2447      6.97%     98.36% |         177      0.50%     98.87% |         246      0.70%     99.57% |         119      0.34%     99.91% |          20      0.06%     99.96% |          13      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        35087                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       349745                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7682780                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.218297                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.013247                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     4.494954                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7676082     99.91%     99.91% |        4475      0.06%     99.97% |        1821      0.02%     99.99% |         110      0.00%    100.00% |         171      0.00%    100.00% |          94      0.00%    100.00% |          17      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7682780                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      7658767                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000674                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000133                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.101153                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     7658382     99.99%     99.99% |          58      0.00%    100.00% |          67      0.00%    100.00% |          73      0.00%    100.00% |         119      0.00%    100.00% |          66      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      7658767                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        24013                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    70.627702                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.590412                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.352806                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       17315     72.11%     72.11% |        4475     18.64%     90.74% |        1821      7.58%     98.33% |         110      0.46%     98.78% |         171      0.71%     99.50% |          94      0.39%     99.89% |          17      0.07%     99.96% |          10      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        24013                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples      5797995                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.106322                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.023494                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     2.703891                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |     5794903     99.95%     99.95% |        2559      0.04%     99.99% |         403      0.01%    100.00% |          55      0.00%    100.00% |          53      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total      5797995                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples      5791505                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.027242                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.018729                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.254892                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |     5791500    100.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total      5791505                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples         6490                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    71.675193                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    65.827270                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.576963                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3403     52.43%     52.43% |        2556     39.38%     91.82% |         402      6.19%     98.01% |          55      0.85%     98.86% |          53      0.82%     99.68% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total         6490                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      6763796                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.038207                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002694                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.758490                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     6762797     99.99%     99.99% |         736      0.01%    100.00% |         219      0.00%    100.00% |          12      0.00%    100.00% |          22      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      6763796                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      6759249                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000341                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000064                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.074589                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     6759092    100.00%    100.00% |          20      0.00%    100.00% |          18      0.00%    100.00% |          27      0.00%    100.00% |          53      0.00%    100.00% |          38      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      6759249                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4547                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    57.327249                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    49.773739                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    37.700422                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3548     78.03%     78.03% |         736     16.19%     94.22% |         219      4.82%     99.03% |          12      0.26%     99.30% |          22      0.48%     99.78% |           7      0.15%     99.93% |           2      0.04%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4547                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       299703                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.023293                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.006998                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     1.139364                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      299657     99.98%     99.98% |          16      0.01%     99.99% |          19      0.01%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       299703                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       299666                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.013659                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.006466                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.638560                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      299654    100.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       299666                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples           37                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    79.054054                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    72.488936                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    33.974620                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           3      8.11%      8.11% |          11     29.73%     37.84% |          17     45.95%     83.78% |           1      2.70%     86.49% |           3      8.11%     94.59% |           2      5.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total           37                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        24013                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    70.627702                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.590412                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.352806                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       17315     72.11%     72.11% |        4475     18.64%     90.74% |        1821      7.58%     98.33% |         110      0.46%     98.78% |         171      0.71%     99.50% |          94      0.39%     99.89% |          17      0.07%     99.96% |          10      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        24013                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples         6490                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    71.675193                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    65.827270                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.576963                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3403     52.43%     52.43% |        2556     39.38%     91.82% |         402      6.19%     98.01% |          55      0.85%     98.86% |          53      0.82%     99.68% |          18      0.28%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total         6490                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4547                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    57.327249                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    49.773739                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    37.700422                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3548     78.03%     78.03% |         736     16.19%     94.22% |         219      4.82%     99.03% |          12      0.26%     99.30% |          22      0.48%     99.78% |           7      0.15%     99.93% |           2      0.04%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4547                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           37                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    79.054054                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    72.488936                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    33.974620                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           3      8.11%      8.11% |          11     29.73%     37.84% |          17     45.95%     83.78% |           1      2.70%     86.49% |           3      8.11%     94.59% |           2      5.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           37                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        69662                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.059114                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.600414                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        69031     99.09%     99.09% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          471      0.68%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          156      0.22%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        69662                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     20509187                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        35088                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     20544275                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001444                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5012.662439                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.858685                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1001.946532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  23943097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005819                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999749                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001465                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5002.623637                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001444                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.605064                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  23943097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002910                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9954.846359                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002911                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.007560                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001465                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.997118                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003345                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.997160                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         70174                       (Unspecified)
system.caches.network.msg_byte.Control         561392                       (Unspecified)
system.caches.network.msg_count.Data            69152                       (Unspecified)
system.caches.network.msg_byte.Data           4978944                       (Unspecified)
system.caches.network.msg_count.Response_Data        70174                       (Unspecified)
system.caches.network.msg_byte.Response_Data      5052528                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        69150                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       553200                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.002589                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8019.780875                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001294                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3003.985268                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001294                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.994199                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    708108000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.647076                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        35087                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       280696                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        34576                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      2489472                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        35087                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      2526264                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        34575                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       276600                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001444                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4013.057709                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001465                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4002.626853                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.009287                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6954.847612                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  23943097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.646794                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        35087                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      2526264                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        34575                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       276600                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.647359                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        35087                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       280696                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        34576                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      2489472                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.646935                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        35087                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       280696                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        34576                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      2489472                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        35087                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      2526264                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        34575                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       276600                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002910                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8954.846860                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001522                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2013.848000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001473                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2002.633034                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  23943097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.647076                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        35087                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       280696                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        34576                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      2489472                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.646794                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        35087                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      2526264                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        34575                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       276600                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  23943097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  23943097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  23943097000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           708108                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2055418                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                        1781852                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4952                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               918636                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1165780                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              699903                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.545856                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.550588                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    282864     40.41%     40.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     32268      4.61%     45.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     51275      7.33%     52.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     78514     11.22%     63.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     53563      7.65%     71.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     76327     10.91%     82.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     75725     10.82%     92.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     33681      4.81%     97.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     15686      2.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                699903                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   25538     99.88%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.04%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     18      0.07%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     1      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2102      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1418069     79.58%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             9      0.00%     79.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        71049      3.99%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           94      0.01%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           16      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           70      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       173955      9.76%     93.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        78971      4.43%     97.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        18757      1.05%     98.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        18758      1.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1781852                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.516356                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               25568                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014349                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4076325                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2769323                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1573626                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    217802                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   204755                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            97348                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1696548                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       108770                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         29617                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         102175                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          181                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    2055418                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     7825                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       236684                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      130675                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                           108                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 25                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              20249                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           15580                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                    35829                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1695845                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        181707                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     86007                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             272060                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         203964                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        90353                       # Number of stores executed (Count)
system.cpu.numRate                           2.394896                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1681459                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1670974                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1182639                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1730699                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.359773                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.683330                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             183                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8205                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      717838                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1136780                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.986445                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.986445                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.013741                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.013741                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2327193                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1306618                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       19115                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      78580                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      865612                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     592071                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    730225                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         236684                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        130675                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        19990                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1132                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  347224                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            270763                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             35685                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               229609                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  229265                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998502                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    2948                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             268                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              261                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          918607                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts             29583                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       572514                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.985593                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.717608                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          293149     51.20%     51.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           61403     10.73%     61.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           33131      5.79%     67.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           46037      8.04%     75.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           34645      6.05%     81.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           24348      4.25%     86.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           11366      1.99%     88.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            4992      0.87%     88.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           63443     11.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       572514                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               717838                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1136780                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      197288                       # Number of memory references committed (Count)
system.cpu.commit.loads                        128245                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     152058                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      74749                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1097698                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  1656                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1670      0.15%      0.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       900391     79.21%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        37272      3.28%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           80      0.01%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           16      0.00%     82.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           62      0.01%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       109600      9.64%     92.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        50380      4.43%     96.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18645      1.64%     98.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        18663      1.64%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1136780                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         63443                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   157314                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                111429                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    373025                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 28518                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  29617                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               211632                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  6426                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2461320                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 41582                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             168321                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1716187                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      347224                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             232220                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        495295                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   71536                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           463                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                    147477                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  7376                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             699903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.840659                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.353717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   220553     31.51%     31.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    36904      5.27%     36.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    70896     10.13%     46.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4204      0.60%     47.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    45798      6.54%     54.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    65087      9.30%     63.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     8682      1.24%     64.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    46170      6.60%     71.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   201609     28.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               699903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.490355                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.423623                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         205                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  108439                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  25                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  61632                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             128245                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.515700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.072133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 127187     99.18%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   57      0.04%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   61      0.05%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   78      0.06%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  133      0.10%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  485      0.38%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   55      0.04%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   50      0.04%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   14      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   12      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  5      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  2      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 10      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 22      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 19      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 17      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  4      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  8      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               17      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              346                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               128245                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  181696                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   90353                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        40                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         3                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    708108000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  147548                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        84                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    708108000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    708108000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  29617                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   185267                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  109779                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    367245                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  7995                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2333288                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   669                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1014                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             2736754                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     5792160                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3399410                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     41264                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1312691                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1424062                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     42798                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2564328                       # The number of ROB reads (Count)
system.cpu.rob.writes                         4238310                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   717838                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1136780                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples      1773.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000591625750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            56                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            56                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2636                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 856                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          916                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         916                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        916                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       916                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      55                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       22.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    916                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   916                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      605                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      177                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       54                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      35                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      52                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      62                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      58                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      57                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.339286                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.179788                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.984273                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7                  1      1.79%      1.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      1.79%      3.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 2      3.57%      7.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      1.79%      8.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      1.79%     10.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 2      3.57%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                13     23.21%     37.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16                29     51.79%     89.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 2      3.57%     92.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 2      3.57%     96.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 2      3.57%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             56                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.285714                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.265084                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.867898                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                50     89.29%     89.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      5.36%     94.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      3.57%     98.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      1.79%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             56                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    58624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 58624                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               82789630.96024899                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               82789630.96024899                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      727729000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      397231.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1        55104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1        58368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 77818637.834906533360                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 82428104.187496811152                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1          916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1          916                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1     30897250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  17873132500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     33730.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  19512153.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1        58624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           58624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1        58624                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        58624                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1          916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1          916                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             916                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     82789631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           82789631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     82789631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          82789631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    165579262                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         165579262                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   861                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  912                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            39                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            70                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            62                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            42                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            28                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           23                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           41                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           95                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 14753500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                4305000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            30897250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 17135.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35885.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  663                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 735                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             77.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            80.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          374                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   303.229947                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   195.654730                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   294.430601                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          111     29.68%     29.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          105     28.07%     57.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           54     14.44%     72.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           26      6.95%     79.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           15      4.01%     83.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           13      3.48%     86.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           15      4.01%     90.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            9      2.41%     93.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           26      6.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          374                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  55104                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten               58368                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                77.818638                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                82.428104                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.61                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.64                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                78.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    708108000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1349460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           713460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3834180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2844900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 55932240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     62835660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    218999040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      346508940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    489.344761                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    568764000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     23660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    115684000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1328040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           705870                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         2313360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        1915740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 55932240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     51310260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    228704640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      342210150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    483.273950                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    594052000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     23660000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     90396000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    708108000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
