`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 12:38:10 CST (May 26 2023 04:38:10 UTC)

module SobelFilter_Add_6U_34_1(in1, out1);
  input [4:0] in1;
  output [5:0] out1;
  wire [4:0] in1;
  wire [5:0] out1;
  wire add_21_2_n_2, add_21_2_n_3, add_21_2_n_4, add_21_2_n_5,
       add_21_2_n_6;
  assign out1[0] = in1[0];
  INVX1 g2(.A (in1[1]), .Y (out1[1]));
  MXI2XL add_21_2_g65(.A (add_21_2_n_2), .B (in1[3]), .S0
       (add_21_2_n_5), .Y (out1[3]));
  MXI2X1 add_21_2_g66(.A (add_21_2_n_3), .B (in1[4]), .S0
       (add_21_2_n_6), .Y (out1[4]));
  NAND2X1 add_21_2_g67(.A (add_21_2_n_3), .B (add_21_2_n_6), .Y
       (out1[5]));
  NOR3X6 add_21_2_g68(.A (in1[1]), .B (in1[3]), .C (in1[2]), .Y
       (add_21_2_n_6));
  NOR2X1 add_21_2_g71(.A (in1[2]), .B (in1[1]), .Y (add_21_2_n_5));
  NAND2X1 add_21_2_g72(.A (in1[2]), .B (in1[1]), .Y (add_21_2_n_4));
  INVX1 add_21_2_g73(.A (in1[4]), .Y (add_21_2_n_3));
  INVXL add_21_2_g74(.A (in1[3]), .Y (add_21_2_n_2));
  NAND2BX1 add_21_2_g2(.AN (add_21_2_n_5), .B (add_21_2_n_4), .Y
       (out1[2]));
endmodule


