#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 21 20:37:27 2023
# Process ID: 463070
# Current directory: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1
# Command line: vivado -log design_1_v_frmbuf_wr_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_frmbuf_wr_0_0.tcl
# Log file: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0.vds
# Journal file: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_v_frmbuf_wr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/Tesis/Petalinux_Projects/ov7670/ov7670.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(ap_clk)' for design_1_v_frmbuf_wr_0_0.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'petalinux' on host 'kuhiu-Aspire-A515-51G' (Linux_x86_64 version 5.15.0-60-generic) on Tue Feb 21 20:37:53 UTC 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1'
Sourcing Tcl script '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0'.
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 828.027 ; gain = 128.000 ; free physical = 793 ; free virtual = 14700
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 828.027 ; gain = 128.000 ; free physical = 793 ; free virtual = 14700
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:209).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:210).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 892.027 ; gain = 192.000 ; free physical = 755 ; free virtual = 14668
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:286: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 892.027 ; gain = 192.000 ; free physical = 635 ; free virtual = 14549
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:276) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:312) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:383) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:419) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:453) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:622) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:742) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:781) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:186) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:279) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:282) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:284) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:315) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:318) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:386) in function 'MultiPixStream2Bytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:389) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:391) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:422) in function 'MultiPixStream2Bytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:425) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:456) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:459) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:625) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:628) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:630) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:637) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:745) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:748) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:750) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:757) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:784) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:787) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:202) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:204) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.6'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:161) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_frmbuf_wr' , detected/extracted 5 process function(s): 
	 'Block__proc'
	 'AXIvideo2MultiPixStream'
	 'Block__proc86'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_RGBX8_YUVX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:274:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_RGBX8_YUVX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:274:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_BGRX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:310:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_BGRX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:310:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_YUYV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:381:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_YUYV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:381:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_UYVY8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:417:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_UYVY8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:417:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_Y_UV8_Y_UV8_420' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:451:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_Y_UV8_Y_UV8_420' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:451:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_RGB8_YUV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:620:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_RGB8_YUV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:620:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_BGR8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:740:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_BGR8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:740:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_Y8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:779:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_Y8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:779:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_Bytes2AXIMMvideo_2planes' in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_Bytes2AXIMMvideo_2planes' in function 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:608:86) to (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:618:23) in function 'MultiPixStream2Bytes'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:727:86) to (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:738:23) in function 'MultiPixStream2Bytes'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:185:53) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 990.664 ; gain = 290.637 ; free physical = 476 ; free virtual = 14396
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:49:9)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstImg.V' with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1060.027 ; gain = 360.000 ; free physical = 400 ; free virtual = 14322
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc4' to 'Block_proc4'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc86' to 'Block_proc86'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.24 seconds; current allocated memory: 304.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 304.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 304.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 304.779 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 305.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 305.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Y8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_BGR8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_RGB8_YUV8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV8_Y_UV8_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_UYVY8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'loop_YUYV8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'loop_BGRX8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_RGBX8_YUVX8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (8.99375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'MultiPixStream2Bytes' consists of the following:
	fifo read on port 'mul_ln135_loc' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:135) [25]  (3.63 ns)
	'add' operation ('add_ln263', /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:263->/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:135) [1023]  (2.08 ns)
	'add' operation ('add_ln281', /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:281->/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:135) [1027]  (1.81 ns)
	blocking operation 1.47 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 308.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.81 seconds; current allocated memory: 312.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.66 seconds; current allocated memory: 313.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 314.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 314.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 315.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 315.986 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 313.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 314.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc86'.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 316.277 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 323.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111]  Elapsed time: 16.16 seconds; current allocated memory: 340.727 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_stride' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_stride', 'HwReg_video_format', 'HwReg_frm_buffer_V', 'HwReg_frm_buffer2_V' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 342.218 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast5_l_2_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_cast6_lo_1_U(design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_V_c_U(design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_V_s_35_U(design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln125_loc_chan_U(design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln132_loc_chan_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_0_V_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_1_V_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_2_V_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast5_l_1_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_cast6_lo_U(design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln135_loc_c_U(design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln135_loc_c_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_V_s_U(design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_V_s_U(design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast5_l_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln135_loc_c11_U(design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln135_loc_c12_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1060.027 ; gain = 360.000 ; free physical = 138 ; free virtual = 13966
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix design_1_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix design_1_v_frmbuf_wr_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 20:39:53 2023...
INFO: [HLS 200-112] Total elapsed time: 121.36 seconds; peak allocated memory: 342.218 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Feb 21 20:39:54 2023...
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc86.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc86.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
compile_c: Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 1438.746 ; gain = 5.938 ; free physical = 1464 ; free virtual = 15176
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_v_frmbuf_wr_0_0, cache-ID = eb1268ee2f39b5ee.
config_ip_cache: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1454.762 ; gain = 16.016 ; free physical = 1458 ; free virtual = 15181
INFO: [Common 17-206] Exiting Vivado at Tue Feb 21 20:40:03 2023...
