{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684187337520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684187337520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:48:57 2023 " "Processing started: Mon May 15 16:48:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684187337520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187337520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midi_module -c midi_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off midi_module -c midi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187337520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684187337983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684187337983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_8 " "Found entity 1: shift_8" {  } { { "source/shift_8.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/shift_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684187344321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187344321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/midi_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/midi_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 midi_top " "Found entity 1: midi_top" {  } { { "source/midi_top.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684187344321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187344321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/midi_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/midi_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 midi_receiver " "Found entity 1: midi_receiver" {  } { { "source/midi_receiver.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684187344321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187344321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/led_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_dec " "Found entity 1: led_dec" {  } { { "source/led_dec.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/led_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684187344321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187344321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "source/fifo.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684187344336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187344336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "midi_top " "Elaborating entity \"midi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684187344352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_receiver midi_receiver:midi " "Elaborating entity \"midi_receiver\" for hierarchy \"midi_receiver:midi\"" {  } { { "source/midi_top.sv" "midi" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684187344368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_8 midi_receiver:midi\|shift_8:buffer " "Elaborating entity \"shift_8\" for hierarchy \"midi_receiver:midi\|shift_8:buffer\"" {  } { { "source/midi_receiver.sv" "buffer" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_receiver.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684187344368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_dec led_dec:led_high " "Elaborating entity \"led_dec\" for hierarchy \"led_dec:led_high\"" {  } { { "source/midi_top.sv" "led_high" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684187344368 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_high_bit VCC " "Pin \"led_high_bit\" is stuck at VCC" {  } { { "source/midi_top.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684187344680 "|midi_top|led_high_bit"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684187344680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684187344743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684187345015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684187345108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684187345108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684187345140 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684187345140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684187345140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684187345140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684187345155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:49:05 2023 " "Processing ended: Mon May 15 16:49:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684187345155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684187345155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684187345155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684187345155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684187346264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684187346264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:49:05 2023 " "Processing started: Mon May 15 16:49:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684187346264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684187346264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off midi_module -c midi_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off midi_module -c midi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684187346264 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684187346389 ""}
{ "Info" "0" "" "Project  = midi_module" {  } {  } 0 0 "Project  = midi_module" 0 0 "Fitter" 0 0 1684187346389 ""}
{ "Info" "0" "" "Revision = midi_module" {  } {  } 0 0 "Revision = midi_module" 0 0 "Fitter" 0 0 1684187346389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684187346452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684187346452 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "midi_module EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"midi_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684187346452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684187346499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684187346499 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684187346764 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684187346780 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684187347029 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684187347029 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684187347029 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684187347029 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684187347029 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684187347029 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1684187347779 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSCLK (Rise) SYSCLK (Rise) setup and hold " "From SYSCLK (Rise) to SYSCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684187347779 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1684187347779 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1684187347779 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684187347779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684187347779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       SYSCLK " "  20.000       SYSCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684187347779 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1684187347779 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684187347794 ""}  } { { "source/midi_top.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684187347794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684187347966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684187347982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684187347982 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684187347982 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684187347998 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684187348013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684187349568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684187349662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684187349693 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684187350430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684187350430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684187350586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684187352880 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684187352880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684187353021 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1684187353021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684187353021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684187353021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684187353115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684187353115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684187353302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684187353302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684187353474 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684187353758 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din 3.3-V LVCMOS J10 " "Pin din uses I/O standard 3.3-V LVCMOS at J10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "din" } } } } { "source/midi_top.sv" "" { Text "C:/cygwin64/home/gyaan/midi_module/source/midi_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/cygwin64/home/gyaan/midi_module/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1684187353961 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1684187353961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin64/home/gyaan/midi_module/output_files/midi_module.fit.smsg " "Generated suppressed messages file C:/cygwin64/home/gyaan/midi_module/output_files/midi_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684187354008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5994 " "Peak virtual memory: 5994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684187354210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:49:14 2023 " "Processing ended: Mon May 15 16:49:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684187354210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684187354210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684187354210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684187354210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684187355216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684187355216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:49:15 2023 " "Processing started: Mon May 15 16:49:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684187355216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684187355216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off midi_module -c midi_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off midi_module -c midi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684187355216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684187355466 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684187357591 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684187357669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684187357903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:49:17 2023 " "Processing ended: Mon May 15 16:49:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684187357903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684187357903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684187357903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684187357903 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684187358509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684187358993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684187359009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:49:18 2023 " "Processing started: Mon May 15 16:49:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684187359009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684187359009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta midi_module -c midi_module " "Command: quartus_sta midi_module -c midi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684187359009 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1684187359132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684187359398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684187359398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187359445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187359445 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1684187359789 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSCLK (Rise) SYSCLK (Rise) setup and hold " "From SYSCLK (Rise) to SYSCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684187359804 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1684187359804 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684187359804 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684187359804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.995 " "Worst-case setup slack is 15.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.995               0.000 SYSCLK  " "   15.995               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187359820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 SYSCLK  " "    0.402               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187359820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.831 " "Worst-case recovery slack is 17.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.831               0.000 SYSCLK  " "   17.831               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187359835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.186 " "Worst-case removal slack is 1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 SYSCLK  " "    1.186               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187359835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.756 " "Worst-case minimum pulse width slack is 9.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.756               0.000 SYSCLK  " "    9.756               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187359835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187359835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684187359882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684187359898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684187360085 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSCLK (Rise) SYSCLK (Rise) setup and hold " "From SYSCLK (Rise) to SYSCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684187360117 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1684187360117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.370 " "Worst-case setup slack is 16.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.370               0.000 SYSCLK  " "   16.370               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 SYSCLK  " "    0.354               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.041 " "Worst-case recovery slack is 18.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.041               0.000 SYSCLK  " "   18.041               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.083 " "Worst-case removal slack is 1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083               0.000 SYSCLK  " "    1.083               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.776 " "Worst-case minimum pulse width slack is 9.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.776               0.000 SYSCLK  " "    9.776               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360148 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684187360210 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSCLK (Rise) SYSCLK (Rise) setup and hold " "From SYSCLK (Rise) to SYSCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1684187360257 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1684187360257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.079 " "Worst-case setup slack is 18.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.079               0.000 SYSCLK  " "   18.079               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 SYSCLK  " "    0.181               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.896 " "Worst-case recovery slack is 18.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.896               0.000 SYSCLK  " "   18.896               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 SYSCLK  " "    0.568               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.437 " "Worst-case minimum pulse width slack is 9.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.437               0.000 SYSCLK  " "    9.437               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684187360273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684187360273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684187360616 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684187360616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684187360673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:49:20 2023 " "Processing ended: Mon May 15 16:49:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684187360673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684187360673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684187360673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684187360673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1684187361621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684187361637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:49:21 2023 " "Processing started: Mon May 15 16:49:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684187361637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684187361637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off midi_module -c midi_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off midi_module -c midi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684187361637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1684187362137 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_85c_slow.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_85c_slow.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_0c_slow.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_0c_slow.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_min_1200mv_0c_fast.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_min_1200mv_0c_fast.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module.vo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module.vo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_85c_v_slow.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_85c_v_slow.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_7_1200mv_0c_v_slow.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_7_1200mv_0c_v_slow.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_min_1200mv_0c_v_fast.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_min_1200mv_0c_v_fast.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "midi_module_v.sdo C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/ simulation " "Generated file midi_module_v.sdo in folder \"C:/cygwin64/home/gyaan/midi_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684187362371 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187362371 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_7_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187362371 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187362371 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.mod C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.data " "Generated files \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.mod\" and \"C:/cygwin64/home/gyaan/midi_module/timing/stamp//midi_module_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1684187362371 ""}
{ "Info" "IQNETO_GENERATED_HSPICE_FILES" "38 " "Generated 38 HSPICE Output files for board level analysis" { { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m24_segments_out_high_0__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m24_segments_out_high_0__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y22_segments_out_high_1__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y22_segments_out_high_1__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w21_segments_out_high_2__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w21_segments_out_high_2__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w22_segments_out_high_3__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w22_segments_out_high_3__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w25_segments_out_high_4__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_w25_segments_out_high_4__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u23_segments_out_high_5__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u23_segments_out_high_5__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u24_segments_out_high_6__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_u24_segments_out_high_6__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g18_segments_out_low_0__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g18_segments_out_low_0__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f22_segments_out_low_1__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f22_segments_out_low_1__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e17_segments_out_low_2__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e17_segments_out_low_2__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l26_segments_out_low_3__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l26_segments_out_low_3__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l25_segments_out_low_4__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_l25_segments_out_low_4__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j22_segments_out_low_5__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j22_segments_out_low_5__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_h22_segments_out_low_6__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_h22_segments_out_low_6__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f19_led_high_bit_out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f19_led_high_bit_out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g19_led_din_out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_g19_led_din_out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j10_din_in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_j10_din_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y2_clk_in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_y2_clk_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m23_reset_in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_m23_reset_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f4__altera_asdo_data1__in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_f4__altera_asdo_data1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e2__altera_flash_nce_ncso__in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_e2__altera_flash_nce_ncso__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p3__altera_dclk__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p3__altera_dclk__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_n7__altera_data0__in.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_n7__altera_data0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p28__altera_nceo__out.sp " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/ep4ce115_p28__altera_nceo__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/output_delay_control.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/output_delay_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/package.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/package.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_diff_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_deddiff_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_deddiff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_tt.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_tt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_hio.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_hio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/slew_rate.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/slew_rate.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_lvds.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_lvds.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_vio.lib " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/drive_select_vio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/vio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_diff_buffer.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/cir/hio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ff.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ff.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ss.inc " "Generated HSPICE Output File C:/cygwin64/home/gyaan/midi_module/board/hspice/lib/cive_ss.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1684187362871 ""}  } {  } 0 199053 "Generated %1!d! HSPICE Output files for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1684187362871 ""}
{ "Info" "0" "" "TOTAL BSCAN REGISTERS IS 540" {  } {  } 0 0 "TOTAL BSCAN REGISTERS IS 540" 0 0 "EDA Netlist Writer" 0 0 1684187362933 ""}
{ "Info" "0" "" "TOTAL IO PAD COUNT IS 532" {  } {  } 0 0 "TOTAL IO PAD COUNT IS 532" 0 0 "EDA Netlist Writer" 0 0 1684187362933 ""}
{ "Warning" "0" "" "New Pin Type UDCLK" {  } {  } 0 0 "New Pin Type UDCLK" 0 0 "EDA Netlist Writer" 0 0 1684187362965 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187362980 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187362980 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187362980 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187362980 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363090 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363090 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363090 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363090 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363230 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363230 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363230 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363230 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363371 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363371 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363371 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1684187363371 ""}
{ "Info" "0" "" "EP4CE115F29 has 540 JTAG SEQUENCE AVAILABLE" {  } {  } 0 0 "EP4CE115F29 has 540 JTAG SEQUENCE AVAILABLE" 0 0 "EDA Netlist Writer" 0 0 1684187363730 ""}
{ "Info" "IQNETO_DONE_BSDL_GENERATION" "C:/cygwin64/home/gyaan/midi_module/board/bsd/EP4CE115F29C7_pre.bsd " "Generated Boundary-Scan Description Language output file C:/cygwin64/home/gyaan/midi_module/board/bsd/EP4CE115F29C7_pre.bsd for board-level analysis" {  } {  } 0 199065 "Generated Boundary-Scan Description Language output file %1!s! for board-level analysis" 0 0 "EDA Netlist Writer" 0 -1 1684187363746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 18 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684187363808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:49:23 2023 " "Processing ended: Mon May 15 16:49:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684187363808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684187363808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684187363808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684187363808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1684187364930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus Prime " "Running Quartus Prime Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684187364945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 16:49:24 2023 " "Processing started: Mon May 15 16:49:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684187364945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1684187364945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/qeda_write_fx.tcl midi_module midi_module " "Command: quartus_cdb -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/qeda_write_fx.tcl midi_module midi_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1684187364945 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "midi_module midi_module " "Quartus(args): midi_module midi_module" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Compiler Database Interface" 0 -1 1684187364945 ""}
{ "Info" "0" "" "Info: Read atom netlist" {  } {  } 0 0 "Info: Read atom netlist" 0 0 "Compiler Database Interface" 0 0 1684187365242 ""}
{ "Info" "0" "" "Info: Directory C:/cygwin64/home/gyaan/midi_module/board/fpgaxchange exists --if you continue the contents of the directory may be overwritten" {  } {  } 0 0 "Info: Directory C:/cygwin64/home/gyaan/midi_module/board/fpgaxchange exists --if you continue the contents of the directory may be overwritten" 0 0 "Compiler Database Interface" 0 0 1684187365242 ""}
{ "Info" "0" "" "Info: Generating FPGA Xchange file C:/cygwin64/home/gyaan/midi_module/board/fpgaxchange/midi_module.fx" {  } {  } 0 0 "Info: Generating FPGA Xchange file C:/cygwin64/home/gyaan/midi_module/board/fpgaxchange/midi_module.fx" 0 0 "Compiler Database Interface" 0 0 1684187365242 ""}
{ "Info" "0" "" "Info: FPGA Xchange file C:/cygwin64/home/gyaan/midi_module/board/fpgaxchange/midi_module.fx generated successfully" {  } {  } 0 0 "Info: FPGA Xchange file C:/cygwin64/home/gyaan/midi_module/board/fpgaxchange/midi_module.fx generated successfully" 0 0 "Compiler Database Interface" 0 0 1684187365258 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/qeda_write_fx.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/qeda_write_fx.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Compiler Database Interface" 0 -1 1684187365258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus Prime " "Quartus Prime Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684187365258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 16:49:25 2023 " "Processing ended: Mon May 15 16:49:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684187365258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684187365258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684187365258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1684187365258 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1684187365867 ""}
