Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramData/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5b3de598d9d943c0affb58e92e5897ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_filter_tb_behav xil_defaultlib.fir_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
