\hypertarget{struct_d_m_a___stream___type_def}{\section{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
}


D\-M\-A Controller.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{N\-D\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{P\-A\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{M0\-A\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{M1\-A\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{F\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\-M\-A Controller. 

Definition at line 466 of file stm32f4xx.\-h.



\subsection{Field Documentation}
\hypertarget{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}
D\-M\-A stream x configuration register 

Definition at line 468 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!F\-C\-R@{F\-C\-R}}
\index{F\-C\-R@{F\-C\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-F\-C\-R}}\label{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}
D\-M\-A stream x F\-I\-F\-O control register 

Definition at line 473 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!M0\-A\-R@{M0\-A\-R}}
\index{M0\-A\-R@{M0\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{M0\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-M0\-A\-R}}\label{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}
D\-M\-A stream x memory 0 address register 

Definition at line 471 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!M1\-A\-R@{M1\-A\-R}}
\index{M1\-A\-R@{M1\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{M1\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-M1\-A\-R}}\label{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}
D\-M\-A stream x memory 1 address register 

Definition at line 472 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!N\-D\-T\-R@{N\-D\-T\-R}}
\index{N\-D\-T\-R@{N\-D\-T\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{N\-D\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-N\-D\-T\-R}}\label{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}
D\-M\-A stream x number of data register 

Definition at line 469 of file stm32f4xx.\-h.

\hypertarget{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!P\-A\-R@{P\-A\-R}}
\index{P\-A\-R@{P\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def\-::\-P\-A\-R}}\label{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}
D\-M\-A stream x peripheral address register 

Definition at line 470 of file stm32f4xx.\-h.



The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
