static int T_1 F_1 ( void )\r\n{\r\nF_2 ( & V_1 , L_1 , 2 << 20 ) ;\r\nF_2 ( & V_2 , L_2 , 2 << 20 ) ;\r\nF_2 ( & V_3 , L_3 , 2 << 20 ) ;\r\nF_2 ( & V_4 , L_4 , 2 << 20 ) ;\r\nF_2 ( & V_5 , L_5 , 2 << 20 ) ;\r\nF_2 ( & V_6 , L_6 , 2 << 20 ) ;\r\nreturn F_3 ( V_7 ,\r\nF_4 ( V_7 ) ) ;\r\n}\r\nvoid T_1 F_5 ( void )\r\n{\r\nF_6 ( V_8 ,\r\nF_4 ( V_8 ) ) ;\r\n}\r\nvoid F_7 ( void )\r\n{\r\nF_8 ( V_9 , V_10 ) ;\r\n}\r\nvoid T_1 F_9 ( void )\r\n{\r\nF_10 ( & V_11 ) ;\r\n}\r\nstatic int F_11 ( struct V_12 * V_13 ,\r\nunsigned long V_14 , void * V_15 )\r\n{\r\nif ( ! ( V_14 & V_16 ) )\r\nreturn V_17 ;\r\nV_18 . V_19 = F_12 ( 0xff800020 ) ;\r\nV_18 . V_19 |= 0xa5a50000 ;\r\nV_18 . V_20 = F_12 ( 0xfec10004 ) ;\r\nV_18 . V_21 = F_12 ( 0xfec10010 ) ;\r\nV_18 . V_22 = F_12 ( 0xfec10014 ) ;\r\nV_18 . V_23 = F_12 ( 0xfec10018 ) ;\r\nV_18 . V_24 = F_12 ( 0xfec1001c ) ;\r\nV_18 . V_25 = F_12 ( 0xfec10020 ) ;\r\nV_18 . V_26 = F_12 ( 0xfec10030 ) ;\r\nV_18 . V_27 = F_12 ( 0xfec10034 ) ;\r\nV_18 . V_28 = F_12 ( 0xfec10038 ) ;\r\nV_18 . V_29 = F_12 ( 0xfec1003c ) ;\r\nV_18 . V_30 = F_12 ( 0xfec10040 ) ;\r\nV_18 . V_31 = F_13 ( 0xa4080000 ) ;\r\nV_18 . V_32 = F_13 ( 0xa4080004 ) ;\r\nV_18 . V_33 = F_13 ( 0xa4080008 ) ;\r\nV_18 . V_34 = F_13 ( 0xa408000c ) ;\r\nV_18 . V_35 = F_13 ( 0xa4080010 ) ;\r\nV_18 . V_36 = F_13 ( 0xa4080014 ) ;\r\nV_18 . V_37 = F_13 ( 0xa4080018 ) ;\r\nV_18 . V_38 = F_13 ( 0xa408001c ) ;\r\nV_18 . V_39 = F_13 ( 0xa4080020 ) ;\r\nV_18 . V_40 = F_13 ( 0xa4080024 ) ;\r\nV_18 . V_41 = F_13 ( 0xa4080028 ) ;\r\nV_18 . V_42 = F_13 ( 0xa408002c ) ;\r\nV_18 . V_43 = F_14 ( 0xa4080080 ) ;\r\nV_18 . V_44 = F_14 ( 0xa4080084 ) ;\r\nV_18 . V_45 = F_14 ( 0xa4080088 ) ;\r\nV_18 . V_46 = F_14 ( 0xa408008c ) ;\r\nV_18 . V_47 = F_14 ( 0xa4080090 ) ;\r\nV_18 . V_48 = F_14 ( 0xa4080094 ) ;\r\nV_18 . V_49 = F_14 ( 0xa4080098 ) ;\r\nV_18 . V_50 = F_14 ( 0xa408009c ) ;\r\nV_18 . V_51 = F_14 ( 0xa40800a0 ) ;\r\nV_18 . V_52 = F_14 ( 0xa40800a4 ) ;\r\nV_18 . V_53 = F_14 ( 0xa40800a8 ) ;\r\nV_18 . V_54 = F_14 ( 0xa40800ac ) ;\r\nV_18 . V_55 = F_14 ( 0xa40800b0 ) ;\r\nV_18 . V_56 = F_14 ( 0xa4520000 ) ;\r\nV_18 . V_56 |= 0x5a00 ;\r\nV_18 . V_57 = F_14 ( 0xa4520004 ) ;\r\nV_18 . V_57 |= 0xa500 ;\r\nF_15 ( V_18 . V_57 & 0x07 , 0xa4520004 ) ;\r\nV_18 . V_58 = F_12 ( 0xa4150018 ) ;\r\nV_18 . V_59 = F_12 ( 0xa415003c ) ;\r\nreturn V_17 ;\r\n}\r\nstatic int F_16 ( struct V_12 * V_13 ,\r\nunsigned long V_14 , void * V_15 )\r\n{\r\nif ( ! ( V_14 & V_16 ) )\r\nreturn V_17 ;\r\nF_8 ( V_18 . V_19 , 0xff800020 ) ;\r\nF_8 ( V_18 . V_20 , 0xfec10004 ) ;\r\nF_8 ( V_18 . V_21 , 0xfec10010 ) ;\r\nF_8 ( V_18 . V_22 , 0xfec10014 ) ;\r\nF_8 ( V_18 . V_23 , 0xfec10018 ) ;\r\nF_8 ( V_18 . V_24 , 0xfec1001c ) ;\r\nF_8 ( V_18 . V_25 , 0xfec10020 ) ;\r\nF_8 ( V_18 . V_26 , 0xfec10030 ) ;\r\nF_8 ( V_18 . V_27 , 0xfec10034 ) ;\r\nF_8 ( V_18 . V_28 , 0xfec10038 ) ;\r\nF_8 ( V_18 . V_29 , 0xfec1003c ) ;\r\nF_8 ( V_18 . V_30 , 0xfec10040 ) ;\r\nF_15 ( V_18 . V_31 , 0xa4080000 ) ;\r\nF_15 ( V_18 . V_32 , 0xa4080004 ) ;\r\nF_15 ( V_18 . V_33 , 0xa4080008 ) ;\r\nF_15 ( V_18 . V_34 , 0xa408000c ) ;\r\nF_15 ( V_18 . V_35 , 0xa4080010 ) ;\r\nF_15 ( V_18 . V_36 , 0xa4080014 ) ;\r\nF_15 ( V_18 . V_37 , 0xa4080018 ) ;\r\nF_15 ( V_18 . V_38 , 0xa408001c ) ;\r\nF_15 ( V_18 . V_39 , 0xa4080020 ) ;\r\nF_15 ( V_18 . V_40 , 0xa4080024 ) ;\r\nF_15 ( V_18 . V_41 , 0xa4080028 ) ;\r\nF_15 ( V_18 . V_42 , 0xa408002c ) ;\r\nF_17 ( V_18 . V_43 , 0xa4080080 ) ;\r\nF_17 ( V_18 . V_44 , 0xa4080084 ) ;\r\nF_17 ( V_18 . V_45 , 0xa4080088 ) ;\r\nF_17 ( V_18 . V_46 , 0xa408008c ) ;\r\nF_17 ( V_18 . V_47 , 0xa4080090 ) ;\r\nF_17 ( V_18 . V_48 , 0xa4080094 ) ;\r\nF_17 ( V_18 . V_49 , 0xa4080098 ) ;\r\nF_17 ( V_18 . V_50 , 0xa408009c ) ;\r\nF_17 ( V_18 . V_51 , 0xa40800a0 ) ;\r\nF_17 ( V_18 . V_52 , 0xa40800a4 ) ;\r\nF_17 ( V_18 . V_53 , 0xa40800a8 ) ;\r\nF_17 ( V_18 . V_54 , 0xa40800ac ) ;\r\nF_17 ( V_18 . V_55 , 0xa40800b0 ) ;\r\nF_15 ( V_18 . V_56 , 0xa4520000 ) ;\r\nF_15 ( V_18 . V_57 , 0xa4520004 ) ;\r\nF_8 ( V_18 . V_58 , 0xa4150018 ) ;\r\nF_8 ( V_18 . V_59 , 0xa415003c ) ;\r\nreturn V_17 ;\r\n}\r\nstatic int T_1 F_18 ( void )\r\n{\r\nF_19 ( & V_60 ,\r\n& V_61 ) ;\r\nF_19 ( & V_62 ,\r\n& V_63 ) ;\r\nreturn 0 ;\r\n}
