#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55cef9e16740 .scope module, "CPU" "CPU" 2 11;
 .timescale -9 -9;
v0x55cef9e65770_0 .net "ALU_Code", 2 0, v0x55cef9e61690_0;  1 drivers
v0x55cef9e65850_0 .net "Carry", 0 0, L_0x55cef9e673d0;  1 drivers
v0x55cef9e65910_0 .net "alumuxout", 15 0, v0x55cef9e61b70_0;  1 drivers
v0x55cef9e65a00_0 .net "aluop", 0 0, v0x55cef9e62230_0;  1 drivers
v0x55cef9e65af0_0 .net "branch", 0 0, v0x55cef9e622f0_0;  1 drivers
v0x55cef9e65be0_0 .var "clk", 0 0;
v0x55cef9e65cd0_0 .net "func", 3 0, L_0x55cef9e670b0;  1 drivers
v0x55cef9e65d70_0 .net "immediate", 6 0, L_0x55cef9e671a0;  1 drivers
v0x55cef9e65e10_0 .net "instruction", 15 0, L_0x55cef9e67bd0;  1 drivers
v0x55cef9e65f40_0 .net "isZero", 0 0, L_0x55cef9e67460;  1 drivers
v0x55cef9e66010_0 .net "jump", 0 0, v0x55cef9e62390_0;  1 drivers
v0x55cef9e660e0_0 .net "mem_out", 15 0, L_0x55cef9e67d50;  1 drivers
v0x55cef9e66180_0 .net "memmuxresult", 15 0, v0x55cef9e63d50_0;  1 drivers
v0x55cef9e66270_0 .net "memtoreg", 0 0, v0x55cef9e62460_0;  1 drivers
v0x55cef9e66360_0 .net "memwrite", 0 0, v0x55cef9e62520_0;  1 drivers
v0x55cef9e66450_0 .net "opcode", 2 0, L_0x55cef9e66d70;  1 drivers
v0x55cef9e66540_0 .var "pc", 15 0;
v0x55cef9e665e0_0 .net "rd", 2 0, L_0x55cef9e67010;  1 drivers
v0x55cef9e66680_0 .net "read1", 15 0, L_0x55cef9e67700;  1 drivers
v0x55cef9e66770_0 .net "read2", 15 0, L_0x55cef9e679e0;  1 drivers
v0x55cef9e66810_0 .net "reg_dest", 0 0, v0x55cef9e626f0_0;  1 drivers
v0x55cef9e66900_0 .net "reg_result", 2 0, v0x55cef9e65550_0;  1 drivers
v0x55cef9e66a10_0 .net "regwrite", 0 0, v0x55cef9e62790_0;  1 drivers
v0x55cef9e66b00_0 .net "res", 15 0, v0x55cef9e61070_0;  1 drivers
v0x55cef9e66bc0_0 .net "rs", 2 0, L_0x55cef9e66e80;  1 drivers
v0x55cef9e66c80_0 .net "rt", 2 0, L_0x55cef9e66f70;  1 drivers
L_0x55cef9e66d70 .part L_0x55cef9e67bd0, 13, 3;
L_0x55cef9e66e80 .part L_0x55cef9e67bd0, 10, 3;
L_0x55cef9e66f70 .part L_0x55cef9e67bd0, 7, 3;
L_0x55cef9e67010 .part L_0x55cef9e67bd0, 4, 3;
L_0x55cef9e670b0 .part L_0x55cef9e67bd0, 0, 4;
L_0x55cef9e671a0 .part L_0x55cef9e67bd0, 0, 7;
S_0x55cef9e168d0 .scope module, "alu_test" "alu" 2 44, 3 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "ALU_Code";
    .port_info 3 /OUTPUT 16 "ALU_Out";
    .port_info 4 /OUTPUT 1 "Carry";
    .port_info 5 /OUTPUT 1 "isZero";
L_0x55cef9e673d0 .functor BUFZ 1, v0x55cef9e61150_0, C4<0>, C4<0>, C4<0>;
L_0x55cef9e67460 .functor BUFZ 1, v0x55cef9e612d0_0, C4<0>, C4<0>, C4<0>;
v0x55cef9e3efb0_0 .net "A", 15 0, L_0x55cef9e67700;  alias, 1 drivers
v0x55cef9e60d30_0 .net "ALU_Code", 2 0, v0x55cef9e61690_0;  alias, 1 drivers
v0x55cef9e60e10_0 .net "ALU_Out", 15 0, v0x55cef9e61070_0;  alias, 1 drivers
v0x55cef9e60ed0_0 .net "B", 15 0, v0x55cef9e61b70_0;  alias, 1 drivers
v0x55cef9e60fb0_0 .net "Carry", 0 0, L_0x55cef9e673d0;  alias, 1 drivers
v0x55cef9e61070_0 .var "Result", 15 0;
v0x55cef9e61150_0 .var "carry", 0 0;
v0x55cef9e61210_0 .net "isZero", 0 0, L_0x55cef9e67460;  alias, 1 drivers
v0x55cef9e612d0_0 .var "iszero", 0 0;
E_0x55cef9e36890 .event edge, v0x55cef9e60d30_0, v0x55cef9e3efb0_0, v0x55cef9e60ed0_0, v0x55cef9e61070_0;
S_0x55cef9e61450 .scope module, "aluctrl_test" "aluctrl" 2 50, 4 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 4 "func";
    .port_info 2 /OUTPUT 3 "ALU_Code";
v0x55cef9e61690_0 .var "ALU_Code", 2 0;
v0x55cef9e61770_0 .net "func", 3 0, L_0x55cef9e670b0;  alias, 1 drivers
v0x55cef9e61830_0 .net "opcode", 2 0, L_0x55cef9e66d70;  alias, 1 drivers
E_0x55cef9e36610 .event edge, v0x55cef9e61830_0, v0x55cef9e61770_0;
S_0x55cef9e61970 .scope module, "alumux_test" "alumux" 2 48, 5 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "immediate";
    .port_info 1 /INPUT 16 "read2";
    .port_info 2 /INPUT 1 "aluop";
    .port_info 3 /OUTPUT 16 "alumuxout";
v0x55cef9e61b70_0 .var "alumuxout", 15 0;
v0x55cef9e61c30_0 .net "aluop", 0 0, v0x55cef9e62230_0;  alias, 1 drivers
v0x55cef9e61cd0_0 .net "immediate", 6 0, L_0x55cef9e671a0;  alias, 1 drivers
v0x55cef9e61d90_0 .net "read2", 15 0, L_0x55cef9e679e0;  alias, 1 drivers
E_0x55cef9e46cb0 .event edge, v0x55cef9e61c30_0, v0x55cef9e61d90_0, v0x55cef9e61cd0_0;
S_0x55cef9e61ef0 .scope module, "control_test" "control" 2 49, 6 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "jump";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "aluop";
    .port_info 6 /OUTPUT 1 "reg_dest";
    .port_info 7 /OUTPUT 1 "memtoreg";
v0x55cef9e62230_0 .var "aluop", 0 0;
v0x55cef9e622f0_0 .var "branch", 0 0;
v0x55cef9e62390_0 .var "jump", 0 0;
v0x55cef9e62460_0 .var "memtoreg", 0 0;
v0x55cef9e62520_0 .var "memwrite", 0 0;
v0x55cef9e62630_0 .net "opcode", 2 0, L_0x55cef9e66d70;  alias, 1 drivers
v0x55cef9e626f0_0 .var "reg_dest", 0 0;
v0x55cef9e62790_0 .var "regwrite", 0 0;
E_0x55cef9e46d30 .event edge, v0x55cef9e61830_0;
S_0x55cef9e629a0 .scope module, "imem_test" "imem" 2 47, 7 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x55cef9e67bd0 .functor BUFZ 16, L_0x55cef9e67ae0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55cef9e62ba0_0 .net *"_ivl_0", 15 0, L_0x55cef9e67ae0;  1 drivers
v0x55cef9e62ca0_0 .net "instruction", 15 0, L_0x55cef9e67bd0;  alias, 1 drivers
v0x55cef9e62d80_0 .net "pc", 15 0, v0x55cef9e66540_0;  1 drivers
v0x55cef9e62e40 .array "ram", 255 0, 15 0;
L_0x55cef9e67ae0 .array/port v0x55cef9e62e40, v0x55cef9e66540_0;
S_0x55cef9e62f60 .scope module, "mem_test" "mem" 2 51, 8 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x55cef9e67d50 .functor BUFZ 16, L_0x55cef9e67c90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55cef9e63250_0 .net *"_ivl_0", 15 0, L_0x55cef9e67c90;  1 drivers
v0x55cef9e63350_0 .net "address", 15 0, v0x55cef9e61070_0;  alias, 1 drivers
v0x55cef9e63440_0 .net "clk", 0 0, v0x55cef9e65be0_0;  1 drivers
v0x55cef9e63510_0 .net "data_in", 15 0, L_0x55cef9e679e0;  alias, 1 drivers
v0x55cef9e635e0_0 .net "data_out", 15 0, L_0x55cef9e67d50;  alias, 1 drivers
v0x55cef9e636f0 .array "ram", 255 0, 15 0;
v0x55cef9e637b0_0 .net "we", 0 0, v0x55cef9e62520_0;  alias, 1 drivers
E_0x55cef9e631f0 .event posedge, v0x55cef9e63440_0;
L_0x55cef9e67c90 .array/port v0x55cef9e636f0, v0x55cef9e61070_0;
S_0x55cef9e63900 .scope module, "memmux_test" "memmux" 2 52, 9 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "data_from_mem";
    .port_info 1 /INPUT 16 "alu_result";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 16 "memmuxout";
v0x55cef9e63b60_0 .net "alu_result", 15 0, v0x55cef9e61070_0;  alias, 1 drivers
v0x55cef9e63c90_0 .net "data_from_mem", 15 0, L_0x55cef9e67d50;  alias, 1 drivers
v0x55cef9e63d50_0 .var "memmuxout", 15 0;
v0x55cef9e63e20_0 .net "memtoreg", 0 0, v0x55cef9e62460_0;  alias, 1 drivers
E_0x55cef9e63ae0 .event edge, v0x55cef9e62460_0, v0x55cef9e60e10_0, v0x55cef9e635e0_0;
S_0x55cef9e63f80 .scope module, "reg_test" "regfile" 2 46, 10 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 3 "rega";
    .port_info 3 /INPUT 3 "regb";
    .port_info 4 /INPUT 3 "wreg";
    .port_info 5 /INPUT 16 "writedata";
    .port_info 6 /OUTPUT 16 "read1";
    .port_info 7 /OUTPUT 16 "read2";
L_0x55cef9e67700 .functor BUFZ 16, L_0x55cef9e67520, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55cef9e679e0 .functor BUFZ 16, L_0x55cef9e677c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55cef9e64280_0 .net *"_ivl_0", 15 0, L_0x55cef9e67520;  1 drivers
v0x55cef9e64380_0 .net *"_ivl_10", 4 0, L_0x55cef9e67860;  1 drivers
L_0x7f9a64f12060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cef9e64460_0 .net *"_ivl_13", 1 0, L_0x7f9a64f12060;  1 drivers
v0x55cef9e64520_0 .net *"_ivl_2", 4 0, L_0x55cef9e675c0;  1 drivers
L_0x7f9a64f12018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cef9e64600_0 .net *"_ivl_5", 1 0, L_0x7f9a64f12018;  1 drivers
v0x55cef9e64730_0 .net *"_ivl_8", 15 0, L_0x55cef9e677c0;  1 drivers
v0x55cef9e64810_0 .net "clk", 0 0, v0x55cef9e65be0_0;  alias, 1 drivers
v0x55cef9e648b0_0 .net "read1", 15 0, L_0x55cef9e67700;  alias, 1 drivers
v0x55cef9e64980_0 .net "read2", 15 0, L_0x55cef9e679e0;  alias, 1 drivers
v0x55cef9e64a20 .array "reg8", 0 7, 15 0;
v0x55cef9e64ae0_0 .net "rega", 2 0, L_0x55cef9e66e80;  alias, 1 drivers
v0x55cef9e64bc0_0 .net "regb", 2 0, L_0x55cef9e66f70;  alias, 1 drivers
v0x55cef9e64ca0_0 .net "wreg", 2 0, v0x55cef9e65550_0;  alias, 1 drivers
v0x55cef9e64d80_0 .net "write_en", 0 0, v0x55cef9e62790_0;  alias, 1 drivers
v0x55cef9e64e20_0 .net "writedata", 15 0, v0x55cef9e63d50_0;  alias, 1 drivers
L_0x55cef9e67520 .array/port v0x55cef9e64a20, L_0x55cef9e675c0;
L_0x55cef9e675c0 .concat [ 3 2 0 0], L_0x55cef9e66e80, L_0x7f9a64f12018;
L_0x55cef9e677c0 .array/port v0x55cef9e64a20, L_0x55cef9e67860;
L_0x55cef9e67860 .concat [ 3 2 0 0], L_0x55cef9e66f70, L_0x7f9a64f12060;
S_0x55cef9e65020 .scope module, "regfilemux_test" "regfilemux" 2 45, 11 1 0, S_0x55cef9e16740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_dest";
    .port_info 1 /INPUT 3 "rt";
    .port_info 2 /INPUT 3 "rd";
    .port_info 3 /OUTPUT 3 "reg_result";
v0x55cef9e65360_0 .net "rd", 2 0, L_0x55cef9e67010;  alias, 1 drivers
v0x55cef9e65460_0 .net "reg_dest", 0 0, v0x55cef9e626f0_0;  alias, 1 drivers
v0x55cef9e65550_0 .var "reg_result", 2 0;
v0x55cef9e65650_0 .net "rt", 2 0, L_0x55cef9e66f70;  alias, 1 drivers
E_0x55cef9e652e0 .event edge, v0x55cef9e626f0_0, v0x55cef9e65360_0, v0x55cef9e64bc0_0;
    .scope S_0x55cef9e168d0;
T_0 ;
    %wait E_0x55cef9e36890;
    %load/vec4 v0x55cef9e60d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x55cef9e3efb0_0;
    %load/vec4 v0x55cef9e60ed0_0;
    %add;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %pad/u 17;
    %load/vec4 v0x55cef9e60ed0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %store/vec4 v0x55cef9e61150_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %load/vec4 v0x55cef9e60ed0_0;
    %inv;
    %addi 1, 0, 16;
    %add;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %load/vec4 v0x55cef9e60ed0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %load/vec4 v0x55cef9e60ed0_0;
    %and;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %load/vec4 v0x55cef9e60ed0_0;
    %or;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %inv;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x55cef9e3efb0_0;
    %load/vec4 v0x55cef9e60ed0_0;
    %xor;
    %store/vec4 v0x55cef9e61070_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55cef9e61070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x55cef9e612d0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55cef9e65020;
T_1 ;
    %wait E_0x55cef9e652e0;
    %load/vec4 v0x55cef9e65460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x55cef9e65360_0;
    %store/vec4 v0x55cef9e65550_0, 0, 3;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x55cef9e65650_0;
    %store/vec4 v0x55cef9e65550_0, 0, 3;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55cef9e63f80;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x55cef9e63f80;
T_3 ;
    %wait E_0x55cef9e631f0;
    %load/vec4 v0x55cef9e64d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55cef9e64e20_0;
    %load/vec4 v0x55cef9e64ca0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e64a20, 0, 4;
T_3.0 ;
    %vpi_call 10 25 "$monitor", "reg 0 %d reg2 %d", &A<v0x55cef9e64a20, 0>, &A<v0x55cef9e64a20, 2> {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x55cef9e629a0;
T_4 ;
    %vpi_call 7 8 "$readmemb", "code.txt", v0x55cef9e62e40 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55cef9e61970;
T_5 ;
    %wait E_0x55cef9e46cb0;
    %load/vec4 v0x55cef9e61c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x55cef9e61d90_0;
    %store/vec4 v0x55cef9e61b70_0, 0, 16;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x55cef9e61cd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cef9e61b70_0, 0, 16;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55cef9e61ef0;
T_6 ;
    %wait E_0x55cef9e46d30;
    %load/vec4 v0x55cef9e62630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e622f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e62790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e626f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62460_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e622f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e62790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e62230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e626f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62460_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e622f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e62790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e62230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e626f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62460_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e622f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e62520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e62230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cef9e626f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e62460_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55cef9e61450;
T_7 ;
    %wait E_0x55cef9e36610;
    %load/vec4 v0x55cef9e61830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x55cef9e61770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cef9e61690_0, 0, 3;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55cef9e62f60;
T_8 ;
    %wait E_0x55cef9e631f0;
    %load/vec4 v0x55cef9e637b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 8 14 "$display", "%b %b", v0x55cef9e63510_0, v0x55cef9e63350_0 {0 0 0};
    %load/vec4 v0x55cef9e63510_0;
    %ix/getv 3, v0x55cef9e63350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cef9e636f0, 0, 4;
T_8.0 ;
    %vpi_call 8 17 "$monitor", " ram %b ", &A<v0x55cef9e636f0, 0> {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55cef9e63900;
T_9 ;
    %wait E_0x55cef9e63ae0;
    %load/vec4 v0x55cef9e63e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x55cef9e63b60_0;
    %store/vec4 v0x55cef9e63d50_0, 0, 16;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x55cef9e63c90_0;
    %store/vec4 v0x55cef9e63d50_0, 0, 16;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55cef9e16740;
T_10 ;
    %wait E_0x55cef9e631f0;
    %vpi_call 2 60 "$display", "pc : %b instruction : %b", v0x55cef9e66540_0, v0x55cef9e65e10_0 {0 0 0};
    %load/vec4 v0x55cef9e66540_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55cef9e66540_0, 0, 16;
    %load/vec4 v0x55cef9e66540_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 63 "$finish" {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55cef9e16740;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cef9e65be0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55cef9e66540_0, 0, 16;
    %vpi_call 2 70 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, v0x55cef9e65be0_0, v0x55cef9e66b00_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55cef9e16740;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x55cef9e65be0_0;
    %inv;
    %store/vec4 v0x55cef9e65be0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./aluctrl.v";
    "./alumux.v";
    "./control.v";
    "./imem.v";
    "./mem.v";
    "./memmux.v";
    "./regfile.v";
    "./regfilemux.v";
