{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "reliable"}, {"score": 0.004598933498016774, "phrase": "unreliable_fabrics"}, {"score": 0.004460309246062286, "phrase": "design_integrity"}, {"score": 0.003946195919158241, "phrase": "advanced_cmos_nodes"}, {"score": 0.0034911335714333507, "phrase": "gigascale_systems_research_center"}, {"score": 0.003088384809415812, "phrase": "shorter-term_stress-reduction_techniques"}, {"score": 0.002731971103291716, "phrase": "verification_efforts"}, {"score": 0.0022041312401435346, "phrase": "design_challenges"}, {"score": 0.0021049977753042253, "phrase": "nanoscale_level"}], "paper_keywords": [""], "paper_abstract": "Design integrity is becoming more difficult to achieve in advanced CMOS nodes. This article describes work in the Gigascale Systems Research Center that addresses this challenge, including both shorter-term stress-reduction techniques and longer-term design resiliency and verification efforts. Research in these areas is helping the industry move forward despite the design challenges at the nanoscale level.", "paper_title": "Reliable systems on unreliable fabrics", "paper_id": "WOS:000257911000007"}